Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Mar 19 03:07:21 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-355181745.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.330        0.000                      0                20910        0.024        0.000                      0                20904       -0.320       -6.400                      20                  7213  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 2.744        0.000                      0                   13        0.266        0.000                      0                   13        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            0.910        0.000                      0                  428        0.087        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.413        0.000                      0                  226        0.119        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -6.400                      20                    20  
hdmi_in0_pix_clk                                      1.037        0.000                      0                 2776        0.028        0.000                      0                 2776        2.117        0.000                       0                  1120  
hdmi_out0_pix_clk                                     0.397        0.000                      0                  605        0.121        0.000                      0                  605        2.117        0.000                       0                   269  
pix1p25x_clk                                          0.603        0.000                      0                  684        0.122        0.000                      0                  684        2.193        0.000                       0                   368  
sys_clk                                               0.330        0.000                      0                16172        0.024        0.000                      0                16172        2.500        0.000                       0                  5070  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                     videosoc_pll_clk200        3.701        0.000                      0                    1                                                                        
                     eth_rx_clk                 2.449        0.000                      0                    1                                                                        
                     eth_tx_clk                 2.325        0.000                      0                    1                                                                        
                     hdmi_in0_pix_clk           2.362        0.000                      0                    1                                                                        
                     pix1p25x_clk               2.012        0.000                      0                    1                                                                        
                     sys_clk                    2.382        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y8    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.685     6.400    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.419     6.819 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.720    videosoc_reset_counter[1]
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.299     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.357    11.400    
                         clock uncertainty           -0.053    11.347    
    SLICE_X113Y142       FDSE (Setup_fdse_C_CE)      -0.205    11.142    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.685     6.400    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.419     6.819 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.720    videosoc_reset_counter[1]
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.299     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.357    11.400    
                         clock uncertainty           -0.053    11.347    
    SLICE_X113Y142       FDSE (Setup_fdse_C_CE)      -0.205    11.142    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.685     6.400    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.419     6.819 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.720    videosoc_reset_counter[1]
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.299     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.357    11.400    
                         clock uncertainty           -0.053    11.347    
    SLICE_X113Y142       FDSE (Setup_fdse_C_CE)      -0.205    11.142    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.685     6.400    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.419     6.819 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.720    videosoc_reset_counter[1]
    SLICE_X113Y142       LUT4 (Prop_lut4_I0_O)        0.299     8.019 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.398    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.357    11.400    
                         clock uncertainty           -0.053    11.347    
    SLICE_X113Y142       FDSE (Setup_fdse_C_CE)      -0.205    11.142    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.718ns (34.765%)  route 1.347ns (65.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.686     6.401    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.419     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.949     7.769    clk200_rst
    SLICE_X113Y142       LUT6 (Prop_lut6_I5_O)        0.299     8.068 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.466    videosoc_ic_reset_i_1_n_0
    SLICE_X112Y142       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X112Y142       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.332    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X112Y142       FDRE (Setup_fdre_C_D)       -0.031    11.291    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.685     6.400    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.419     6.819 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.705    videosoc_reset_counter[1]
    SLICE_X113Y142       LUT2 (Prop_lut2_I1_O)        0.327     8.032 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.032    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.357    11.400    
                         clock uncertainty           -0.053    11.347    
    SLICE_X113Y142       FDSE (Setup_fdse_C_D)        0.075    11.422    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.686     6.401    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.419     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.332    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X113Y142       FDSE (Setup_fdse_C_S)       -0.604    10.718    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.686     6.401    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.419     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.332    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X113Y142       FDSE (Setup_fdse_C_S)       -0.604    10.718    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.686     6.401    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.419     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.332    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X113Y142       FDSE (Setup_fdse_C_S)       -0.604    10.718    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.925%)  route 0.493ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.043ns = ( 11.043 - 5.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.686     6.401    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.419     6.820 r  FDPE_3/Q
                         net (fo=5, routed)           0.493     7.313    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.565    11.043    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.332    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X113Y142       FDSE (Setup_fdse_C_S)       -0.604    10.718    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  3.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.591     1.896    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.141     2.037 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.227    videosoc_reset_counter[0]
    SLICE_X113Y142       LUT2 (Prop_lut2_I0_O)        0.042     2.269 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.269    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.896    
    SLICE_X113Y142       FDSE (Hold_fdse_C_D)         0.107     2.003    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.591     1.896    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.141     2.037 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.229    videosoc_reset_counter[0]
    SLICE_X113Y142       LUT4 (Prop_lut4_I1_O)        0.043     2.272 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.272    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.896    
    SLICE_X113Y142       FDSE (Hold_fdse_C_D)         0.107     2.003    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.591     1.896    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.141     2.037 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.227    videosoc_reset_counter[0]
    SLICE_X113Y142       LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.272    videosoc_reset_counter0[0]
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.896    
    SLICE_X113Y142       FDSE (Hold_fdse_C_D)         0.091     1.987    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.591     1.896    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.141     2.037 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     2.229    videosoc_reset_counter[0]
    SLICE_X113Y142       LUT3 (Prop_lut3_I1_O)        0.045     2.274 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.274    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.896    
    SLICE_X113Y142       FDSE (Hold_fdse_C_D)         0.092     1.988    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.592     1.897    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.128     2.025 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.212    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.538     1.912    
    SLICE_X113Y142       FDSE (Hold_fdse_C_S)        -0.072     1.840    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.592     1.897    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.128     2.025 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.212    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.538     1.912    
    SLICE_X113Y142       FDSE (Hold_fdse_C_S)        -0.072     1.840    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.592     1.897    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.128     2.025 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.212    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.538     1.912    
    SLICE_X113Y142       FDSE (Hold_fdse_C_S)        -0.072     1.840    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.592     1.897    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE (Prop_fdpe_C_Q)         0.128     2.025 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.212    clk200_rst
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.538     1.912    
    SLICE_X113Y142       FDSE (Hold_fdse_C_S)        -0.072     1.840    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.641%)  route 0.272ns (59.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.591     1.896    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.141     2.037 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.144     2.180    videosoc_reset_counter[0]
    SLICE_X113Y142       LUT6 (Prop_lut6_I1_O)        0.045     2.225 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.353    videosoc_ic_reset_i_1_n_0
    SLICE_X112Y142       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X112Y142       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.541     1.909    
    SLICE_X112Y142       FDRE (Hold_fdre_C_D)         0.059     1.968    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.494%)  route 0.231ns (50.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.591     1.896    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDSE (Prop_fdse_C_Q)         0.128     2.024 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.138    videosoc_reset_counter[3]
    SLICE_X113Y142       LUT4 (Prop_lut4_I3_O)        0.098     2.236 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.352    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.862     2.450    clk200_clk
    SLICE_X113Y142       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.896    
    SLICE_X113Y142       FDSE (Hold_fdse_C_CE)       -0.039     1.857    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.496    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X113Y143   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X113Y143   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y142   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X113Y142   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X113Y142   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y142   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y142   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y142   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X113Y142   videosoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y143   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y142   videosoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y6   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 0.821ns (12.303%)  route 5.852ns (87.697%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          5.091     7.625    ethphy_rx_ctl
    SLICE_X93Y105        LUT6 (Prop_lut6_I5_O)        0.180     7.805 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.761     8.567    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X98Y104        LUT6 (Prop_lut6_I3_O)        0.124     8.691 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.691    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X98Y104        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X98Y104        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.559    
                         clock uncertainty           -0.035     9.524    
    SLICE_X98Y104        FDRE (Setup_fdre_C_D)        0.077     9.601    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 0.821ns (12.311%)  route 5.848ns (87.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          5.091     7.625    ethphy_rx_ctl
    SLICE_X93Y105        LUT6 (Prop_lut6_I5_O)        0.180     7.805 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.757     8.563    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X98Y106        LUT3 (Prop_lut3_I2_O)        0.124     8.687 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.687    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X98Y106        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X98Y106        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.559    
                         clock uncertainty           -0.035     9.524    
    SLICE_X98Y106        FDRE (Setup_fdre_C_D)        0.077     9.601    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.697ns (10.788%)  route 5.764ns (89.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 9.563 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.826     7.360    ethphy_rx_ctl
    SLICE_X93Y104        LUT3 (Prop_lut3_I2_O)        0.180     7.540 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.938     8.479    ethmac_preamble_checker_source_last
    SLICE_X105Y103       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     9.563    eth_rx_clk
    SLICE_X105Y103       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.571    
                         clock uncertainty           -0.035     9.536    
    SLICE_X105Y103       FDRE (Setup_fdre_C_D)       -0.081     9.455    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 0.697ns (10.928%)  route 5.681ns (89.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 9.557 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.826     7.360    ethphy_rx_ctl
    SLICE_X93Y104        LUT3 (Prop_lut3_I2_O)        0.180     7.540 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.856     8.396    ethmac_preamble_checker_source_last
    SLICE_X102Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     9.557    eth_rx_clk
    SLICE_X102Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X102Y102       FDRE (Setup_fdre_C_D)       -0.045     9.485    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.485    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.697ns (10.786%)  route 5.765ns (89.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 9.554 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.765     8.300    ethphy_rx_ctl
    SLICE_X100Y103       LUT6 (Prop_lut6_I5_O)        0.180     8.480 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.480    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X100Y103       FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.554     9.554    eth_rx_clk
    SLICE_X100Y103       FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.562    
                         clock uncertainty           -0.035     9.527    
    SLICE_X100Y103       FDRE (Setup_fdre_C_D)        0.081     9.608    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.945ns (14.741%)  route 5.466ns (85.259%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          4.520     7.055    ethphy_rx_ctl
    SLICE_X90Y105        LUT6 (Prop_lut6_I4_O)        0.180     7.235 r  liteethmacpreamblechecker_state_i_4/O
                         net (fo=1, routed)           0.493     7.729    liteethmacpreamblechecker_state_i_4_n_0
    SLICE_X90Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.452     8.304    liteethmacpreamblechecker_next_state
    SLICE_X90Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.428 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.428    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X90Y105        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.544     9.544    eth_rx_clk
    SLICE_X90Y105        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.552    
                         clock uncertainty           -0.035     9.517    
    SLICE_X90Y105        FDRE (Setup_fdre_C_D)        0.077     9.594    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.697ns (11.029%)  route 5.623ns (88.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 9.564 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.826     7.360    ethphy_rx_ctl
    SLICE_X93Y104        LUT3 (Prop_lut3_I2_O)        0.180     7.540 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.797     8.337    ethmac_preamble_checker_source_last
    SLICE_X104Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.564     9.564    eth_rx_clk
    SLICE_X104Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.572    
                         clock uncertainty           -0.035     9.537    
    SLICE_X104Y102       FDRE (Setup_fdre_C_D)       -0.028     9.509    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.509    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 0.697ns (10.912%)  route 5.690ns (89.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 9.554 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.690     8.225    ethphy_rx_ctl
    SLICE_X100Y103       LUT5 (Prop_lut5_I4_O)        0.180     8.405 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.405    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X100Y103       FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.554     9.554    eth_rx_clk
    SLICE_X100Y103       FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.562    
                         clock uncertainty           -0.035     9.527    
    SLICE_X100Y103       FDRE (Setup_fdre_C_D)        0.077     9.604    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 0.697ns (11.175%)  route 5.540ns (88.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 9.557 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.826     7.360    ethphy_rx_ctl
    SLICE_X93Y104        LUT3 (Prop_lut3_I2_O)        0.180     7.540 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.715     8.255    ethmac_preamble_checker_source_last
    SLICE_X103Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.557     9.557    eth_rx_clk
    SLICE_X103Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X103Y102       FDRE (Setup_fdre_C_D)       -0.058     9.472    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.697ns (11.007%)  route 5.635ns (88.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 9.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          5.635     8.170    ethphy_rx_ctl
    SLICE_X100Y102       LUT6 (Prop_lut6_I0_O)        0.180     8.350 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.350    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X100Y102       FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.555     9.555    eth_rx_clk
    SLICE_X100Y102       FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.563    
                         clock uncertainty           -0.035     9.528    
    SLICE_X100Y102       FDRE (Setup_fdre_C_D)        0.077     9.605    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  1.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.413%)  route 0.258ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.589     0.589    eth_rx_clk
    SLICE_X104Y103       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.148     0.737 r  ethmac_rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.258     0.995    ethmac_rx_converter_converter_source_payload_data[7]
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.899     0.899    eth_rx_clk
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.665    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     0.908    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.166%)  route 0.261ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.590     0.590    eth_rx_clk
    SLICE_X104Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.148     0.738 r  ethmac_rx_converter_converter_source_payload_data_reg[29]/Q
                         net (fo=1, routed)           0.261     0.999    ethmac_rx_converter_converter_source_payload_data[29]
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.899     0.899    eth_rx_clk
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.665    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     0.908    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.879%)  route 0.320ns (66.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.589     0.589    eth_rx_clk
    SLICE_X104Y103       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_fdre_C_Q)         0.164     0.753 r  ethmac_rx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.320     1.073    ethmac_rx_converter_converter_source_payload_data[2]
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.899     0.899    eth_rx_clk
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.665    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.961    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.654%)  route 0.323ns (66.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.590     0.590    eth_rx_clk
    SLICE_X104Y102       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y102       FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ethmac_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.323     1.077    ethmac_rx_converter_converter_source_payload_data[28]
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.899     0.899    eth_rx_clk
    RAMB36_X6Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.665    
    RAMB36_X6Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.961    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.211ns (47.352%)  route 0.235ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.653     0.653    eth_rx_clk
    SLICE_X102Y99        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     0.817 r  ethmac_rx_cdc_graycounter0_q_binary_reg[3]/Q
                         net (fo=9, routed)           0.235     1.052    ethmac_rx_cdc_graycounter0_q_binary[3]
    SLICE_X102Y101       LUT3 (Prop_lut3_I2_O)        0.047     1.099 r  ethmac_rx_cdc_graycounter0_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.099    ethmac_rx_cdc_graycounter0_q_next[3]
    SLICE_X102Y101       FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    eth_rx_clk
    SLICE_X102Y101       FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
                         clock pessimism             -0.005     0.852    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.131     0.983    ethmac_rx_cdc_graycounter0_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.584     0.584    eth_rx_clk
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  xilinxmultiregimpl7_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.780    xilinxmultiregimpl7_regs0[3]
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    eth_rx_clk
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs1_reg[3]/C
                         clock pessimism             -0.271     0.584    
    SLICE_X101Y101       FDRE (Hold_fdre_C_D)         0.076     0.660    xilinxmultiregimpl7_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.584     0.584    eth_rx_clk
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.780    xilinxmultiregimpl7_regs0[1]
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    eth_rx_clk
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.271     0.584    
    SLICE_X101Y101       FDRE (Hold_fdre_C_D)         0.075     0.659    xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_cdc_graycounter0_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.114%)  route 0.235ns (52.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.653     0.653    eth_rx_clk
    SLICE_X102Y99        FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     0.817 r  ethmac_rx_cdc_graycounter0_q_binary_reg[3]/Q
                         net (fo=9, routed)           0.235     1.052    ethmac_rx_cdc_graycounter0_q_binary[3]
    SLICE_X102Y101       LUT3 (Prop_lut3_I0_O)        0.045     1.097 r  ethmac_rx_cdc_graycounter0_q_binary[4]_i_1/O
                         net (fo=1, routed)           0.000     1.097    ethmac_rx_cdc_graycounter0_q_next_binary[4]
    SLICE_X102Y101       FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.857     0.857    eth_rx_clk
    SLICE_X102Y101       FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
                         clock pessimism             -0.005     0.852    
    SLICE_X102Y101       FDRE (Hold_fdre_C_D)         0.121     0.973    ethmac_rx_cdc_graycounter0_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.584     0.584    eth_rx_clk
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141     0.725 r  xilinxmultiregimpl7_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.780    xilinxmultiregimpl7_regs0[2]
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    eth_rx_clk
    SLICE_X101Y101       FDRE                                         r  xilinxmultiregimpl7_regs1_reg[2]/C
                         clock pessimism             -0.271     0.584    
    SLICE_X101Y101       FDRE (Hold_fdre_C_D)         0.071     0.655    xilinxmultiregimpl7_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.252%)  route 0.202ns (57.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.581     0.581    eth_rx_clk
    SLICE_X92Y102        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y102        FDRE (Prop_fdre_C_Q)         0.148     0.729 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.202     0.931    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X94Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X94Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.597    
    SLICE_X94Y102        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.798    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X6Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X88Y100   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X88Y100   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X98Y100   xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X94Y103   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 3.022ns (45.377%)  route 3.638ns (54.623%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.432 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.243     5.675    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X24Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.799 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.793     6.591    ODDR_2_i_8_n_0
    SLICE_X22Y79         LUT4 (Prop_lut4_I3_O)        0.116     6.707 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.478     7.185    ODDR_2_i_4_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I3_O)        0.328     7.513 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.125     8.638    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 3.026ns (46.206%)  route 3.523ns (53.794%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.432 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.134     5.566    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X23Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.690 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.757     6.447    ODDR_4_i_8_n_0
    SLICE_X22Y81         LUT4 (Prop_lut4_I3_O)        0.117     6.564 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.492     7.057    ODDR_4_i_6_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I3_O)        0.331     7.388 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.139     8.527    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.043ns (46.632%)  route 3.483ns (53.368%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.432 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           1.189     5.620    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X23Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.744 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.569     6.314    ODDR_4_i_7_n_0
    SLICE_X22Y79         LUT4 (Prop_lut4_I3_O)        0.117     6.431 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.597     7.028    ODDR_4_i_4_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I3_O)        0.348     7.376 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.128     8.503    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 1.789ns (26.659%)  route 4.922ns (73.341%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.419     2.345 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.967     3.312    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X26Y81         LUT4 (Prop_lut4_I0_O)        0.299     3.611 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.279     3.890    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.014 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.448     4.462    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.586 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.662     5.249    ethmac_padding_inserter_source_valid
    SLICE_X22Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.373 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.299     5.672    ethmac_crc32_inserter_source_valid
    SLICE_X22Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.796 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.380     6.175    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.299 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.534     6.833    ethmac_tx_converter_converter_mux0
    SLICE_X24Y81         LUT3 (Prop_lut3_I2_O)        0.119     6.952 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.510     7.462    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT6 (Prop_lut6_I1_O)        0.332     7.794 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.843     8.637    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.826ns (44.139%)  route 3.576ns (55.861%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.432 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.362     5.794    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X24Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.918 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.671     6.589    ODDR_2_i_9_n_0
    SLICE_X23Y79         LUT4 (Prop_lut4_I3_O)        0.124     6.713 r  ODDR_2_i_7/O
                         net (fo=6, routed)           0.554     7.267    ODDR_2_i_7_n_0
    SLICE_X17Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.391 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.990     8.380    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.789ns (27.179%)  route 4.793ns (72.821%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.419     2.345 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.967     3.312    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X26Y81         LUT4 (Prop_lut4_I0_O)        0.299     3.611 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.279     3.890    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.014 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.448     4.462    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.586 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.662     5.249    ethmac_padding_inserter_source_valid
    SLICE_X22Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.373 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.299     5.672    ethmac_crc32_inserter_source_valid
    SLICE_X22Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.796 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.380     6.175    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.299 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.534     6.833    ethmac_tx_converter_converter_mux0
    SLICE_X24Y81         LUT3 (Prop_lut3_I2_O)        0.119     6.952 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.513     7.465    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.332     7.797 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.711     8.509    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.789ns (27.271%)  route 4.771ns (72.729%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.419     2.345 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.967     3.312    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X26Y81         LUT4 (Prop_lut4_I0_O)        0.299     3.611 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.279     3.890    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.014 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.448     4.462    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.586 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.662     5.249    ethmac_padding_inserter_source_valid
    SLICE_X22Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.373 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.299     5.672    ethmac_crc32_inserter_source_valid
    SLICE_X22Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.796 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.380     6.175    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.299 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.534     6.833    ethmac_tx_converter_converter_mux0
    SLICE_X24Y81         LUT3 (Prop_lut3_I2_O)        0.119     6.952 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.509     7.461    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT4 (Prop_lut4_I0_O)        0.332     7.793 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.694     8.486    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.789ns (27.831%)  route 4.639ns (72.169%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.419     2.345 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.967     3.312    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X26Y81         LUT4 (Prop_lut4_I0_O)        0.299     3.611 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.279     3.890    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.014 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.448     4.462    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.586 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.662     5.249    ethmac_padding_inserter_source_valid
    SLICE_X22Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.373 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.299     5.672    ethmac_crc32_inserter_source_valid
    SLICE_X22Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.796 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.380     6.175    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.299 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.534     6.833    ethmac_tx_converter_converter_mux0
    SLICE_X24Y81         LUT3 (Prop_lut3_I2_O)        0.119     6.952 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.364     7.316    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y81         LUT3 (Prop_lut3_I1_O)        0.332     7.648 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.706     8.355    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 2.702ns (44.142%)  route 3.419ns (55.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.432 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.294     5.726    ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X24Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.850 r  ODDR_5_i_4/O
                         net (fo=2, routed)           1.014     6.864    ODDR_5_i_4_n_0
    SLICE_X18Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  ODDR_5_i_1/O
                         net (fo=1, routed)           1.111     8.099    ethmac_tx_gap_inserter_source_payload_data[3]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.789ns (27.899%)  route 4.624ns (72.101%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.926     1.926    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.419     2.345 r  ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.967     3.312    ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X26Y81         LUT4 (Prop_lut4_I0_O)        0.299     3.611 f  ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.279     3.890    ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X26Y81         LUT6 (Prop_lut6_I0_O)        0.124     4.014 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.448     4.462    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X24Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.586 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.662     5.249    ethmac_padding_inserter_source_valid
    SLICE_X22Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.373 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.299     5.672    ethmac_crc32_inserter_source_valid
    SLICE_X22Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.796 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.380     6.175    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.299 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.534     6.833    ethmac_tx_converter_converter_mux0
    SLICE_X24Y81         LUT3 (Prop_lut3_I2_O)        0.119     6.952 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.360     7.312    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y81         LUT2 (Prop_lut2_I1_O)        0.332     7.644 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.695     8.339    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.939    
                         clock uncertainty           -0.069     9.870    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.304    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[3]
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.078     0.759    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[2]
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.076     0.757    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[0]
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.075     0.756    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X25Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[5]
    SLICE_X25Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X25Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X25Y81         FDRE (Hold_fdre_C_D)         0.075     0.756    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[1]
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X27Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.071     0.752    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X25Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[6]
    SLICE_X25Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X25Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X25Y81         FDRE (Hold_fdre_C_D)         0.071     0.752    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X26Y81         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.065     0.888    xilinxmultiregimpl4_regs0[4]
    SLICE_X26Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X26Y81         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X26Y81         FDRE (Hold_fdre_C_D)         0.075     0.756    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.133     0.958    ethmac_preamble_inserter_cnt[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.003    ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.260     0.697    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.120     0.817    ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X13Y79         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.137     0.962    ethmac_preamble_inserter_cnt[1]
    SLICE_X12Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.007 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.007    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X12Y79         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.958     0.958    eth_tx_clk
    SLICE_X12Y79         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.260     0.697    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.121     0.818    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X24Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=7, routed)           0.131     0.952    ethmac_tx_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X25Y80         LUT5 (Prop_lut5_I1_O)        0.048     1.000 r  ethmac_tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.000    ethmac_tx_cdc_graycounter1_q_next[2]
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.260     0.693    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.107     0.800    ethmac_tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y16   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y100  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X78Y100  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y81   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y81   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y79   ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X24Y82   ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y80   ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y80   ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y79   ethmac_crc32_inserter_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y79   ethmac_crc32_inserter_reg_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y80   ethmac_crc32_inserter_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y80   ethmac_crc32_inserter_reg_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y79   ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y79   ethmac_crc32_inserter_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y81   liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y81   liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y81   ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y81   ethmac_crc32_inserter_reg_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y81   ethmac_crc32_inserter_reg_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y81   ethmac_crc32_inserter_reg_reg[23]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y81   ethmac_crc32_inserter_reg_reg[25]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y81   ethmac_crc32_inserter_reg_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X20Y81   ethmac_crc32_inserter_reg_reg[31]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X21Y81   ethmac_crc32_inserter_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           20  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -6.400ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl45_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.333ns (24.960%)  route 4.008ns (75.040%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.435 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X157Y155       FDRE                                         r  xilinxmultiregimpl45_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y155       FDRE (Prop_fdre_C_Q)         0.419     2.237 r  xilinxmultiregimpl45_regs1_reg[0]/Q
                         net (fo=1, routed)           1.061     3.298    xilinxmultiregimpl45_regs1[0]
    SLICE_X157Y155       LUT6 (Prop_lut6_I1_O)        0.299     3.597 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.551     4.148    storage_18_reg_0_i_17_n_0
    SLICE_X159Y155       LUT6 (Prop_lut6_I5_O)        0.124     4.272 r  storage_18_reg_0_i_14/O
                         net (fo=1, routed)           0.409     4.681    frame_fifo_asyncfifo_writable0
    SLICE_X156Y155       LUT5 (Prop_lut5_I2_O)        0.124     4.805 r  storage_18_reg_0_i_10/O
                         net (fo=26, routed)          0.371     5.176    frame_fifo_asyncfifo_writable
    SLICE_X156Y156       LUT6 (Prop_lut6_I3_O)        0.124     5.300 r  frame_fifo_graycounter0_q_binary[8]_i_2/O
                         net (fo=10, routed)          0.449     5.749    frame_fifo_graycounter0_q_binary[8]_i_2_n_0
    SLICE_X157Y157       LUT5 (Prop_lut5_I2_O)        0.124     5.873 r  frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=2, routed)           0.571     6.444    frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X156Y155       LUT3 (Prop_lut3_I0_O)        0.119     6.563 r  frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.595     7.159    frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X156Y155       FDRE                                         r  frame_fifo_graycounter0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.701     8.435    hdmi_in0_pix_clk
    SLICE_X156Y155       FDRE                                         r  frame_fifo_graycounter0_q_reg[9]/C
                         clock pessimism              0.095     8.530    
                         clock uncertainty           -0.068     8.462    
    SLICE_X156Y155       FDRE (Setup_fdre_C_D)       -0.266     8.196    frame_fifo_graycounter0_q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl45_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_fifo_graycounter0_q_binary_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.333ns (26.108%)  route 3.773ns (73.892%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.435 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X157Y155       FDRE                                         r  xilinxmultiregimpl45_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y155       FDRE (Prop_fdre_C_Q)         0.419     2.237 r  xilinxmultiregimpl45_regs1_reg[0]/Q
                         net (fo=1, routed)           1.061     3.298    xilinxmultiregimpl45_regs1[0]
    SLICE_X157Y155       LUT6 (Prop_lut6_I1_O)        0.299     3.597 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.551     4.148    storage_18_reg_0_i_17_n_0
    SLICE_X159Y155       LUT6 (Prop_lut6_I5_O)        0.124     4.272 r  storage_18_reg_0_i_14/O
                         net (fo=1, routed)           0.409     4.681    frame_fifo_asyncfifo_writable0
    SLICE_X156Y155       LUT5 (Prop_lut5_I2_O)        0.124     4.805 r  storage_18_reg_0_i_10/O
                         net (fo=26, routed)          0.371     5.176    frame_fifo_asyncfifo_writable
    SLICE_X156Y156       LUT6 (Prop_lut6_I3_O)        0.124     5.300 r  frame_fifo_graycounter0_q_binary[8]_i_2/O
                         net (fo=10, routed)          0.449     5.749    frame_fifo_graycounter0_q_binary[8]_i_2_n_0
    SLICE_X157Y157       LUT5 (Prop_lut5_I2_O)        0.124     5.873 r  frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=2, routed)           0.571     6.444    frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X156Y155       LUT3 (Prop_lut3_I0_O)        0.119     6.563 r  frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.360     6.924    frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X156Y155       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.701     8.435    hdmi_in0_pix_clk
    SLICE_X156Y155       FDRE                                         r  frame_fifo_graycounter0_q_binary_reg[9]/C
                         clock pessimism              0.095     8.530    
                         clock uncertainty           -0.068     8.462    
    SLICE_X156Y155       FDRE (Setup_fdre_C_D)       -0.255     8.207    frame_fifo_graycounter0_q_binary_reg[9]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.773ns (16.427%)  route 3.933ns (83.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.719     6.518    resdetection_hcounter[10]_i_1_n_0
    SLICE_X143Y141       FDRE                                         r  resdetection_hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.632     8.366    hdmi_in0_pix_clk
    SLICE_X143Y141       FDRE                                         r  resdetection_hcounter_reg[0]/C
                         clock pessimism              0.080     8.446    
                         clock uncertainty           -0.068     8.378    
    SLICE_X143Y141       FDRE (Setup_fdre_C_R)       -0.429     7.949    resdetection_hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[10]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X144Y141       FDRE (Setup_fdre_C_R)       -0.524     7.856    resdetection_hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[6]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X144Y141       FDRE (Setup_fdre_C_R)       -0.524     7.856    resdetection_hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[7]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X144Y141       FDRE (Setup_fdre_C_R)       -0.524     7.856    resdetection_hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[8]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X144Y141       FDRE (Setup_fdre_C_R)       -0.524     7.856    resdetection_hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X144Y141       FDRE                                         r  resdetection_hcounter_reg[9]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X144Y141       FDRE (Setup_fdre_C_R)       -0.524     7.856    resdetection_hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X145Y141       FDRE                                         r  resdetection_hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X145Y141       FDRE                                         r  resdetection_hcounter_reg[1]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X145Y141       FDRE (Setup_fdre_C_R)       -0.429     7.951    resdetection_hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            resdetection_hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.773ns (17.081%)  route 3.753ns (82.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.812     1.812    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478     2.290 r  FDPE_11/Q
                         net (fo=850, routed)         3.214     5.504    hdmi_in0_pix_rst
    SLICE_X144Y141       LUT3 (Prop_lut3_I2_O)        0.295     5.799 r  resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.539     6.338    resdetection_hcounter[10]_i_1_n_0
    SLICE_X145Y141       FDRE                                         r  resdetection_hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X145Y141       FDRE                                         r  resdetection_hcounter_reg[2]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.068     8.380    
    SLICE_X145Y141       FDRE (Setup_fdre_C_R)       -0.429     7.951    resdetection_hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_yraw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_yraw_r0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.823%)  route 0.204ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y148       FDRE                                         r  frame_rgb2ycbcr_yraw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y148       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  frame_rgb2ycbcr_yraw_reg[7]/Q
                         net (fo=1, routed)           0.204     0.966    frame_rgb2ycbcr_yraw[7]
    SLICE_X151Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X151Y150       FDRE                                         r  frame_rgb2ycbcr_yraw_r0_reg[7]/C
                         clock pessimism              0.000     0.890    
    SLICE_X151Y150       FDRE (Hold_fdre_C_D)         0.047     0.937    frame_rgb2ycbcr_yraw_r0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 decoding1_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X155Y144       FDRE                                         r  decoding1_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y144       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  decoding1_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.829    storage_16_reg_0_7_18_20/DIA0
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_16_reg_0_7_18_20/WCLK
    SLICE_X154Y144       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X154Y144       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.781    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X151Y147       FDRE                                         r  chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     1.002    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X150Y147       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.893     0.893    storage_17_reg_0_7_12_17/WCLK
    SLICE_X150Y147       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X150Y147       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.944    storage_17_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y59     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y58     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y32    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y143  storage_16_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y144  storage_16_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y144  storage_16_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y138  storage_15_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y139  storage_15_reg_0_7_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y139  storage_15_reg_0_7_18_20/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 3.335ns (53.248%)  route 2.928ns (46.752%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.353 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.941     3.140    storage_23_reg_0_1_126_131/ADDRC0
    SLICE_X146Y118       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.293 f  storage_23_reg_0_1_126_131/RAMC/O
                         net (fo=2, routed)           0.581     3.874    hdmi_out0_core_dmareader_sink_payload_length[2]
    SLICE_X143Y117       LUT1 (Prop_lut1_I0_O)        0.331     4.205 r  videoout_state_i_48/O
                         net (fo=1, routed)           0.000     4.205    videoout_state_i_48_n_0
    SLICE_X143Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.737 r  videoout_state_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.737    videoout_state_reg_i_28_n_0
    SLICE_X143Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.851 r  videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.851    videoout_state_reg_i_27_n_0
    SLICE_X143Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.965 r  videoout_state_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.965    videoout_state_reg_i_19_n_0
    SLICE_X143Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.079 r  videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.079    videoout_state_reg_i_18_n_0
    SLICE_X143Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.413 r  videoout_state_reg_i_17/O[1]
                         net (fo=1, routed)           1.000     6.413    videoout_next_state1[18]
    SLICE_X143Y125       LUT6 (Prop_lut6_I1_O)        0.303     6.716 r  videoout_state_i_8/O
                         net (fo=1, routed)           0.000     6.716    videoout_state_i_8_n_0
    SLICE_X143Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.114 r  videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.114    videoout_state_reg_i_3_n_0
    SLICE_X143Y126       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.407     7.678    videoout_next_state0
    SLICE_X143Y127       LUT5 (Prop_lut5_I1_O)        0.329     8.007 r  videoout_state_i_1/O
                         net (fo=1, routed)           0.000     8.007    videoout_state_i_1_n_0
    SLICE_X143Y127       FDRE                                         r  videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.619     8.353    hdmi_out0_pix_clk
    SLICE_X143Y127       FDRE                                         r  videoout_state_reg/C
                         clock pessimism              0.080     8.433    
                         clock uncertainty           -0.062     8.372    
    SLICE_X143Y127       FDRE (Setup_fdre_C_D)        0.032     8.404    videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.714ns (29.862%)  route 4.026ns (70.138%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.600     7.483    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[4]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X151Y122       FDRE (Setup_fdre_C_R)       -0.429     7.946    hdmi_out0_core_timinggenerator_hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.714ns (29.862%)  route 4.026ns (70.138%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.600     7.483    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[5]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X151Y122       FDRE (Setup_fdre_C_R)       -0.429     7.946    hdmi_out0_core_timinggenerator_hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.714ns (29.862%)  route 4.026ns (70.138%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.600     7.483    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[6]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X151Y122       FDRE (Setup_fdre_C_R)       -0.429     7.946    hdmi_out0_core_timinggenerator_hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.714ns (29.862%)  route 4.026ns (70.138%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.600     7.483    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    hdmi_out0_pix_clk
    SLICE_X151Y122       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[7]/C
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X151Y122       FDRE (Setup_fdre_C_R)       -0.429     7.946    hdmi_out0_core_timinggenerator_hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.714ns (30.377%)  route 3.928ns (69.623%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.503     7.386    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[0]/C
                         clock pessimism              0.080     8.438    
                         clock uncertainty           -0.062     8.377    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.948    hdmi_out0_core_timinggenerator_hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.714ns (30.377%)  route 3.928ns (69.623%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.503     7.386    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[1]/C
                         clock pessimism              0.080     8.438    
                         clock uncertainty           -0.062     8.377    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.948    hdmi_out0_core_timinggenerator_hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.714ns (30.377%)  route 3.928ns (69.623%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.503     7.386    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[2]/C
                         clock pessimism              0.080     8.438    
                         clock uncertainty           -0.062     8.377    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.948    hdmi_out0_core_timinggenerator_hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.714ns (30.377%)  route 3.928ns (69.623%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.499     3.698    storage_23_reg_0_1_36_41/ADDRA0
    SLICE_X154Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.848 r  storage_23_reg_0_1_36_41/RAMA/O
                         net (fo=1, routed)           0.808     4.657    hdmi_out0_core_timinggenerator_sink_payload_hscan[0]
    SLICE_X153Y121       LUT6 (Prop_lut6_I1_O)        0.328     4.985 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_14/O
                         net (fo=1, routed)           0.000     4.985    hdmi_out0_core_timinggenerator_vcounter[0]_i_14_n_0
    SLICE_X153Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.517 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.812     6.329    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X150Y122       LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.306     6.759    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X150Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.883 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.503     7.386    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[3]/C
                         clock pessimism              0.080     8.438    
                         clock uncertainty           -0.062     8.377    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.948    hdmi_out0_core_timinggenerator_hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.617ns (44.992%)  route 3.200ns (55.008%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.743     1.743    hdmi_out0_pix_clk
    SLICE_X145Y119       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y119       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.286     3.486    storage_23_reg_0_1_96_101/ADDRB0
    SLICE_X140Y120       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.638 r  storage_23_reg_0_1_96_101/RAMB/O
                         net (fo=2, routed)           0.593     4.231    hdmi_out0_core_dmareader_sink_payload_base[2]
    SLICE_X141Y120       LUT2 (Prop_lut2_I0_O)        0.348     4.579 r  storage_20_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.000     4.579    storage_20_reg_0_3_0_5_i_10_n_0
    SLICE_X141Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.129 r  storage_20_reg_0_3_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.129    storage_20_reg_0_3_0_5_i_6_n_0
    SLICE_X141Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  storage_20_reg_0_3_0_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.243    storage_20_reg_0_3_0_5_i_7_n_0
    SLICE_X141Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.357 r  storage_20_reg_0_3_6_11_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.357    storage_20_reg_0_3_6_11_i_7_n_0
    SLICE_X141Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.471 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.471    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X141Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.585 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.594    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X141Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.708 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.708    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X141Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.947 r  storage_20_reg_0_3_18_23_i_8/O[2]
                         net (fo=1, routed)           0.551     6.498    hdmi_out0_core_dmareader_sink_sink_payload_address[26]
    SLICE_X141Y128       LUT5 (Prop_lut5_I4_O)        0.302     6.800 r  storage_20_reg_0_3_24_25_i_2/O
                         net (fo=1, routed)           0.760     7.560    storage_20_reg_0_3_24_25/DIA0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.625     8.359    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/CLK
                         clock pessimism              0.080     8.439    
                         clock uncertainty           -0.062     8.378    
    SLICE_X142Y132       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161     8.217    storage_20_reg_0_3_24_25/RAMA
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.591     0.591    hdmi_out0_pix_clk
    SLICE_X135Y136       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y136       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl51_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.787    xilinxmultiregimpl51_regs0[2]
    SLICE_X135Y136       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.861     0.861    hdmi_out0_pix_clk
    SLICE_X135Y136       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[2]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X135Y136       FDRE (Hold_fdre_C_D)         0.076     0.667    xilinxmultiregimpl51_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.591     0.591    hdmi_out0_pix_clk
    SLICE_X135Y136       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y136       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl51_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.787    xilinxmultiregimpl51_regs0[0]
    SLICE_X135Y136       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.861     0.861    hdmi_out0_pix_clk
    SLICE_X135Y136       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X135Y136       FDRE (Hold_fdre_C_D)         0.075     0.666    xilinxmultiregimpl51_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl52_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl52_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.591     0.591    hdmi_out0_pix_clk
    SLICE_X135Y134       FDRE                                         r  xilinxmultiregimpl52_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y134       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl52_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.787    xilinxmultiregimpl52_regs0[3]
    SLICE_X135Y134       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.860     0.860    hdmi_out0_pix_clk
    SLICE_X135Y134       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[3]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X135Y134       FDRE (Hold_fdre_C_D)         0.075     0.666    xilinxmultiregimpl52_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl52_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl52_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.591     0.591    hdmi_out0_pix_clk
    SLICE_X134Y134       FDRE                                         r  xilinxmultiregimpl52_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y134       FDRE (Prop_fdre_C_Q)         0.141     0.732 r  xilinxmultiregimpl52_regs0_reg[2]/Q
                         net (fo=1, routed)           0.059     0.790    xilinxmultiregimpl52_regs0[2]
    SLICE_X134Y134       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.860     0.860    hdmi_out0_pix_clk
    SLICE_X134Y134       FDRE                                         r  xilinxmultiregimpl52_regs1_reg[2]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X134Y134       FDRE (Hold_fdre_C_D)         0.076     0.667    xilinxmultiregimpl52_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.739%)  route 0.308ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.308     1.084    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.959    storage_20_reg_0_3_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.739%)  route 0.308ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.308     1.084    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.959    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.739%)  route 0.308ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.308     1.084    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.959    storage_20_reg_0_3_24_25/RAMB
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.739%)  route 0.308ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.308     1.084    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.959    storage_20_reg_0_3_24_25/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.739%)  route 0.308ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.308     1.084    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.959    storage_20_reg_0_3_24_25/RAMC
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.739%)  route 0.308ns (65.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X140Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y132       FDRE (Prop_fdre_C_Q)         0.164     0.776 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.308     1.084    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.959    storage_20_reg_0_3_24_25/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y130  hdmi_out0_core_dmareader_fifo_level0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y132  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y132  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y133  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y130  hdmi_out0_core_dmareader_fifo_level0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y130  hdmi_out0_core_dmareader_fifo_level0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y130  hdmi_out0_core_dmareader_fifo_level0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y131  hdmi_out0_core_dmareader_fifo_level0_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y131  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y131  hdmi_out0_core_dmareader_fifo_level0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X146Y131  storage_22_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.985ns (41.418%)  route 2.808ns (58.582%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.449 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.406     2.855    s7datacapture2_serdes_m_q[0]
    SLICE_X163Y144       LUT6 (Prop_lut6_I1_O)        0.124     2.979 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.424     3.403    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.527 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.984    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.108 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.520     4.629    s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     4.753 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.753    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.266 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.589 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.589    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.109     6.192    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 2.015ns (42.710%)  route 2.703ns (57.290%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.245     2.685    p_9_in[3]
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.452     3.261    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.385 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.841    s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.550     4.515    s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     4.639 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.639    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.171 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.171    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.505 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.505    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X161Y130       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X161Y130       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.066     6.072    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.062     6.134    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.015ns (42.795%)  route 2.693ns (57.205%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.255     2.703    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y143       LUT6 (Prop_lut6_I1_O)        0.124     2.827 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.504     3.331    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.124     3.455 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.316     3.771    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.895 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.513    s7datacapture1_inc
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.637 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.637    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.169 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.169    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.503 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.503    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X160Y139       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X160Y139       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.066     6.081    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.062     6.143    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.901ns (40.373%)  route 2.808ns (59.627%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.449 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.406     2.855    s7datacapture2_serdes_m_q[0]
    SLICE_X163Y144       LUT6 (Prop_lut6_I1_O)        0.124     2.979 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.424     3.403    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.527 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.984    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.108 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.520     4.629    s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     4.753 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.753    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.266 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.505 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.505    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X162Y146       FDSE (Setup_fdse_C_D)        0.109     6.192    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.881ns (40.118%)  route 2.808ns (59.882%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.449 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.406     2.855    s7datacapture2_serdes_m_q[0]
    SLICE_X163Y144       LUT6 (Prop_lut6_I1_O)        0.124     2.979 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.424     3.403    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.527 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.984    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.108 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.520     4.629    s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     4.753 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.753    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.266 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.485 r  s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.485    s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.109     6.192    s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.920ns (41.533%)  route 2.703ns (58.467%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.245     2.685    p_9_in[3]
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.452     3.261    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.385 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.841    s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.550     4.515    s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     4.639 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.639    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.171 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.171    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.410 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.410    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X161Y130       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X161Y130       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.066     6.072    
    SLICE_X161Y130       FDSE (Setup_fdse_C_D)        0.062     6.134    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.920ns (41.618%)  route 2.693ns (58.383%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.255     2.703    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y143       LUT6 (Prop_lut6_I1_O)        0.124     2.827 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.504     3.331    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.124     3.455 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.316     3.771    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.895 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.513    s7datacapture1_inc
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.637 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.637    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.169 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.169    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.408 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.408    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X160Y139       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X160Y139       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.066     6.081    
    SLICE_X160Y139       FDSE (Setup_fdse_C_D)        0.062     6.143    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.904ns (41.330%)  route 2.703ns (58.670%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.245     2.685    p_9_in[3]
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.809 r  s7datacapture0_lateness[7]_i_8/O
                         net (fo=1, routed)           0.452     3.261    s7datacapture0_lateness[7]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.385 r  s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.841    s7datacapture0_transition
    SLICE_X162Y131       LUT6 (Prop_lut6_I5_O)        0.124     3.965 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.550     4.515    s7datacapture0_inc
    SLICE_X161Y129       LUT2 (Prop_lut2_I1_O)        0.124     4.639 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.639    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.171 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.171    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.394 r  s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.394    s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X161Y130       FDRE                                         r  s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X161Y130       FDRE                                         r  s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.066     6.072    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.062     6.134    s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.904ns (41.414%)  route 2.693ns (58.586%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.255     2.703    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y143       LUT6 (Prop_lut6_I1_O)        0.124     2.827 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.504     3.331    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.124     3.455 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.316     3.771    s7datacapture1_transition
    SLICE_X162Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.895 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.618     4.513    s7datacapture1_inc
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     4.637 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.637    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.169 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.169    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y139       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.392 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.392    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X160Y139       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X160Y139       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.066     6.081    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.062     6.143    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.143    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.757ns (38.492%)  route 2.808ns (61.509%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.449 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.406     2.855    s7datacapture2_serdes_m_q[0]
    SLICE_X163Y144       LUT6 (Prop_lut6_I1_O)        0.124     2.979 r  s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.424     3.403    s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X161Y145       LUT6 (Prop_lut6_I5_O)        0.124     3.527 r  s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.457     3.984    s7datacapture2_transition
    SLICE_X163Y145       LUT6 (Prop_lut6_I5_O)        0.124     4.108 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.520     4.629    s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     4.753 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.753    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.361 r  s7datacapture2_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.361    s7datacapture2_lateness_reg[4]_i_1_n_4
    SLICE_X162Y145       FDRE                                         r  s7datacapture2_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X162Y145       FDRE                                         r  s7datacapture2_lateness_reg[4]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X162Y145       FDRE (Setup_fdre_C_D)        0.109     6.192    s7datacapture2_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.192    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl27_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl27_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.317ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.283     0.283    pix1p25x_clk
    SLICE_X153Y132       FDRE                                         r  xilinxmultiregimpl27_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.141     0.424 r  xilinxmultiregimpl27_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.480    xilinxmultiregimpl27_regs0
    SLICE_X153Y132       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.317     0.317    pix1p25x_clk
    SLICE_X153Y132       FDRE                                         r  xilinxmultiregimpl27_regs1_reg/C
                         clock pessimism             -0.034     0.283    
    SLICE_X153Y132       FDRE (Hold_fdre_C_D)         0.075     0.358    xilinxmultiregimpl27_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl11_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl11_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl11_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl11_regs0
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl11_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.289ns
    Source Clock Delay      (SCD):    0.254ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.254     0.254    pix1p25x_clk
    SLICE_X159Y129       FDRE                                         r  xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.141     0.395 r  xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.451    xilinxmultiregimpl17_regs0
    SLICE_X159Y129       FDRE                                         r  xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.289     0.289    pix1p25x_clk
    SLICE_X159Y129       FDRE                                         r  xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.035     0.254    
    SLICE_X159Y129       FDRE (Hold_fdre_C_D)         0.075     0.329    xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.261     0.261    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     0.402 r  xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.458    xilinxmultiregimpl21_regs0
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.297     0.297    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.261    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.075     0.336    xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl31_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl31_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y146       FDRE                                         r  xilinxmultiregimpl31_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y146       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl31_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl31_regs0
    SLICE_X163Y146       FDRE                                         r  xilinxmultiregimpl31_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y146       FDRE                                         r  xilinxmultiregimpl31_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y146       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl31_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y142       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    xilinxmultiregimpl23_regs0
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y142       FDRE                                         r  xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y142       FDRE (Hold_fdre_C_D)         0.075     0.337    xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl37_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl37_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.317ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.283     0.283    pix1p25x_clk
    SLICE_X153Y132       FDRE                                         r  xilinxmultiregimpl37_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.141     0.424 r  xilinxmultiregimpl37_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.480    xilinxmultiregimpl37_regs0
    SLICE_X153Y132       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.317     0.317    pix1p25x_clk
    SLICE_X153Y132       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/C
                         clock pessimism             -0.034     0.283    
    SLICE_X153Y132       FDRE (Hold_fdre_C_D)         0.071     0.354    xilinxmultiregimpl37_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.297ns
    Source Clock Delay      (SCD):    0.261ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.261     0.261    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     0.402 r  xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.458    xilinxmultiregimpl25_regs0
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.297     0.297    pix1p25x_clk
    SLICE_X163Y139       FDRE                                         r  xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.036     0.261    
    SLICE_X163Y139       FDRE (Hold_fdre_C_D)         0.071     0.332    xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl15_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl15_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X160Y128       FDRE                                         r  xilinxmultiregimpl15_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl15_regs0_reg/Q
                         net (fo=1, routed)           0.058     0.452    xilinxmultiregimpl15_regs0
    SLICE_X160Y128       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X160Y128       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X160Y128       FDRE (Hold_fdre_C_D)         0.071     0.324    xilinxmultiregimpl15_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X160Y128       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.065     0.459    xilinxmultiregimpl12_regs0
    SLICE_X160Y128       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X160Y128       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X160Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR_1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  FDPE_12/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X161Y128  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl11_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl11_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y128  xilinxmultiregimpl12_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y128  xilinxmultiregimpl12_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y128  xilinxmultiregimpl15_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X160Y128  xilinxmultiregimpl15_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y132  xilinxmultiregimpl27_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X153Y132  xilinxmultiregimpl27_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl13_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl13_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl14_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y127  xilinxmultiregimpl14_regs1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  xilinxmultiregimpl17_regs0_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  xilinxmultiregimpl17_regs1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y129  s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y132  s7datacapture0_mdata_d_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y132  s7datacapture0_mdata_d_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y132  s7datacapture0_mdata_d_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 0.419ns (4.587%)  route 8.716ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.716    10.822    sys_rst
    SLICE_X26Y84         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.804    11.804    sys_clk
    SLICE_X26Y84         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.008    11.812    
                         clock uncertainty           -0.057    11.755    
    SLICE_X26Y84         FDRE (Setup_fdre_C_R)       -0.604    11.151    ethmac_tx_cdc_graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_binary_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 0.419ns (4.587%)  route 8.716ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.716    10.822    sys_rst
    SLICE_X26Y84         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.804    11.804    sys_clk
    SLICE_X26Y84         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_binary_reg[6]/C
                         clock pessimism              0.008    11.812    
                         clock uncertainty           -0.057    11.755    
    SLICE_X26Y84         FDRE (Setup_fdre_C_R)       -0.604    11.151    ethmac_tx_cdc_graycounter0_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethmac_tx_cdc_graycounter0_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 0.419ns (4.587%)  route 8.716ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.716    10.822    sys_rst
    SLICE_X26Y84         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.804    11.804    sys_clk
    SLICE_X26Y84         FDRE                                         r  ethmac_tx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.008    11.812    
                         clock uncertainty           -0.057    11.755    
    SLICE_X26Y84         FDRE (Setup_fdre_C_R)       -0.604    11.151    ethmac_tx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 0.518ns (5.308%)  route 9.240ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.878 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.676     1.676    sys_clk
    SLICE_X120Y156       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y156       FDRE (Prop_fdre_C_Q)         0.518     2.194 r  videosoc_videosoc_interface_dat_w_reg[1]/Q
                         net (fo=106, routed)         9.240    11.434    p_0_in220_in
    SLICE_X162Y56        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.878    11.878    sys_clk
    SLICE_X162Y56        FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]/C
                         clock pessimism              0.000    11.878    
                         clock uncertainty           -0.057    11.821    
    SLICE_X162Y56        FDRE (Setup_fdre_C_D)       -0.047    11.774    hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                         -11.434    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 videosoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 2.810ns (30.051%)  route 6.541ns (69.949%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.755     1.755    sys_clk
    SLICE_X140Y149       FDRE                                         r  videosoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y149       FDRE (Prop_fdre_C_Q)         0.518     2.273 r  videosoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.191     3.464    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X140Y151       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.614 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.045     4.659    p_0_in0_in[4]
    SLICE_X135Y153       LUT6 (Prop_lut6_I3_O)        0.328     4.987 r  bankmachine2_state[1]_i_11/O
                         net (fo=1, routed)           0.000     4.987    bankmachine2_state[1]_i_11_n_0
    SLICE_X135Y153       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.537 r  bankmachine2_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.537    bankmachine2_state_reg[1]_i_7_n_0
    SLICE_X135Y154       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.808 r  bankmachine2_state_reg[1]_i_6/CO[0]
                         net (fo=3, routed)           0.477     6.285    videosoc_sdram_bankmachine2_hit
    SLICE_X128Y154       LUT6 (Prop_lut6_I2_O)        0.373     6.658 r  videosoc_sdram_bankmachine4_consume[2]_i_10/O
                         net (fo=1, routed)           0.426     7.084    videosoc_sdram_bankmachine4_consume[2]_i_10_n_0
    SLICE_X128Y154       LUT6 (Prop_lut6_I1_O)        0.124     7.208 r  videosoc_sdram_bankmachine4_consume[2]_i_8/O
                         net (fo=15, routed)          0.797     8.005    videosoc_sdram_bankmachine4_consume[2]_i_8_n_0
    SLICE_X122Y153       LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  bankmachine4_state[2]_i_8/O
                         net (fo=10, routed)          0.857     8.986    bankmachine4_state[2]_i_8_n_0
    SLICE_X118Y151       LUT6 (Prop_lut6_I1_O)        0.124     9.110 r  new_master_wdata_ready0_i_17/O
                         net (fo=5, routed)           0.470     9.580    videosoc_sdram_bankmachine7_do_read
    SLICE_X117Y150       LUT6 (Prop_lut6_I2_O)        0.124     9.704 r  new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r_i_6/O
                         net (fo=1, routed)           0.789    10.493    new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r_i_6_n_0
    SLICE_X119Y150       LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r_i_1/O
                         net (fo=1, routed)           0.489    11.106    new_master_rdata_valid140
    SLICE_X120Y150       SRL16E                                       r  new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.559    11.559    sys_clk
    SLICE_X120Y150       SRL16E                                       r  new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r/CLK
                         clock pessimism              0.000    11.559    
                         clock uncertainty           -0.057    11.502    
    SLICE_X120Y150       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.458    new_master_rdata_valid18_reg_srl5___new_master_rdata_valid18_reg_r
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 videosoc_videosoc_interface_dat_w_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 0.456ns (4.781%)  route 9.082ns (95.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.675     1.675    sys_clk
    SLICE_X121Y158       FDRE                                         r  videosoc_videosoc_interface_dat_w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y158       FDRE (Prop_fdre_C_Q)         0.456     2.131 r  videosoc_videosoc_interface_dat_w_reg[3]/Q
                         net (fo=93, routed)          9.082    11.213    p_0_in216_in
    SLICE_X149Y167       FDRE                                         r  videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.618    11.618    sys_clk
    SLICE_X149Y167       FDRE                                         r  videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[11]/C
                         clock pessimism              0.078    11.696    
                         clock uncertainty           -0.057    11.639    
    SLICE_X149Y167       FDRE (Setup_fdre_C_D)       -0.067    11.572    videosoc_sdram_phaseinjector2_wrdata_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_core_initiator_csrstorage1_storage_full_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.419ns (4.625%)  route 8.640ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.640    10.746    sys_rst
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.703    11.703    sys_clk
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[0]/C
                         clock pessimism              0.080    11.783    
                         clock uncertainty           -0.057    11.727    
    SLICE_X156Y117       FDRE (Setup_fdre_C_R)       -0.604    11.123    hdmi_out0_core_initiator_csrstorage1_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_core_initiator_csrstorage1_storage_full_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.419ns (4.625%)  route 8.640ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.640    10.746    sys_rst
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.703    11.703    sys_clk
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[2]/C
                         clock pessimism              0.080    11.783    
                         clock uncertainty           -0.057    11.727    
    SLICE_X156Y117       FDRE (Setup_fdre_C_R)       -0.604    11.123    hdmi_out0_core_initiator_csrstorage1_storage_full_reg[2]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_core_initiator_csrstorage1_storage_full_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.419ns (4.625%)  route 8.640ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.640    10.746    sys_rst
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.703    11.703    sys_clk
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[3]/C
                         clock pessimism              0.080    11.783    
                         clock uncertainty           -0.057    11.727    
    SLICE_X156Y117       FDRE (Setup_fdre_C_R)       -0.604    11.123    hdmi_out0_core_initiator_csrstorage1_storage_full_reg[3]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hdmi_out0_core_initiator_csrstorage1_storage_full_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.419ns (4.625%)  route 8.640ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.703 - 10.000 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        1.686     1.686    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE (Prop_fdpe_C_Q)         0.419     2.105 r  FDPE_1/Q
                         net (fo=3296, routed)        8.640    10.746    sys_rst
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5071, routed)        1.703    11.703    sys_clk
    SLICE_X156Y117       FDRE                                         r  hdmi_out0_core_initiator_csrstorage1_storage_full_reg[4]/C
                         clock pessimism              0.080    11.783    
                         clock uncertainty           -0.057    11.727    
    SLICE_X156Y117       FDRE (Setup_fdre_C_R)       -0.604    11.123    hdmi_out0_core_initiator_csrstorage1_storage_full_reg[4]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.581     0.581    sys_clk
    SLICE_X125Y124       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y124       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.928    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y124       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.849     0.849    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y124       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X124Y124       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.904    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hdmi_out0_core_initiator_csrstorage8_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.608     0.608    sys_clk
    SLICE_X141Y122       FDRE                                         r  hdmi_out0_core_initiator_csrstorage8_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y122       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  hdmi_out0_core_initiator_csrstorage8_storage_full_reg[12]/Q
                         net (fo=2, routed)           0.070     0.819    storage_23_reg_0_1_108_113/DIA0
    SLICE_X140Y122       RAMD32                                       r  storage_23_reg_0_1_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.877     0.877    storage_23_reg_0_1_108_113/WCLK
    SLICE_X140Y122       RAMD32                                       r  storage_23_reg_0_1_108_113/RAMA/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X140Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.768    storage_23_reg_0_1_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 videosoc_sdram_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.863%)  route 0.457ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.593     0.593    sys_clk
    SLICE_X130Y150       FDRE                                         r  videosoc_sdram_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y150       FDRE (Prop_fdre_C_Q)         0.128     0.721 r  videosoc_sdram_bankmachine0_produce_reg[0]/Q
                         net (fo=35, routed)          0.457     1.178    storage_2_reg_0_7_12_17/ADDRD0
    SLICE_X136Y148       RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5071, routed)        0.867     0.867    storage_2_reg_0_7_12_17/WCLK
    SLICE_X136Y148       RAMD32                                       r  storage_2_reg_0_7_12_17/RAMA/CLK
                         clock pessimism              0.000     0.867    
    SLICE_X136Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.124    storage_2_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y48      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y46      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y42     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y42     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y43     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y43     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24     memadr_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y164   storage_19_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y164   storage_19_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y164   storage_19_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y164   storage_19_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y164   storage_19_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y159   storage_19_reg_0_15_72_77/RAMA/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_78_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_78_83/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_78_83/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_78_83/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_78_83/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y143       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X113Y143       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.592     3.897    clk200_clk
    SLICE_X113Y143       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.897    
                         clock uncertainty           -0.125     3.772    
    SLICE_X113Y143       FDPE (Setup_fdpe_C_D)       -0.005     3.767    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.701    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y100        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.575     2.575    eth_rx_clk
    SLICE_X88Y100        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.575    
                         clock uncertainty           -0.025     2.550    
    SLICE_X88Y100        FDPE (Setup_fdpe_C_D)       -0.035     2.515    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.515    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.449    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X78Y100        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.567     2.567    eth_tx_clk
    SLICE_X78Y100        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty           -0.161     2.405    
    SLICE_X78Y100        FDPE (Setup_fdpe_C_D)       -0.005     2.400    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.325    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X162Y124       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.635     2.635    hdmi_in0_pix_clk
    SLICE_X162Y124       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.635    
                         clock uncertainty           -0.172     2.462    
    SLICE_X162Y124       FDPE (Setup_fdpe_C_D)       -0.035     2.427    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.427    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.362    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.012ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X161Y128       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     2.253    pix1p25x_clk
    SLICE_X161Y128       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty           -0.170     2.083    
    SLICE_X161Y128       FDPE (Setup_fdpe_C_D)       -0.005     2.078    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.078    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.012    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y143       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X114Y143       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=5071, routed)        0.592     2.592    sys_clk
    SLICE_X114Y143       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.592    
                         clock uncertainty           -0.129     2.462    
    SLICE_X114Y143       FDPE (Setup_fdpe_C_D)       -0.005     2.457    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.457    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.382    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |     0.770 (r) | FAST    |     1.551 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     3.959 (r) | SLOW    |    -1.130 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.694 (r) | SLOW    |    -2.337 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.482 (r) | SLOW    |    -0.006 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.321 (r) | SLOW    |     0.066 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     5.167 (r) | SLOW    |    -1.919 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.881 (r) | SLOW    |    -1.776 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    12.041 (r) | SLOW    |    -2.976 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference          | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock              | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100             | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      2.830 (r) | SLOW    |      0.935 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      2.829 (r) | SLOW    |      0.934 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      2.843 (r) | SLOW    |      0.948 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      2.842 (r) | SLOW    |      0.947 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      2.851 (r) | SLOW    |      0.958 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      2.850 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      2.849 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      2.848 (r) | SLOW    |      0.956 (r) | FAST    |                        |
sys_clk            | ddram_dq[0]      | FDRE           | -     |      7.222 (r) | SLOW    |      1.802 (r) | FAST    |                        |
sys_clk            | ddram_dq[1]      | FDRE           | -     |      6.443 (r) | SLOW    |      1.454 (r) | FAST    |                        |
sys_clk            | ddram_dq[2]      | FDRE           | -     |      6.746 (r) | SLOW    |      1.584 (r) | FAST    |                        |
sys_clk            | ddram_dq[3]      | FDRE           | -     |      7.375 (r) | SLOW    |      1.888 (r) | FAST    |                        |
sys_clk            | ddram_dq[4]      | FDRE           | -     |      7.525 (r) | SLOW    |      1.954 (r) | FAST    |                        |
sys_clk            | ddram_dq[5]      | FDRE           | -     |      6.895 (r) | SLOW    |      1.647 (r) | FAST    |                        |
sys_clk            | ddram_dq[6]      | FDRE           | -     |      7.372 (r) | SLOW    |      1.868 (r) | FAST    |                        |
sys_clk            | ddram_dq[7]      | FDRE           | -     |      7.100 (r) | SLOW    |      1.702 (r) | FAST    |                        |
sys_clk            | ddram_dq[8]      | FDRE           | -     |      7.517 (r) | SLOW    |      1.936 (r) | FAST    |                        |
sys_clk            | ddram_dq[9]      | FDRE           | -     |      8.288 (r) | SLOW    |      2.301 (r) | FAST    |                        |
sys_clk            | ddram_dq[10]     | FDRE           | -     |      7.677 (r) | SLOW    |      1.999 (r) | FAST    |                        |
sys_clk            | ddram_dq[11]     | FDRE           | -     |      7.982 (r) | SLOW    |      2.156 (r) | FAST    |                        |
sys_clk            | ddram_dq[12]     | FDRE           | -     |      8.357 (r) | SLOW    |      2.318 (r) | FAST    |                        |
sys_clk            | ddram_dq[13]     | FDRE           | -     |      8.511 (r) | SLOW    |      2.384 (r) | FAST    |                        |
sys_clk            | ddram_dq[14]     | FDRE           | -     |      8.294 (r) | SLOW    |      2.286 (r) | FAST    |                        |
sys_clk            | ddram_dq[15]     | FDRE           | -     |      8.348 (r) | SLOW    |      2.323 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[0]   | FDRE           | -     |      7.062 (r) | SLOW    |      1.706 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[1]   | FDRE           | -     |      8.284 (r) | SLOW    |      2.260 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[0]   | FDRE           | -     |      7.063 (r) | SLOW    |      1.709 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[1]   | FDRE           | -     |      8.285 (r) | SLOW    |      2.258 (r) | FAST    |                        |
sys_clk            | eth_mdc          | FDRE           | -     |     10.728 (r) | SLOW    |      3.877 (r) | FAST    |                        |
sys_clk            | eth_mdio         | FDRE           | -     |     12.691 (r) | SLOW    |      4.777 (r) | FAST    |                        |
sys_clk            | eth_rst_n        | FDRE           | -     |     11.861 (r) | SLOW    |      3.458 (r) | FAST    |                        |
sys_clk            | hdmi_in_hpd_en   | FDRE           | -     |     11.722 (r) | SLOW    |      4.465 (r) | FAST    |                        |
sys_clk            | hdmi_in_sda      | FDSE           | -     |      8.372 (r) | SLOW    |      2.488 (r) | FAST    |                        |
sys_clk            | oled_dc          | FDRE           | -     |     12.164 (r) | SLOW    |      4.571 (r) | FAST    |                        |
sys_clk            | oled_res         | FDRE           | -     |     10.194 (r) | SLOW    |      3.436 (r) | FAST    |                        |
sys_clk            | oled_sclk        | FDRE           | -     |      9.777 (r) | SLOW    |      3.263 (r) | FAST    |                        |
sys_clk            | oled_sdin        | FDRE           | -     |      9.972 (r) | SLOW    |      3.348 (r) | FAST    |                        |
sys_clk            | oled_vbat        | FDRE           | -     |     12.206 (r) | SLOW    |      4.500 (r) | FAST    |                        |
sys_clk            | oled_vdd         | FDRE           | -     |     10.081 (r) | SLOW    |      3.453 (r) | FAST    |                        |
sys_clk            | serial_tx        | FDSE           | -     |     10.264 (r) | SLOW    |      3.550 (r) | FAST    |                        |
sys_clk            | spiflash_1x_cs_n | FDRE           | -     |     11.536 (r) | SLOW    |      3.845 (r) | FAST    |                        |
sys_clk            | spiflash_1x_mosi | FDRE           | -     |     12.886 (r) | SLOW    |      4.610 (r) | FAST    |                        |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination        |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock              | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100             |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk         |         7.090 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk         |         3.936 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk         |         7.587 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk         |         4.527 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix5x_clk |         4.233 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk   |         5.697 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk   |         2.828 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk   |         2.065 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk  |         6.337 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk  |         6.396 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk       |         4.891 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk       |         4.784 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk       |         2.747 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk            |         2.007 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk            |         1.847 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk            |         2.223 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk            |         8.278 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk            |         2.541 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk            |         9.670 | SLOW    |               |         |               |         |               |         |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.069 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.222 (r) | SLOW    |   1.802 (r) | FAST    |    0.780 |
ddram_dq[1]        |   6.443 (r) | SLOW    |   1.454 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.746 (r) | SLOW    |   1.584 (r) | FAST    |    0.303 |
ddram_dq[3]        |   7.375 (r) | SLOW    |   1.888 (r) | FAST    |    0.932 |
ddram_dq[4]        |   7.525 (r) | SLOW    |   1.954 (r) | FAST    |    1.082 |
ddram_dq[5]        |   6.895 (r) | SLOW    |   1.647 (r) | FAST    |    0.452 |
ddram_dq[6]        |   7.372 (r) | SLOW    |   1.868 (r) | FAST    |    0.930 |
ddram_dq[7]        |   7.100 (r) | SLOW    |   1.702 (r) | FAST    |    0.657 |
ddram_dq[8]        |   7.517 (r) | SLOW    |   1.936 (r) | FAST    |    1.074 |
ddram_dq[9]        |   8.288 (r) | SLOW    |   2.301 (r) | FAST    |    1.845 |
ddram_dq[10]       |   7.677 (r) | SLOW    |   1.999 (r) | FAST    |    1.234 |
ddram_dq[11]       |   7.982 (r) | SLOW    |   2.156 (r) | FAST    |    1.540 |
ddram_dq[12]       |   8.357 (r) | SLOW    |   2.318 (r) | FAST    |    1.914 |
ddram_dq[13]       |   8.511 (r) | SLOW    |   2.384 (r) | FAST    |    2.069 |
ddram_dq[14]       |   8.294 (r) | SLOW    |   2.286 (r) | FAST    |    1.852 |
ddram_dq[15]       |   8.348 (r) | SLOW    |   2.323 (r) | FAST    |    1.905 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.511 (r) | SLOW    |   1.454 (r) | FAST    |    2.069 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.224 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.062 (r) | SLOW    |   1.706 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.284 (r) | SLOW    |   2.260 (r) | FAST    |    1.223 |
ddram_dqs_p[0]     |   7.063 (r) | SLOW    |   1.709 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.285 (r) | SLOW    |   2.258 (r) | FAST    |    1.224 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.285 (r) | SLOW    |   1.706 (r) | FAST    |    1.224 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




