{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621705723849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621705723858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 14:48:43 2021 " "Processing started: Sat May 22 14:48:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621705723858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705723858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705723858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621705724416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621705724416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_uniciclo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file riscv_uniciclo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Uniciclo_Pkg " "Found design unit 1: RISCV_Uniciclo_Pkg" {  } { { "RISCV_Uniciclo_Pkg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/RISCV_Uniciclo_Pkg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_alu-RTL_ula " "Found design unit 1: control_alu-RTL_ula" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735498 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_alu " "Found entity 1: control_alu" {  } { { "control_alu.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-RTL " "Found design unit 1: controlador-RTL" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735501 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "control.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ularv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ularv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaRV-ula_arc " "Found design unit 1: ulaRV-ula_arc" {  } { { "ularv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735504 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaRV " "Found entity 1: ulaRV" {  } { { "ularv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/ularv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_32-RTL " "Found design unit 1: somador_32-RTL" {  } { { "somador32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735507 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_32 " "Found entity 1: somador_32" {  } { { "somador32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/somador32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-RTL " "Found design unit 1: PC-RTL" {  } { { "PC.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735510 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamental " "Found design unit 1: mux2-comportamental" {  } { { "mux2.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735513 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rv-RTL " "Found design unit 1: mem_rv-RTL" {  } { { "mem_rv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735517 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rv " "Found entity 1: mem_rv" {  } { { "mem_rv.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_rv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_ro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ROM_rv-RTL " "Found design unit 1: mem_ROM_rv-RTL" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735519 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ROM_rv " "Found entity 1: mem_ROM_rv" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_op " "Found design unit 1: genImm32-genImm32_op" {  } { { "genImm32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/genImm32.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735522 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/genImm32.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banc_reg-RTL " "Found design unit 1: banc_reg-RTL" {  } { { "banc_reg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735525 ""} { "Info" "ISGN_ENTITY_NAME" "1 banc_reg " "Found entity 1: banc_reg" {  } { { "banc_reg.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/banc_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735529 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/top_level.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621705735529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735529 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "bread mem_ro.vhd(33) " "VHDL error at mem_ro.vhd(33): object \"bread\" is used but not declared" {  } { { "mem_ro.vhd" "" { Text "D:/Documentos/Faculdade/OAC/Trab3/Uniclico/mem_ro.vhd" 33 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1621705735530 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621705735620 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 22 14:48:55 2021 " "Processing ended: Sat May 22 14:48:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621705735620 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621705735620 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621705735620 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705735620 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621705736230 ""}
