# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/generic_register.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/generic_counter.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/sys_counter.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/new/sys_counter_testbench.vhd" \

# Do not sort compile order
nosort
