/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/rps/ugv/ugv_ctrl.v:275.1-328.10" *)
module pwm_control(reset, clk, S_0, S_1, pwm_out, WA_1, WA_2, WB_1, WB_2);
  wire _00_;
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:151.12-151.13" *)
  wire _01_;
  wire _02_;
  (* src = "/home/rps/ugv/ugv_ctrl.v:278.16-278.19" *)
  input S_0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \S_0_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \S_0_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \S_0_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \S_0_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \S_0_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \S_0_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \S_0_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \S_0_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \S_0_LUT2_I1.XSL ;
  wire S_0_LUT2_I1_O;
  (* src = "/home/rps/ugv/ugv_ctrl.v:279.16-279.19" *)
  input S_1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \S_1_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \S_1_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \S_1_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \S_1_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \S_1_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \S_1_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \S_1_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \S_1_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \S_1_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \S_1_LUT3_I1.XSL ;
  wire S_1_LUT3_I1_O;
  (* src = "/home/rps/ugv/ugv_ctrl.v:281.17-281.21" *)
  output WA_1;
  (* src = "/home/rps/ugv/ugv_ctrl.v:282.17-282.21" *)
  output WA_2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:283.17-283.21" *)
  output WB_1;
  (* src = "/home/rps/ugv/ugv_ctrl.v:284.17-284.21" *)
  output WB_2;
  (* src = "/home/rps/ugv/ugv_ctrl.v:277.16-277.19" *)
  input clk;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(3) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(4) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(5) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(6) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:287.15-287.22" *)
  wire \counter(7) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:292.10-292.15" *)
  wire dir_B;
  (* src = "/home/rps/ugv/ugv_ctrl.v:280.16-280.23" *)
  output pwm_out;
  (* src = "/home/rps/ugv/ugv_ctrl.v:314.5-319.8" *)
  wire pwm_out_dff_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O.TSL ;
  wire pwm_out_dff_Q_D_LUT4_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(0) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(1) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(2) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(3) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(4) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(5) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(6) ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(7) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL ;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL ;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL ;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL ;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TSL ;
  wire pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TSL ;
  (* src = "/home/rps/ugv/ugv_ctrl.v:276.16-276.21" *)
  input reset;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:153.18-156.8" *)
  CLOCK_CELL _03_ (
    .I_PAD(clk),
    .O_CLK(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:158.15-162.8" *)
  GMUX_IP _04_ (
    .IP(_01_),
    .IS0(1'h0),
    .IZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _05_ (
    .I_DAT(\S_0_LUT2_I1.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (S_0),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _06_ (
    .I_DAT(\S_1_LUT3_I1.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (S_1),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _07_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (WA_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _08_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (WA_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (WB_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (WB_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (pwm_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (reset),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \S_0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\S_0_LUT2_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\S_0_LUT2_I1.XSL ),
    .XZ(S_0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \S_1_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\S_1_LUT3_I1.XA1 ),
    .XA2(1'h0),
    .XAB(S_0_LUT2_I1_O),
    .XB1(1'h0),
    .XB2(\S_1_LUT3_I1.XA1 ),
    .XSL(\S_1_LUT3_I1.XSL ),
    .XZ(S_1_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\S_1_LUT3_I1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\S_0_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:295.5-300.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) counter_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/ugv/ugv_ctrl.v:314.5-319.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pwm_out_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(pwm_out_dff_Q_D),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O.c_frag  (
    .BA1(S_1_LUT3_I1_O),
    .BA2(1'h0),
    .BAB(\pwm_out_dff_Q_D_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .CZ(pwm_out_dff_Q_D),
    .TA1(S_1_LUT3_I1_O),
    .TA2(1'h0),
    .TAB(\pwm_out_dff_Q_D_LUT4_O.BAB ),
    .TB1(S_1_LUT3_I1_O),
    .TB2(1'h0),
    .TBS(\S_1_LUT3_I1.XA1 ),
    .TSL(\pwm_out_dff_Q_D_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\S_1_LUT3_I1.XA1 ),
    .XA2(\S_1_LUT3_I1.XA1 ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pwm_out_dff_Q_D_LUT4_O.BAB ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\counter(0) ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\S_0_LUT2_I1.XSL ),
    .XA2(\S_0_LUT2_I1.XSL ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\counter(5) ),
    .XA2(\counter(5) ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\counter(4) ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\counter(4) ),
    .XA2(\counter(4) ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\counter(3) ),
    .XA2(\counter(3) ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\counter(2) ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\counter(2) ),
    .XA2(\counter(2) ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\counter(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\counter(1) ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\counter(1) ),
    .XA2(\counter(1) ),
    .XAB(\pwm_out_dff_Q_D_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\counter(0) ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\counter(5) ),
    .XSL(\counter(4) ),
    .XZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\counter(4) ),
    .BB1(1'h0),
    .BB2(\S_0_LUT2_I1.XSL ),
    .BSL(\counter(5) ),
    .CZ(\pwm_out_dff_Q_D_LUT4_O.BAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\counter(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ),
    .TSL(\counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\counter(1) ),
    .BB1(1'h0),
    .BB2(\counter(3) ),
    .BSL(\counter(2) ),
    .CZ(\pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\counter(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\counter(0) ),
    .TSL(\counter(2) )
  );
  assign \S_0_LUT2_I1.XB2  = 1'h0;
  assign \S_1_LUT3_I1.I2  = 1'h0;
  assign \S_1_LUT3_I1.I1  = 1'h0;
  assign \S_1_LUT3_I1.I0  = 1'h0;
  assign \S_1_LUT3_I1.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O.BB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O.BB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XSL  = \pwm_out_dff_Q_D_LUT4_O.BAB ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XA1  = \S_1_LUT3_I1.XA1 ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XA2  = \S_1_LUT3_I1.XA1 ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1.XB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.I3  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TSL  = \counter(5) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BSL  = \counter(5) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TAB  = \counter(4) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BAB  = \counter(4) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TBS  = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.TB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O.BB2  = \S_0_LUT2_I1.XSL ;
  assign \pwm_out_dff_Q_D_LUT4_O.BA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O.BA1  = S_1_LUT3_I1_O;
  assign \pwm_out_dff_Q_D_LUT4_O.TB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA1  = \S_0_LUT2_I1.XSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA2  = \S_0_LUT2_I1.XSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XSL  = \counter(4) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XAB  = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB2  = \counter(5) ;
  assign \pwm_out_dff_Q_D_LUT4_O.TB1  = S_1_LUT3_I1_O;
  assign \pwm_out_dff_Q_D_LUT4_O.TA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O.TA1  = S_1_LUT3_I1_O;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1  = \counter(5) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA2  = \counter(5) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XSL  = \counter(4) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XB2  = 1'h1;
  assign \pwm_out_dff_Q_D_LUT4_O.TBS  = \S_1_LUT3_I1.XA1 ;
  assign \pwm_out_dff_Q_D_LUT4_O.TAB  = \pwm_out_dff_Q_D_LUT4_O.BAB ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XSL  = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA1  = \counter(4) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA2  = \counter(4) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TSL  = \counter(2) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BSL  = \counter(2) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TAB  = \counter(1) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BAB  = \counter(1) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TBS  = \counter(0) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3_LUT4_O.BB2  = \counter(3) ;
  assign \pwm_out_dff_Q_D_LUT4_O.TSL  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O.I3  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA1  = \counter(3) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA2  = \counter(3) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XSL  = \counter(2) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \pwm_out_dff_Q_D_LUT4_O.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL  = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA1  = \counter(2) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA2  = \counter(2) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XSL  = \counter(1) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XAB  = \counter(0) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XA1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT2_O.XB2  = 1'h1;
  assign \pwm_out_dff_Q_D_LUT4_O.O  = 1'h0;
  assign \S_1_LUT3_I1.XAB  = S_0_LUT2_I1_O;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL  = \counter(0) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA1  = \counter(1) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA2  = \counter(1) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB2  = 1'h0;
  assign \S_1_LUT3_I1.XA2  = 1'h0;
  assign \S_1_LUT3_I1.XB1  = 1'h0;
  assign \S_1_LUT3_I1.XB2  = \S_1_LUT3_I1.XA1 ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.O  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.I0  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.I1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL  = \counter(0) ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XAB  = \pwm_out_dff_Q_D_LUT4_O.BSL ;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA1  = 1'h1;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA2  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB1  = 1'h0;
  assign \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB2  = 1'h0;
  assign \S_0_LUT2_I1.O  = 1'h0;
  assign \S_0_LUT2_I1.I0  = 1'h0;
  assign \S_0_LUT2_I1.I1  = 1'h0;
  assign \S_0_LUT2_I1.XA1  = 1'h0;
  assign \S_0_LUT2_I1.XA2  = 1'h1;
  assign \S_0_LUT2_I1.XB1  = 1'h0;
  assign \counter(6)  = \S_0_LUT2_I1.XSL ;
  assign \counter(7)  = \S_1_LUT3_I1.XA1 ;
  assign dir_B = 1'h0;
  assign pwm_out_dff_Q_D_LUT4_O_I2 = \pwm_out_dff_Q_D_LUT4_O.BAB ;
  assign pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1 = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL ;
  assign pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1 = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL ;
  assign pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1 = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  assign pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1 = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL ;
  assign pwm_out_dff_Q_D_LUT4_O_I2_LUT4_O_I3 = \pwm_out_dff_Q_D_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT2_O.XAB ;
endmodule
