{
  "module_name": "rt1308.h",
  "hash_id": "8f01c9804ddbf9bcb9344c0e06dcb080e1c574ad5e39a4444902324f4d8206e4",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1308.h",
  "human_readable_source": " \n \n\n#ifndef _RT1308_H_\n#define _RT1308_H_\n\n#define RT1308_DEVICE_ID_NUM\t\t\t0x10ec1300\n\n#define RT1308_RESET\t\t\t\t0x00\n#define RT1308_RESET_N\t\t\t\t0x01\n#define RT1308_CLK_GATING\t\t\t0x02\n#define RT1308_PLL_1\t\t\t\t0x03\n#define RT1308_PLL_2\t\t\t\t0x04\n#define RT1308_PLL_INT\t\t\t\t0x05\n#define RT1308_CLK_1\t\t\t\t0x06\n#define RT1308_DATA_PATH\t\t\t0x07\n#define RT1308_CLK_2\t\t\t\t0x08\n#define RT1308_SIL_DET\t\t\t\t0x09\n#define RT1308_CLK_DET\t\t\t\t0x0a\n#define RT1308_DC_DET\t\t\t\t0x0b\n#define RT1308_DC_DET_THRES\t\t\t0x0c\n#define RT1308_DAC_SET\t\t\t\t0x10\n#define RT1308_SRC_SET\t\t\t\t0x11\n#define RT1308_DAC_BUF\t\t\t\t0x12\n#define RT1308_ADC_SET\t\t\t\t0x13\n#define RT1308_ADC_SET_INT\t\t\t0x14\n#define RT1308_I2S_SET_1\t\t\t0x15\n#define RT1308_I2S_SET_2\t\t\t0x16\n#define RT1308_I2C_I2S_SDW_SET\t\t\t0x17\n#define RT1308_SDW_REG_RW\t\t\t0x18\n#define RT1308_SDW_REG_RDATA\t\t\t0x19\n#define RT1308_IV_SENSE\t\t\t\t0x1a\n#define RT1308_I2S_TX_DAC_SET\t\t\t0x1b\n#define RT1308_AD_FILTER_SET\t\t\t0x1c\n#define RT1308_DC_CAL_1\t\t\t\t0x20\n#define RT1308_DC_CAL_2\t\t\t\t0x21\n#define RT1308_DC_CAL_L_OFFSET\t\t\t0x22\n#define RT1308_DC_CAL_R_OFFSET\t\t\t0x23\n#define RT1308_PVDD_OFFSET_CTL\t\t\t0x24\n#define RT1308_PVDD_OFFSET_L\t\t\t0x25\n#define RT1308_PVDD_OFFSET_R\t\t\t0x26\n#define RT1308_PVDD_OFFSET_PBTL\t\t\t0x27\n#define RT1308_PVDD_OFFSET_PVDD\t\t\t0x28\n#define RT1308_CAL_OFFSET_DAC_PBTL\t\t0x29\n#define RT1308_CAL_OFFSET_DAC_L\t\t\t0x2a\n#define RT1308_CAL_OFFSET_DAC_R\t\t\t0x2b\n#define RT1308_CAL_OFFSET_PWM_L\t\t\t0x2c\n#define RT1308_CAL_OFFSET_PWM_R\t\t\t0x2d\n#define RT1308_CAL_PWM_VOS_ADC_L\t\t0x2e\n#define RT1308_CAL_PWM_VOS_ADC_R\t\t0x2f\n#define RT1308_CLASS_D_SET_1\t\t\t0x30\n#define RT1308_CLASS_D_SET_2\t\t\t0x31\n#define RT1308_POWER\t\t\t\t0x32\n#define RT1308_LDO\t\t\t\t0x33\n#define RT1308_VREF\t\t\t\t0x34\n#define RT1308_MBIAS\t\t\t\t0x35\n#define RT1308_POWER_STATUS\t\t\t0x36\n#define RT1308_POWER_INT\t\t\t0x37\n#define RT1308_SINE_TONE_GEN_1\t\t\t0x50\n#define RT1308_SINE_TONE_GEN_2\t\t\t0x51\n#define RT1308_BQ_SET\t\t\t\t0x54\n#define RT1308_BQ_PARA_UPDATE\t\t\t0x55\n#define RT1308_BQ_PRE_VOL_L\t\t\t0x56\n#define RT1308_BQ_PRE_VOL_R\t\t\t0x57\n#define RT1308_BQ_POST_VOL_L\t\t\t0x58\n#define RT1308_BQ_POST_VOL_R\t\t\t0x59\n#define RT1308_BQ1_L_H0\t\t\t\t0x5b\n#define RT1308_BQ1_L_B1\t\t\t\t0x5c\n#define RT1308_BQ1_L_B2\t\t\t\t0x5d\n#define RT1308_BQ1_L_A1\t\t\t\t0x5e\n#define RT1308_BQ1_L_A2\t\t\t\t0x5f\n#define RT1308_BQ1_R_H0\t\t\t\t0x60\n#define RT1308_BQ1_R_B1\t\t\t\t0x61\n#define RT1308_BQ1_R_B2\t\t\t\t0x62\n#define RT1308_BQ1_R_A1\t\t\t\t0x63\n#define RT1308_BQ1_R_A2\t\t\t\t0x64\n#define RT1308_BQ2_L_H0\t\t\t\t0x65\n#define RT1308_BQ2_L_B1\t\t\t\t0x66\n#define RT1308_BQ2_L_B2\t\t\t\t0x67\n#define RT1308_BQ2_L_A1\t\t\t\t0x68\n#define RT1308_BQ2_L_A2\t\t\t\t0x69\n#define RT1308_BQ2_R_H0\t\t\t\t0x6a\n#define RT1308_BQ2_R_B1\t\t\t\t0x6b\n#define RT1308_BQ2_R_B2\t\t\t\t0x6c\n#define RT1308_BQ2_R_A1\t\t\t\t0x6d\n#define RT1308_BQ2_R_A2\t\t\t\t0x6e\n#define RT1308_VEN_DEV_ID\t\t\t0x70\n#define RT1308_VERSION_ID\t\t\t0x71\n#define RT1308_SPK_BOUND\t\t\t0x72\n#define RT1308_BQ1_EQ_L_1\t\t\t0x73\n#define RT1308_BQ1_EQ_L_2\t\t\t0x74\n#define RT1308_BQ1_EQ_L_3\t\t\t0x75\n#define RT1308_BQ1_EQ_R_1\t\t\t0x76\n#define RT1308_BQ1_EQ_R_2\t\t\t0x77\n#define RT1308_BQ1_EQ_R_3\t\t\t0x78\n#define RT1308_BQ2_EQ_L_1\t\t\t0x79\n#define RT1308_BQ2_EQ_L_2\t\t\t0x7a\n#define RT1308_BQ2_EQ_L_3\t\t\t0x7b\n#define RT1308_BQ2_EQ_R_1\t\t\t0x7c\n#define RT1308_BQ2_EQ_R_2\t\t\t0x7d\n#define RT1308_BQ2_EQ_R_3\t\t\t0x7e\n#define RT1308_EFUSE_1\t\t\t\t0x7f\n#define RT1308_EFUSE_2\t\t\t\t0x80\n#define RT1308_EFUSE_PROG_PVDD_L\t\t0x81\n#define RT1308_EFUSE_PROG_PVDD_R\t\t0x82\n#define RT1308_EFUSE_PROG_R0_L\t\t\t0x83\n#define RT1308_EFUSE_PROG_R0_R\t\t\t0x84\n#define RT1308_EFUSE_PROG_DEV\t\t\t0x85\n#define RT1308_EFUSE_READ_PVDD_L\t\t0x86\n#define RT1308_EFUSE_READ_PVDD_R\t\t0x87\n#define RT1308_EFUSE_READ_PVDD_PTBL\t\t0x88\n#define RT1308_EFUSE_READ_DEV\t\t\t0x89\n#define RT1308_EFUSE_READ_R0\t\t\t0x8a\n#define RT1308_EFUSE_READ_ADC_L\t\t\t0x8b\n#define RT1308_EFUSE_READ_ADC_R\t\t\t0x8c\n#define RT1308_EFUSE_READ_ADC_PBTL\t\t0x8d\n#define RT1308_EFUSE_RESERVE\t\t\t0x8e\n#define RT1308_PADS_1\t\t\t\t0x90\n#define RT1308_PADS_2\t\t\t\t0x91\n#define RT1308_TEST_MODE\t\t\t0xa0\n#define RT1308_TEST_1\t\t\t\t0xa1\n#define RT1308_TEST_2\t\t\t\t0xa2\n#define RT1308_TEST_3\t\t\t\t0xa3\n#define RT1308_TEST_4\t\t\t\t0xa4\n#define RT1308_EFUSE_DATA_0_MSB\t\t\t0xb0\n#define RT1308_EFUSE_DATA_0_LSB\t\t\t0xb1\n#define RT1308_EFUSE_DATA_1_MSB\t\t\t0xb2\n#define RT1308_EFUSE_DATA_1_LSB\t\t\t0xb3\n#define RT1308_EFUSE_DATA_2_MSB\t\t\t0xb4\n#define RT1308_EFUSE_DATA_2_LSB\t\t\t0xb5\n#define RT1308_EFUSE_DATA_3_MSB\t\t\t0xb6\n#define RT1308_EFUSE_DATA_3_LSB\t\t\t0xb7\n#define RT1308_EFUSE_DATA_TEST_MSB\t\t0xb8\n#define RT1308_EFUSE_DATA_TEST_LSB\t\t0xb9\n#define RT1308_EFUSE_STATUS_1\t\t\t0xba\n#define RT1308_EFUSE_STATUS_2\t\t\t0xbb\n#define RT1308_TCON_1\t\t\t\t0xc0\n#define RT1308_TCON_2\t\t\t\t0xc1\n#define RT1308_DUMMY_REG\t\t\t0xf0\n#define RT1308_MAX_REG\t\t\t\t0xff\n\n \n#define RT1308_PLL1_K_SFT\t\t\t24\n#define RT1308_PLL1_K_MASK\t\t\t(0x1f << 24)\n#define RT1308_PLL1_M_BYPASS_MASK\t\t(0x1 << 23)\n#define RT1308_PLL1_M_BYPASS_SFT\t\t23\n#define RT1308_PLL1_M_BYPASS\t\t\t(0x1 << 23)\n#define RT1308_PLL1_M_MASK\t\t\t(0x3f << 16)\n#define RT1308_PLL1_M_SFT\t\t\t16\n#define RT1308_PLL1_N_MASK\t\t\t(0x7f << 8)\n#define RT1308_PLL1_N_SFT\t\t\t8\n\n \n#define RT1308_DIV_FS_SYS_MASK\t\t\t(0xf << 28)\n#define RT1308_DIV_FS_SYS_SFT\t\t\t28\n#define RT1308_SEL_FS_SYS_MASK\t\t\t(0x7 << 24)\n#define RT1308_SEL_FS_SYS_SFT\t\t\t24\n#define RT1308_SEL_FS_SYS_SRC_MCLK\t\t(0x0 << 24)\n#define RT1308_SEL_FS_SYS_SRC_BCLK\t\t(0x1 << 24)\n#define RT1308_SEL_FS_SYS_SRC_PLL\t\t(0x2 << 24)\n#define RT1308_SEL_FS_SYS_SRC_RCCLK\t\t(0x4 << 24)\n\n \n#define RT1308_DIV_PRE_PLL_MASK\t\t\t(0xf << 28)\n#define RT1308_DIV_PRE_PLL_SFT\t\t\t28\n#define RT1308_SEL_PLL_SRC_MASK\t\t\t(0x7 << 24)\n#define RT1308_SEL_PLL_SRC_SFT\t\t\t24\n#define RT1308_SEL_PLL_SRC_MCLK\t\t\t(0x0 << 24)\n#define RT1308_SEL_PLL_SRC_BCLK\t\t\t(0x1 << 24)\n#define RT1308_SEL_PLL_SRC_RCCLK\t\t(0x4 << 24)\n\n \n#define RT1308_MCLK_DET_EN_MASK\t\t\t(0x1 << 25)\n#define RT1308_MCLK_DET_EN_SFT\t\t\t25\n#define RT1308_MCLK_DET_EN\t\t\t(0x1 << 25)\n#define RT1308_BCLK_DET_EN_MASK\t\t\t(0x1 << 24)\n#define RT1308_BCLK_DET_EN_SFT\t\t\t24\n#define RT1308_BCLK_DET_EN\t\t\t(0x1 << 24)\n\n \n#define RT1308_DVOL_MUTE_R_EN_SFT\t\t7\n#define RT1308_DVOL_MUTE_L_EN_SFT\t\t6\n\n \n#define RT1308_I2S_DF_SEL_MASK\t\t\t(0x3 << 12)\n#define RT1308_I2S_DF_SEL_SFT\t\t\t12\n#define RT1308_I2S_DF_SEL_I2S\t\t\t(0x0 << 12)\n#define RT1308_I2S_DF_SEL_LEFT\t\t\t(0x1 << 12)\n#define RT1308_I2S_DF_SEL_PCM_A\t\t\t(0x2 << 12)\n#define RT1308_I2S_DF_SEL_PCM_B\t\t\t(0x3 << 12)\n#define RT1308_I2S_DL_RX_SEL_MASK\t\t(0x7 << 4)\n#define RT1308_I2S_DL_RX_SEL_SFT\t\t4\n#define RT1308_I2S_DL_RX_SEL_16B\t\t(0x0 << 4)\n#define RT1308_I2S_DL_RX_SEL_20B\t\t(0x1 << 4)\n#define RT1308_I2S_DL_RX_SEL_24B\t\t(0x2 << 4)\n#define RT1308_I2S_DL_RX_SEL_32B\t\t(0x3 << 4)\n#define RT1308_I2S_DL_RX_SEL_8B\t\t\t(0x4 << 4)\n#define RT1308_I2S_DL_TX_SEL_MASK\t\t(0x7 << 0)\n#define RT1308_I2S_DL_TX_SEL_SFT\t\t0\n#define RT1308_I2S_DL_TX_SEL_16B\t\t(0x0 << 0)\n#define RT1308_I2S_DL_TX_SEL_20B\t\t(0x1 << 0)\n#define RT1308_I2S_DL_TX_SEL_24B\t\t(0x2 << 0)\n#define RT1308_I2S_DL_TX_SEL_32B\t\t(0x3 << 0)\n#define RT1308_I2S_DL_TX_SEL_8B\t\t\t(0x4 << 0)\n\n \n#define RT1308_I2S_DL_SEL_MASK\t\t\t(0x7 << 24)\n#define RT1308_I2S_DL_SEL_SFT\t\t\t24\n#define RT1308_I2S_DL_SEL_16B\t\t\t(0x0 << 24)\n#define RT1308_I2S_DL_SEL_20B\t\t\t(0x1 << 24)\n#define RT1308_I2S_DL_SEL_24B\t\t\t(0x2 << 24)\n#define RT1308_I2S_DL_SEL_32B\t\t\t(0x3 << 24)\n#define RT1308_I2S_DL_SEL_8B\t\t\t(0x4 << 24)\n#define RT1308_I2S_BCLK_MASK\t\t\t(0x1 << 14)\n#define RT1308_I2S_BCLK_SFT\t\t\t14\n#define RT1308_I2S_BCLK_NORMAL\t\t\t(0x0 << 14)\n#define RT1308_I2S_BCLK_INV\t\t\t(0x1 << 14)\n\n \n#define RT1308_POW_MBIAS20U\t\t\t(0x1 << 31)\n#define RT1308_POW_MBIAS20U_BIT\t\t\t31\n#define RT1308_POW_ALDO\t\t\t\t(0x1 << 30)\n#define RT1308_POW_ALDO_BIT\t\t\t30\n#define RT1308_POW_DBG\t\t\t\t(0x1 << 29)\n#define RT1308_POW_DBG_BIT\t\t\t29\n#define RT1308_POW_DACL\t\t\t\t(0x1 << 28)\n#define RT1308_POW_DACL_BIT\t\t\t28\n#define RT1308_POW_DAC1\t\t\t\t(0x1 << 27)\n#define RT1308_POW_DAC1_BIT\t\t\t27\n#define RT1308_POW_CLK25M\t\t\t(0x1 << 26)\n#define RT1308_POW_CLK25M_BIT\t\t\t26\n#define RT1308_POW_ADC_R\t\t\t(0x1 << 25)\n#define RT1308_POW_ADC_R_BIT\t\t\t25\n#define RT1308_POW_ADC_L\t\t\t(0x1 << 24)\n#define RT1308_POW_ADC_L_BIT\t\t\t24\n#define RT1308_POW_DLDO\t\t\t\t(0x1 << 21)\n#define RT1308_POW_DLDO_BIT\t\t\t21\n#define RT1308_POW_VREF\t\t\t\t(0x1 << 20)\n#define RT1308_POW_VREF_BIT\t\t\t20\n#define RT1308_POW_MIXER_R\t\t\t(0x1 << 18)\n#define RT1308_POW_MIXER_R_BIT\t\t\t18\n#define RT1308_POW_MIXER_L\t\t\t(0x1 << 17)\n#define RT1308_POW_MIXER_L_BIT\t\t\t17\n#define RT1308_POW_MBIAS4U\t\t\t(0x1 << 16)\n#define RT1308_POW_MBIAS4U_BIT\t\t\t16\n#define RT1308_POW_PLL2_LDO_EN\t\t\t(0x1 << 12)\n#define RT1308_POW_PLL2_LDO_EN_BIT\t\t12\n#define RT1308_POW_PLL2B_EN\t\t\t(0x1 << 11)\n#define RT1308_POW_PLL2B_EN_BIT\t\t\t11\n#define RT1308_POW_PLL2F_EN\t\t\t(0x1 << 10)\n#define RT1308_POW_PLL2F_EN_BIT\t\t\t10\n#define RT1308_POW_PLL2F2_EN\t\t\t(0x1 << 9)\n#define RT1308_POW_PLL2F2_EN_BIT\t\t9\n#define RT1308_POW_PLL2B2_EN\t\t\t(0x1 << 8)\n#define RT1308_POW_PLL2B2_EN_BIT\t\t8\n\n \n#define RT1308_POW_PDB_SRC_BIT\t\t\t(0x1 << 27)\n#define RT1308_POW_PDB_MN_BIT\t\t\t(0x1 << 25)\n#define RT1308_POW_PDB_REG_BIT\t\t\t(0x1 << 24)\n\n\n \nenum {\n\tRT1308_FS_SYS_S_MCLK,\n\tRT1308_FS_SYS_S_BCLK,\n\tRT1308_FS_SYS_S_PLL,\n\tRT1308_FS_SYS_S_RCCLK,\t \n};\n\n \nenum {\n\tRT1308_PLL_S_MCLK,\n\tRT1308_PLL_S_BCLK,\n\tRT1308_PLL_S_RCCLK,\n};\n\nenum {\n\tRT1308_AIF1,\n\tRT1308_AIFS\n};\n\nenum rt1308_hw_ver {\n\tRT1308_VER_C = 2,\n\tRT1308_VER_D\n};\n\n#endif\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}