<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CE USART: system/include/cmsis/device/stm32f469xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CE USART
   </div>
   <div id="projectbrief">USART Driver for the CE course</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e8522150b400a43ebfdbd1fed060b8e2.html">system</a></li><li class="navelem"><a class="el" href="dir_b8171f2a0c866f9b78a20cc4950afddf.html">include</a></li><li class="navelem"><a class="el" href="dir_e2cc4db2b0ae379c8964bcffc140dd1a.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_96b12241779121ed7a4ff38c9d618110.html">device</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f469xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f469xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __STM32F469xx_H</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __STM32F469xx_H</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   66</a></span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   67</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1U       </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   68</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   69</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   70</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1U       </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   84</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  128</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  129</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  130</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  131</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  132</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  133</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  134</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  135</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  136</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  137</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">  138</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">  139</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">  140</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">  141</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">  142</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">  143</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">  144</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a>                    = 48,     </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">  145</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  146</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  147</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  148</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">  149</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  150</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  151</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">  152</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">  153</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">  154</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">  155</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">  156</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">  157</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">  158</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">  159</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">  160</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">  161</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">  162</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">  163</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">  164</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">  165</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  166</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">  167</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">  168</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">  169</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">  170</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">  171</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">  172</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">  173</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">  174</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">  175</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  176</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755">  177</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755">UART7_IRQn</a>                  = 82,     </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2">  178</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2">UART8_IRQn</a>                  = 83,     </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">  179</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a>                   = 84,     </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">  180</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a>                   = 85,     </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253">  181</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253">SPI6_IRQn</a>                   = 86,     </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">  182</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a>                   = 87,     </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52">  183</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52">LTDC_IRQn</a>                   = 88,     </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7">  184</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7">LTDC_ER_IRQn</a>                = 89,     </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746">  185</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746">DMA2D_IRQn</a>                  = 90,     </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">  186</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a>                = 91,     </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab8254d943bc0e754d1270e07e0f9e53b">  187</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab8254d943bc0e754d1270e07e0f9e53b">DSI_IRQn</a>                    = 92      </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;     </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;    </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;    </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;  </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;  </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;  </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;  </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;  </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;  </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;    </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;    </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;   </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;   </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;   </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;   </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;   </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;   </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;   </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;   </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;     </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;    </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;    </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR;    </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIR;  </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDTR; </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDLR; </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDHR; </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIR;  </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDTR; </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDLR; </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDHR; </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;{</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR1; </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR2; </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MCR;                 </div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              MSR;                 </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              TSR;                 </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF0R;                </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              RF1R;                </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              IER;                 </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              ESR;                 </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              BTR;                 </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  uint32_t                   RESERVED0[88];       </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  uint32_t                   RESERVED1[12];       </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FMR;                 </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FM1R;                </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  uint32_t                   RESERVED2;           </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FS1R;                </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  uint32_t                   RESERVED3;           </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FFA1R;               </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  uint32_t                   RESERVED4;           </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              FA1R;                </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  uint32_t                   RESERVED5[8];        </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;        </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  uint8_t       RESERVED0;  </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  uint16_t      RESERVED1;  </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;  </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;  </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;  </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;   </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;  </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;  </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;   </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;  </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;  </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;   </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;     </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;     </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;  </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;  </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;  </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RISR;     </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;      </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR;     </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;      </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESCR;     </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ESUR;     </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CWSTRTR;  </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CWSIZER;  </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;       </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;} <a class="code" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;     </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NDTR;   </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAR;    </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M0AR;   </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M1AR;   </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;    </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;} <a class="code" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LISR;   </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HISR;   </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIFCR;  </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HIFCR;  </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;           </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;          </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGMAR;         </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGOR;          </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGMAR;         </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGOR;          </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGPFCCR;       </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCOLR;        </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGPFCCR;       </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCOLR;        </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCMAR;        </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCMAR;        </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPFCCR;        </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCOLR;         </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OMAR;          </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OOR;           </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NLR;           </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LWR;           </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AMTCR;         </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  uint32_t      RESERVED[236]; </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCLUT[256];   </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCLUT[256];   </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;} <a class="code" href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html">  426</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a6349b3f5bd84a9d19d3de5b8c36ce900">  428</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a6349b3f5bd84a9d19d3de5b8c36ce900">VR</a>;            </div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  429</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  430</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;           </div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5aa70d8b857aa2b3fb2b1767eb2b82e0">  431</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a5aa70d8b857aa2b3fb2b1767eb2b82e0">LVCIDR</a>;        </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#adec8c4fe22023eb8df6fb9069b9204a5">  432</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#adec8c4fe22023eb8df6fb9069b9204a5">LCOLCR</a>;        </div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#aa88f7acf487a73acd763e8478ac58e7c">  433</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#aa88f7acf487a73acd763e8478ac58e7c">LPCR</a>;          </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ad7eabfe197dd4e367c4817b64fc8a207">  434</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ad7eabfe197dd4e367c4817b64fc8a207">LPMCR</a>;         </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5a51afd3eec34b9f5806b754eb0101a1">  435</a></span>&#160;  uint32_t      RESERVED0[4];  </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a6091bd215b74df162dd3bc51621c63ca">  436</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a6091bd215b74df162dd3bc51621c63ca">PCR</a>;           </div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a6af90ed872fae7ae9c9137fd3dc0c603">  437</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a6af90ed872fae7ae9c9137fd3dc0c603">GVCIDR</a>;        </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  438</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;           </div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">  439</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">VMCR</a>;          </div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#abcf10f676fb04e2f4ef0ee2f6ee8dcdd">  440</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#abcf10f676fb04e2f4ef0ee2f6ee8dcdd">VPCR</a>;          </div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a697344e75543c71d76b265916e4cffba">  441</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a697344e75543c71d76b265916e4cffba">VCCR</a>;          </div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ac5764e1f1815411d35a474f01066f196">  442</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ac5764e1f1815411d35a474f01066f196">VNPCR</a>;         </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a8acb521d329627ad33515b7916b4103e">  443</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a8acb521d329627ad33515b7916b4103e">VHSACR</a>;        </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#afb9fe674d72b1ec0d31697106b58b8b7">  444</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#afb9fe674d72b1ec0d31697106b58b8b7">VHBPCR</a>;        </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a2705ad75dd72e009b8df3400b8819426">  445</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a2705ad75dd72e009b8df3400b8819426">VLCR</a>;          </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a0c20992c8f20f040628e8dd16b67b399">  446</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a0c20992c8f20f040628e8dd16b67b399">VVSACR</a>;        </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ade15b1e2ed1957d5c8e24adca1509169">  447</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ade15b1e2ed1957d5c8e24adca1509169">VVBPCR</a>;        </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a27fc5f60a3c37d104411a90628bc75c3">  448</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a27fc5f60a3c37d104411a90628bc75c3">VVFPCR</a>;        </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#aa85636f59d822a5efe0b0b4c3ac7d5f4">  449</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#aa85636f59d822a5efe0b0b4c3ac7d5f4">VVACR</a>;         </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a45337ccbf651d195c2c113b91c0abb30">  450</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a45337ccbf651d195c2c113b91c0abb30">LCCR</a>;          </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a28425c08d0f99dc282950144e02c084e">  451</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a28425c08d0f99dc282950144e02c084e">CMCR</a>;          </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#aa3607a56076e3621468a0f89c1551e99">  452</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#aa3607a56076e3621468a0f89c1551e99">GHCR</a>;          </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a8ed572f0779c735318463aa01dca3322">  453</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a8ed572f0779c735318463aa01dca3322">GPDR</a>;          </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ad1d17a2648bfc75d9ce470ddcb97f8ff">  454</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ad1d17a2648bfc75d9ce470ddcb97f8ff">GPSR</a>;          </div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#af739b272242d2b13e67f53ddb908ff97">  455</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR[6];       </div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">  456</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">TDCR</a>;          </div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a8ee3caa69ce871e68d1ca66a8640a9a9">  457</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a8ee3caa69ce871e68d1ca66a8640a9a9">CLCR</a>;          </div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ae46f5a0bfdbaa03ce98672c3fa65730d">  458</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ae46f5a0bfdbaa03ce98672c3fa65730d">CLTCR</a>;         </div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#abb5694635b72d5bf5ef25023070492b3">  459</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#abb5694635b72d5bf5ef25023070492b3">DLTCR</a>;         </div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5cb818b16506f04ab31cd6ba46dad854">  460</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a5cb818b16506f04ab31cd6ba46dad854">PCTLR</a>;         </div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a3b3d7b0505944ec6cd0657f122cbc40e">  461</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a3b3d7b0505944ec6cd0657f122cbc40e">PCONFR</a>;        </div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a6455dee3c68bd18ad586ebd7e88de1c7">  462</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a6455dee3c68bd18ad586ebd7e88de1c7">PUCR</a>;          </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a3c44fbc278fa4361c9f06ce86cd0236b">  463</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a3c44fbc278fa4361c9f06ce86cd0236b">PTTCR</a>;         </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a909d70d4d88dd6731a07b76a21c8214b">  464</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a>;           </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a3c50f8698052818ea3024b4b52d65886">  465</a></span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a973944212869adb4c6fb039a0a16c039">  466</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR[2];        </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a1eaca686abd3c27a85bd13346cb70163">  467</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER[2];        </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a084078d9f3cece4b4ad554e2c700919f">  468</a></span>&#160;  uint32_t      RESERVED2[3];  </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a056bece8ebbb0b4022d6166f59698ca2">  469</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIR[2];        </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a8c5cc398041224f38803ecf5b544943f">  470</a></span>&#160;  uint32_t      RESERVED3[8];  </div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a8ac698c8f34ec80f0a5f737a662c25b1">  471</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a8ac698c8f34ec80f0a5f737a662c25b1">VSCR</a>;          </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ab47f7f00aca237787f484db0558735a4">  472</a></span>&#160;  uint32_t      RESERVED4[2];  </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ade4f4e7fc1c188af585a23889a95aeff">  473</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ade4f4e7fc1c188af585a23889a95aeff">LCVCIDR</a>;       </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#aba277f1cd31da079d07a3ad1d6775b54">  474</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#aba277f1cd31da079d07a3ad1d6775b54">LCCCR</a>;         </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">  475</a></span>&#160;  uint32_t      <a class="code" href="struct_d_s_i___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a>;     </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a0779b0195249d52afca2ac232e400d89">  476</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a0779b0195249d52afca2ac232e400d89">LPMCCR</a>;        </div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a9f6d0bcdc24876b7f73fdbb2ed4f8ba8">  477</a></span>&#160;  uint32_t      RESERVED6[7];  </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ad17bfd107d8f1cc3648f028ee2d1f8a7">  478</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ad17bfd107d8f1cc3648f028ee2d1f8a7">VMCCR</a>;         </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ab4720f16225bc17b3dba7d8caf773807">  479</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ab4720f16225bc17b3dba7d8caf773807">VPCCR</a>;         </div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a3dfde0e1ba08eb3f49d56be82f70279d">  480</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a3dfde0e1ba08eb3f49d56be82f70279d">VCCCR</a>;         </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a494e0b2abf2c5a06dab01d08c65af55a">  481</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a494e0b2abf2c5a06dab01d08c65af55a">VNPCCR</a>;        </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a66d476d7df8ef8e87d3da38a031567dd">  482</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a66d476d7df8ef8e87d3da38a031567dd">VHSACCR</a>;       </div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a1b33578fd6aff98f4435bc3685b49939">  483</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a1b33578fd6aff98f4435bc3685b49939">VHBPCCR</a>;       </div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a205dca2d71dc6f893f9c4f22d28cba9d">  484</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a205dca2d71dc6f893f9c4f22d28cba9d">VLCCR</a>;         </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ae60126856ac70dc332b9859a415b2f06">  485</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#ae60126856ac70dc332b9859a415b2f06">VVSACCR</a>;       </div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#aa0baa0eb0c246bbabfd63047936e1c19">  486</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#aa0baa0eb0c246bbabfd63047936e1c19">VVBPCCR</a>;       </div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a1e1999e8c3a7bb04ff76c6b796a276de">  487</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a1e1999e8c3a7bb04ff76c6b796a276de">VVFPCCR</a>;       </div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a3ce471d524b62bb455983e94114996d0">  488</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a3ce471d524b62bb455983e94114996d0">VVACCR</a>;        </div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ac2f9e802040136e73422d91195ea8690">  489</a></span>&#160;  uint32_t      RESERVED7[11]; </div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a18c15f63e6eeeb8cae9403c81ed5419f">  490</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a18c15f63e6eeeb8cae9403c81ed5419f">TDCCR</a>;         </div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5091c517c0810731699b5c312a5e8475">  491</a></span>&#160;  uint32_t      RESERVED8[155]; </div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a2f09c62b1fbeff179ab435e0cd07a2ba">  492</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a2f09c62b1fbeff179ab435e0cd07a2ba">WCFGR</a>;          </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a4ca8d4e372398db0e5045993ffa56b05">  493</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a4ca8d4e372398db0e5045993ffa56b05">WCR</a>;            </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#abf251c3d39400d58da7eb5c8f8354160">  494</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#abf251c3d39400d58da7eb5c8f8354160">WIER</a>;           </div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5ae1f4ac0e821b4d9f945e1b9d7aeccc">  495</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a5ae1f4ac0e821b4d9f945e1b9d7aeccc">WISR</a>;           </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a72700b16163185c01a76b121f2a260d4">  496</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a72700b16163185c01a76b121f2a260d4">WIFCR</a>;          </div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">  497</a></span>&#160;  uint32_t      <a class="code" href="struct_d_s_i___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a>;      </div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#af13e333411bfc7c44433b91f22091e49">  498</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPCR[5];        </div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a7c173f2fa5c4ef64aafebcccaebf05fd">  499</a></span>&#160;  uint32_t      <a class="code" href="struct_d_s_i___type_def.html#a7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a>;     </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct_d_s_i___type_def.html#a5eb6c6db929319dddfbb044e546f4d93">  500</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_s_i___type_def.html#a5eb6c6db929319dddfbb044e546f4d93">WRPCR</a>;          </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;} <a class="code" href="struct_d_s_i___type_def.html">DSI_TypeDef</a>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACCR;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACFFR;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHTHR;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACHTLR;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMIIAR;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACMIIDR;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACFCR;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACVLANTR;             <span class="comment">/*    8 */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  uint32_t      RESERVED0[2];</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACRWUFFR;             <span class="comment">/*   11 */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACPMTCSR;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  uint32_t      RESERVED1[2];</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACSR;                 <span class="comment">/*   15 */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACIMR;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0HR;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA0LR;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1HR;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA1LR;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2HR;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA2LR;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3HR;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MACA3LR;               <span class="comment">/*   24 */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  uint32_t      RESERVED2[40];</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCCR;                 <span class="comment">/*   65 */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIR;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIR;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRIMR;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTIMR;               <span class="comment">/*   69 */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  uint32_t      RESERVED3[14];</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFSCCR;            <span class="comment">/*   84 */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFMSCCR;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  uint32_t      RESERVED4[5];</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTGFCR;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  uint32_t      RESERVED5[10];</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRFCECR;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRFAECR;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint32_t      RESERVED6[10];</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCRGUFCR;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  uint32_t      RESERVED7[334];</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSCR;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPSSIR;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSHR;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSLR;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSHUR;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSLUR;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSAR;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTTHR;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTTLR;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED8;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTPTSSR;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  uint32_t      RESERVED9[565];</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMABMR;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMATPDR;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARPDR;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARDLAR;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMATDLAR;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMASR;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAOMR;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAIER;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAMFBOCR;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMARSWTR;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  uint32_t      RESERVED10[8];</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHTDR;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHRDR;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHTBAR;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACHRBAR;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} <a class="code" href="struct_e_t_h___type_def.html">ETH_TypeDef</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;    </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;    </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;   </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;   </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;  </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;     </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;      </div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;     </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;  </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR;    </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR1;   </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;{</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];    </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;} <a class="code" href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a>; </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;{</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];    </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;} <a class="code" href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR;       </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;        </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM;      </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT;      </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  uint32_t      RESERVED;  </div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR;      </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;} <a class="code" href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCR[2];        </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDTR[2];        </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCMR;       </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDRTR;       </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDSR;        </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;} <a class="code" href="struct_f_m_c___bank5__6___type_def.html">FMC_Bank5_6_TypeDef</a>; </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;{</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;    </div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;   </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;  </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;    </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;      </div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;      </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;     </div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;     </div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP;       </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMC;          </div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  uint32_t      RESERVED[2];  </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPCR;        </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;{</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;       </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;       </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;        </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;        </div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE;      </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTR;       </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;   </div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;   </div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;  </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  uint32_t      RESERVED0[2];  </div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCR;          </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BPCR;          </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AWCR;          </div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TWCR;          </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR;           </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SRCR;          </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  uint32_t      RESERVED2[1];  </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BCCR;          </div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  uint32_t      RESERVED3[1];  </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;           </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;           </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;           </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIPCR;         </div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPSR;          </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDSR;         </div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;} <a class="code" href="struct_l_t_d_c___type_def.html">LTDC_TypeDef</a>;  </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{  </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WHPCR;         </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WVPCR;         </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CKCR;          </div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PFCR;          </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CACR;          </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCCR;          </div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFCR;          </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  uint32_t      RESERVED0[2];  </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFBAR;         </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFBLR;         </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFBLNR;        </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  uint32_t      RESERVED1[3];  </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLUTWR;         </div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;} <a class="code" href="struct_l_t_d_c___layer___type_def.html">LTDC_Layer_TypeDef</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;{</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;{</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR;       </div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;          </div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;           </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR;      </div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR;      </div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3RSTR;      </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  uint32_t      RESERVED0;     </div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;      </div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;      </div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR;       </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR;       </div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3ENR;       </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  uint32_t      RESERVED2;     </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;       </div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;       </div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  uint32_t      RESERVED3[2];  </div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR;     </div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2LPENR;     </div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3LPENR;     </div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  uint32_t      RESERVED4;     </div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LPENR;     </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR;     </div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  uint32_t      RESERVED5[2];  </div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;          </div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;           </div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  uint32_t      RESERVED6[2];  </div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCGR;         </div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLI2SCFGR;    </div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLSAICFGR;    </div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCKCFGR;       </div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;      </div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;      </div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;     </div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;    </div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;    </div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBR;  </div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;  </div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;  </div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;     </div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;     </div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;  </div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;    </div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;    </div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;   </div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;    </div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;   </div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  uint32_t RESERVED7;    </div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;   </div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;   </div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;   </div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;   </div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;   </div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;   </div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;   </div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;   </div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;   </div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;   </div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;  </div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;  </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;  </div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;  </div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;  </div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;  </div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R;  </div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R;  </div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R;  </div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R;  </div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;{</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR;      </div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;} <a class="code" href="struct_s_a_i___type_def.html">SAI_TypeDef</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;{</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;      </div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;      </div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FRCR;     </div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLOTR;    </div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;      </div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLRFR;    </div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;       </div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;} <a class="code" href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;{</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER;          </div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR;          </div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG;            </div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD;            </div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESPCMD;        </div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP1;          </div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP2;          </div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP3;          </div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  RESP4;          </div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER;         </div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN;           </div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL;          </div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  DCOUNT;         </div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  STA;            </div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;            </div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK;           </div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  uint32_t      RESERVED0[2];   </div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  FIFOCNT;        </div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  uint32_t      RESERVED1[13];  </div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO;           </div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;{</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;      </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;     </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;     </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;    </div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;      </div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;{</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;      </div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;      </div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLR;      </div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;      </div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;       </div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ABR;      </div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;       </div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMKR;    </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMAR;    </div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIR;      </div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTR;     </div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;} <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;{</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;        </div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;        </div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;         </div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;       </div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;       </div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;        </div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;         </div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;         </div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;        </div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;        </div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;        </div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;        </div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;        </div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;         </div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;        </div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;{</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;        </div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;        </div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;       </div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;{</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;{</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;  </div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;  </div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;  </div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;} <a class="code" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;{</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GOTGCTL;               </div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GOTGINT;              </div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GAHBCFG;              </div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GUSBCFG;              </div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GRSTCTL;              </div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GINTSTS;              </div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GINTMSK;              </div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GRXSTSR;              </div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GRXSTSP;              </div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GRXFSIZ;              </div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPTXF0_HNPTXFSIZ;   </div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HNPTXSTS;             </div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  uint32_t Reserved30[2];             </div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCCFG;                </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CID;                  </div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  uint32_t  Reserved5[3];             </div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GHWCFG3;              </div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  uint32_t  Reserved6;                </div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GLPMCFG;              </div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  uint32_t  Reserved;                 </div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GDFIFOCFG;            </div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  uint32_t  Reserved43[40];           </div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HPTXFSIZ;             </div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPTXF[0x0F];        </div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCFG;            </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTL;            </div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DSTS;            </div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  uint32_t Reserved0C;           </div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPMSK;         </div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOEPMSK;         </div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAINT;           </div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DAINTMSK;        </div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  uint32_t  Reserved20;          </div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  uint32_t Reserved9;            </div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DVBUSDIS;        </div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DVBUSPULSE;      </div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTHRCTL;         </div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPEMPMSK;      </div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEACHINT;        </div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEACHMSK;        </div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  uint32_t Reserved40;           </div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DINEP1MSK;       </div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  uint32_t  Reserved44[15];      </div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOUTEP1MSK;      </div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;{</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPCTL;           </div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  uint32_t Reserved04;             </div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPINT;           </div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  uint32_t Reserved0C;             </div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPTSIZ;          </div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIEPDMA;           </div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTXFSTS;           </div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  uint32_t Reserved18;             </div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;{</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOEPCTL;       </div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  uint32_t Reserved04;         </div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOEPINT;       </div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  uint32_t Reserved0C;         </div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOEPTSIZ;      </div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOEPDMA;       </div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  uint32_t Reserved18[2];      </div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;{</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCFG;             </div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFIR;             </div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFNUM;            </div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  uint32_t Reserved40C;           </div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HPTXSTS;          </div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HAINT;            </div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HAINTMSK;         </div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a>;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCCHAR;           </div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCSPLT;           </div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCINT;            </div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCINTMSK;         </div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCTSIZ;           </div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HCDMA;            </div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  uint32_t Reserved[2];           </div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;} <a class="code" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db"> 1134</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000U) </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9"> 1135</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BASE       ((uint32_t)0x10000000U) </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd"> 1136</a></span>&#160;<span class="preprocessor">#define SRAM1_BASE            ((uint32_t)0x20000000U) </span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1"> 1137</a></span>&#160;<span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x20028000U) </span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadb41012a2428a526d7ee5ff0f61d2344"> 1138</a></span>&#160;<span class="preprocessor">#define SRAM3_BASE            ((uint32_t)0x20030000U) </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0"> 1139</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000U) </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga52e57051bdf8909222b36e5408a48f32"> 1140</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BASE          ((uint32_t)0x40024000U) </span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7a599164cd92798542bc6288793d1ed5"> 1141</a></span>&#160;<span class="preprocessor">#define FMC_R_BASE            ((uint32_t)0xA0000000U) </span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3b6b7d9c67dec50557fd634505198e9d"> 1142</a></span>&#160;<span class="preprocessor">#define QSPI_R_BASE           ((uint32_t)0xA0001000U) </span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c"> 1143</a></span>&#160;<span class="preprocessor">#define SRAM1_BB_BASE         ((uint32_t)0x22000000U) </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac33cb6edadf184ab9860d77089503922"> 1144</a></span>&#160;<span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22500000U) </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaebfa4db60f9ac39c7c7f3fed98090410"> 1145</a></span>&#160;<span class="preprocessor">#define SRAM3_BB_BASE         ((uint32_t)0x22600000U) </span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a"> 1146</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000U) </span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250"> 1147</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BB_BASE       ((uint32_t)0x42480000U) </span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4"> 1148</a></span>&#160;<span class="preprocessor">#define FLASH_END             ((uint32_t)0x081FFFFFU) </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9fbe263946209e6f09faf93512bd2f9a"> 1149</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_END        ((uint32_t)0x1000FFFFU) </span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc"> 1152</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454"> 1153</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb"> 1157</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb"> 1158</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4"> 1159</a></span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000U)</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46"> 1160</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000U)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5"> 1163</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a"> 1164</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d"> 1165</a></span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800U)</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e"> 1166</a></span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00U)</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac"> 1167</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387"> 1168</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd"> 1169</a></span>&#160;<span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800U)</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590"> 1170</a></span>&#160;<span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00U)</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8"> 1171</a></span>&#160;<span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000U)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022"> 1172</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800U)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62"> 1173</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55"> 1174</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9"> 1175</a></span>&#160;<span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400U)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86"> 1176</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162"> 1177</a></span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga89b61d6e6b09e94f3fccb7bef34e0263"> 1178</a></span>&#160;<span class="preprocessor">#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000U)</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090"> 1179</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400U)</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251"> 1180</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800U)</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467"> 1181</a></span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00U)</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a"> 1182</a></span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000U)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3"> 1183</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400U)</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d"> 1184</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800U)</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b"> 1185</a></span>&#160;<span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00U)</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 1186</a></span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400U)</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1"> 1187</a></span>&#160;<span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800U)</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a"> 1188</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000U)</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38"> 1189</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400U)</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3150e4b10ec876c0b20f22de12a8fa40"> 1190</a></span>&#160;<span class="preprocessor">#define UART7_BASE            (APB1PERIPH_BASE + 0x7800U)</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac9c6cd59a248941d9d2462ab21a2346e"> 1191</a></span>&#160;<span class="preprocessor">#define UART8_BASE            (APB1PERIPH_BASE + 0x7C00U)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a"> 1194</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db"> 1195</a></span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d"> 1196</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb"> 1197</a></span>&#160;<span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91"> 1198</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000U)</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6"> 1199</a></span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100U)</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82"> 1200</a></span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200U)</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6"> 1201</a></span>&#160;<span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2300U)</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52"> 1202</a></span>&#160;<span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00U)</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 1203</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac5cfaedf263cee1e79554665f921c708"> 1204</a></span>&#160;<span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400U)</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d"> 1205</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061"> 1206</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08"> 1207</a></span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000U)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a"> 1208</a></span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400U)</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d"> 1209</a></span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800U)</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac1c58d33414e167d478ecd0e31331dfa"> 1210</a></span>&#160;<span class="preprocessor">#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000U)</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf69c602bd348dc0aa1b4e829e40ebb70"> 1211</a></span>&#160;<span class="preprocessor">#define SPI6_BASE             (APB2PERIPH_BASE + 0x5400U)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga24c1053b754946b512f9c31123e09d21"> 1212</a></span>&#160;<span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5800U)</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga31f72e5e5d7aea23bc8a5191bc32e900"> 1213</a></span>&#160;<span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x004U)</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacdb59b321830def8c7a57c154178bc48"> 1214</a></span>&#160;<span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x024U)</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac6e45c39fafa3e82cdedbf447b461704"> 1215</a></span>&#160;<span class="preprocessor">#define LTDC_BASE             (APB2PERIPH_BASE + 0x6800U)</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga81a2641d0a8e698f32b160b2d20d070b"> 1216</a></span>&#160;<span class="preprocessor">#define LTDC_Layer1_BASE      (LTDC_BASE + 0x84U)</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga696614b764a3820d9f9560a0eec1e111"> 1217</a></span>&#160;<span class="preprocessor">#define LTDC_Layer2_BASE      (LTDC_BASE + 0x104U)</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac094188b138a77bbac13d9361609b617"> 1218</a></span>&#160;<span class="preprocessor">#define DSI_BASE              (APB2PERIPH_BASE + 0x6C00U)</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa"> 1221</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000U)</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68"> 1222</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400U)</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f"> 1223</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800U)</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec"> 1224</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00U)</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d"> 1225</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000U)</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e"> 1226</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400U)</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe"> 1227</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800U)</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608"> 1228</a></span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00U)</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d"> 1229</a></span>&#160;<span class="preprocessor">#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000U)</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga73f5a4e42f41acc614ee82c8ebfe0b85"> 1230</a></span>&#160;<span class="preprocessor">#define GPIOJ_BASE            (AHB1PERIPH_BASE + 0x2400U)</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga46d3f8cd7c045b5e13cd7395b8e936e5"> 1231</a></span>&#160;<span class="preprocessor">#define GPIOK_BASE            (AHB1PERIPH_BASE + 0x2800U)</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e"> 1232</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000U)</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d"> 1233</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800U)</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b"> 1234</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00U)</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72"> 1235</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000U)</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95"> 1236</a></span>&#160;<span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010U)</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2"> 1237</a></span>&#160;<span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028U)</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d"> 1238</a></span>&#160;<span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040U)</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127"> 1239</a></span>&#160;<span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058U)</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b"> 1240</a></span>&#160;<span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070U)</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654"> 1241</a></span>&#160;<span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088U)</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125"> 1242</a></span>&#160;<span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0U)</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7"> 1243</a></span>&#160;<span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8U)</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64"> 1244</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400U)</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d"> 1245</a></span>&#160;<span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010U)</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1"> 1246</a></span>&#160;<span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028U)</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a"> 1247</a></span>&#160;<span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040U)</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17"> 1248</a></span>&#160;<span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058U)</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f"> 1249</a></span>&#160;<span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070U)</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af"> 1250</a></span>&#160;<span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088U)</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6"> 1251</a></span>&#160;<span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0U)</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d"> 1252</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8U)</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad965a7b1106ece575ed3da10c45c65cc"> 1253</a></span>&#160;<span class="preprocessor">#define ETH_BASE              (AHB1PERIPH_BASE + 0x8000U)</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3cf7005808feb61bff1fee01e50a711a"> 1254</a></span>&#160;<span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4946f2b3b03f7998343ac1778fbcf725"> 1255</a></span>&#160;<span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100U)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa0f60b922aeb7275c785cbaa8f94ecf0"> 1256</a></span>&#160;<span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700U)</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gace2114e1b37c1ba88d60f3e831b67e93"> 1257</a></span>&#160;<span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000U)</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacec66385fd1604e69584eb19a0aaa303"> 1258</a></span>&#160;<span class="preprocessor">#define DMA2D_BASE            (AHB1PERIPH_BASE + 0xB000U)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga55b794507e021135486de57129a2505c"> 1261</a></span>&#160;<span class="preprocessor">#define DCMI_BASE             (AHB2PERIPH_BASE + 0x50000U)</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c"> 1262</a></span>&#160;<span class="preprocessor">#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800U)</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1d581e6f64ed2e5d97c11c58285a21b6"> 1265</a></span>&#160;<span class="preprocessor">#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000U)</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad82d3a6bac014fa645fb67a63fae4bc0"> 1266</a></span>&#160;<span class="preprocessor">#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104U)</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf570671195a13f4bb2a1b8f2bd5305c9"> 1267</a></span>&#160;<span class="preprocessor">#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080U)</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gace117149a4fc0d07c38cc997fe4c4a73"> 1268</a></span>&#160;<span class="preprocessor">#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140U)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 1271</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t )0xE0042000U)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa405d2ebfd7e9394237b6639f16a5409"> 1274</a></span>&#160;<span class="preprocessor">#define USB_OTG_HS_PERIPH_BASE               ((uint32_t )0x40040000U)</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7"> 1275</a></span>&#160;<span class="preprocessor">#define USB_OTG_FS_PERIPH_BASE               ((uint32_t )0x50000000U)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga044aa4388e72d9d47a03f387fb8926fb"> 1277</a></span>&#160;<span class="preprocessor">#define USB_OTG_GLOBAL_BASE                  ((uint32_t )0x000U)</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4d74a337597a77b1fca978202b519a18"> 1278</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEVICE_BASE                  ((uint32_t )0x800U)</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad8f69041452615aeb3948600e3882246"> 1279</a></span>&#160;<span class="preprocessor">#define USB_OTG_IN_ENDPOINT_BASE             ((uint32_t )0x900U)</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0e972b8f028ecf44a652029efbd4642"> 1280</a></span>&#160;<span class="preprocessor">#define USB_OTG_OUT_ENDPOINT_BASE            ((uint32_t )0xB00U)</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6fdb7429ad88e2d69440d6ecc4f4199e"> 1281</a></span>&#160;<span class="preprocessor">#define USB_OTG_EP_REG_SIZE                  ((uint32_t )0x20U)</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3bb2dd6c82eefd8587b6146ba36ae071"> 1282</a></span>&#160;<span class="preprocessor">#define USB_OTG_HOST_BASE                    ((uint32_t )0x400U)</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga42f433cb79ca69f09972e690fda6737a"> 1283</a></span>&#160;<span class="preprocessor">#define USB_OTG_HOST_PORT_BASE               ((uint32_t )0x440U)</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga942c8c5241b80fbcf638fea0fa18bebd"> 1284</a></span>&#160;<span class="preprocessor">#define USB_OTG_HOST_CHANNEL_BASE            ((uint32_t )0x500U)</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga266cb1dbb50faf447f9c15d2ee93a522"> 1285</a></span>&#160;<span class="preprocessor">#define USB_OTG_HOST_CHANNEL_SIZE            ((uint32_t )0x20U)</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9766975aca084c257730879568bc7cf"> 1286</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_BASE                 ((uint32_t )0xE00U)</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gace340350802904868673f0e839c4fa04"> 1287</a></span>&#160;<span class="preprocessor">#define USB_OTG_FIFO_BASE                    ((uint32_t )0x1000U)</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8781c4b2406c740d9fe540737a6a0188"> 1288</a></span>&#160;<span class="preprocessor">#define USB_OTG_FIFO_SIZE                    ((uint32_t )0x1000U)</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 1297</a></span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9"> 1298</a></span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 1299</a></span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 1300</a></span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314"> 1301</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394"> 1302</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53"> 1303</a></span>&#160;<span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18"> 1304</a></span>&#160;<span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe"> 1305</a></span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 1306</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 1307</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 1308</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02"> 1309</a></span>&#160;<span class="preprocessor">#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 1310</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc"> 1311</a></span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf"> 1312</a></span>&#160;<span class="preprocessor">#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 1313</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225"> 1314</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800"> 1315</a></span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 1316</a></span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 1317</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 1318</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda"> 1319</a></span>&#160;<span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1320</a></span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5e4c86ed487dc91418b156e24808033"> 1321</a></span>&#160;<span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 1322</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 1323</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga20bc10f5b73e8b51724b2f23c5b2e785"> 1324</a></span>&#160;<span class="preprocessor">#define UART7               ((USART_TypeDef *) UART7_BASE)</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2fe70804956e53dcbdc82dbacbbbfabc"> 1325</a></span>&#160;<span class="preprocessor">#define UART8               ((USART_TypeDef *) UART8_BASE)</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 1326</a></span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e"> 1327</a></span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 1328</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84"> 1329</a></span>&#160;<span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea"> 1330</a></span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a"> 1331</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e"> 1332</a></span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74"> 1333</a></span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331"> 1334</a></span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 1335</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE) </span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2a2e6edef68cfe1946f39a5033da2301"> 1336</a></span>&#160;<span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8"> 1337</a></span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 1338</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e"> 1339</a></span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267"> 1340</a></span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad"> 1341</a></span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5e676c061e19ced149b7c6de6b8985e5"> 1342</a></span>&#160;<span class="preprocessor">#define SPI5                ((SPI_TypeDef *) SPI5_BASE)</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga0f05da7f4b924ab39c1f8afcea225074"> 1343</a></span>&#160;<span class="preprocessor">#define SPI6                ((SPI_TypeDef *) SPI6_BASE)</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa878b214698fcf74a3268d07562abbb2"> 1344</a></span>&#160;<span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa29e42155e075c03d156d759b4e69c5c"> 1345</a></span>&#160;<span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaaa4ab9bf6de588a9309acd4bf007c4e0"> 1346</a></span>&#160;<span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4459673012beca799917db0644a908c1"> 1347</a></span>&#160;<span class="preprocessor">#define LTDC                ((LTDC_TypeDef *)LTDC_BASE)</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6f3ddebb027d7bdf4e8636e67a42ad17"> 1348</a></span>&#160;<span class="preprocessor">#define LTDC_Layer1         ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gada57137d7b85a1223b5bf289e158e363"> 1349</a></span>&#160;<span class="preprocessor">#define LTDC_Layer2         ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac338f377d488cb119493e374e605c157"> 1350</a></span>&#160;<span class="preprocessor">#define DSI                 ((DSI_TypeDef *)DSI_BASE)</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 1352</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1353</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 1354</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 1355</a></span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 1356</a></span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d"> 1357</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414"> 1358</a></span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285"> 1359</a></span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade"> 1360</a></span>&#160;<span class="preprocessor">#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7d3020a351195b6600a5d64c01c461fa"> 1361</a></span>&#160;<span class="preprocessor">#define GPIOJ               ((GPIO_TypeDef *) GPIOJ_BASE)</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga273d78d198f0221223b3e9d7798f1649"> 1362</a></span>&#160;<span class="preprocessor">#define GPIOK               ((GPIO_TypeDef *) GPIOK_BASE)</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 1363</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 1364</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 1365</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 1366</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8"> 1367</a></span>&#160;<span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2"> 1368</a></span>&#160;<span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250"> 1369</a></span>&#160;<span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d"> 1370</a></span>&#160;<span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb"> 1371</a></span>&#160;<span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652"> 1372</a></span>&#160;<span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d"> 1373</a></span>&#160;<span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"> 1374</a></span>&#160;<span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 1375</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016"> 1376</a></span>&#160;<span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a"> 1377</a></span>&#160;<span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1"> 1378</a></span>&#160;<span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e"> 1379</a></span>&#160;<span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f"> 1380</a></span>&#160;<span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83"> 1381</a></span>&#160;<span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc"> 1382</a></span>&#160;<span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce"> 1383</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3a3f60de4318afbd0b3318e7a416aadc"> 1384</a></span>&#160;<span class="preprocessor">#define ETH                 ((ETH_TypeDef *) ETH_BASE)  </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga46ffe4de9c874b15e9adb93a448d0778"> 1385</a></span>&#160;<span class="preprocessor">#define DMA2D               ((DMA2D_TypeDef *)DMA2D_BASE)</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga049d9f61cb078d642e68f3c22bb6d90c"> 1386</a></span>&#160;<span class="preprocessor">#define DCMI                ((DCMI_TypeDef *) DCMI_BASE)</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f"> 1387</a></span>&#160;<span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadbd2f968da05cf7bb497d2ce38ae88b6"> 1388</a></span>&#160;<span class="preprocessor">#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga91eebdd476549799293eaa7a166a3cb3"> 1389</a></span>&#160;<span class="preprocessor">#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga208aba2ade94120efe3b94348e980890"> 1390</a></span>&#160;<span class="preprocessor">#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae3dcd4e05d7b9ffd6af1bd6c0d4f6960"> 1391</a></span>&#160;<span class="preprocessor">#define FMC_Bank5_6         ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7fb6e7a090282458855473a93385f66"> 1392</a></span>&#160;<span class="preprocessor">#define QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4"> 1394</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9ebb053ee138fb47cdfede0e3371123d"> 1396</a></span>&#160;<span class="preprocessor">#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga820f5f7cb0a7af72a2444a1903fd83bc"> 1397</a></span>&#160;<span class="preprocessor">#define USB_OTG_HS          ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 1421</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 1422</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56"> 1423</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 1424</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 1425</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"> 1426</a></span>&#160;<span class="preprocessor">#define  ADC_SR_OVR                          ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 1429</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 1430</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 1431</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 1432</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 1433</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 1434</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 1435</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 1436</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 1437</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 1438</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 1439</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 1440</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 1441</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 1442</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 1443</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000U)        </span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 1444</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 1445</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 1446</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 1447</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 1448</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5"> 1449</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000U)        </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417"> 1450</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10"> 1451</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba"> 1452</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000U)         </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 1455</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 1456</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 1457</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"> 1458</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb"> 1459</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 1460</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 1461</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 1462</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 1463</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 1464</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822"> 1465</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6"> 1466</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000U)        </span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b"> 1467</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832"> 1468</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 1469</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 1470</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 1471</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 1472</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 1473</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9"> 1474</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234"> 1475</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6"> 1476</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d"> 1477</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 1478</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 1481</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007U)        </span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 1482</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 1483</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 1484</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 1485</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038U)        </span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 1486</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 1487</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 1488</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 1489</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0U)        </span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 1490</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 1491</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 1492</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 1493</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00U)        </span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 1494</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 1495</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 1496</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 1497</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000U)        </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 1498</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 1499</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 1500</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 1501</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000U)        </span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 1502</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 1503</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 1504</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 1505</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000U)        </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 1506</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 1507</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 1508</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 1509</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000U)        </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 1510</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 1511</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 1512</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c"> 1513</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18                     ((uint32_t)0x07000000U)        </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b"> 1514</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_0                   ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090"> 1515</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_1                   ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059"> 1516</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_2                   ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 1519</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007U)        </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 1520</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 1521</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 1522</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 1523</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038U)        </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 1524</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 1525</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 1526</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 1527</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0U)        </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 1528</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 1529</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 1530</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 1531</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00U)        </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 1532</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 1533</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 1534</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 1535</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000U)        </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 1536</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 1537</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 1538</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 1539</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000U)        </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 1540</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 1541</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 1542</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 1543</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000U)        </span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 1544</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 1545</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 1546</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 1547</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000U)        </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 1548</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 1549</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 1550</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 1551</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000U)        </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 1552</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 1553</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 1554</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 1555</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000U)        </span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 1556</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 1557</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 1558</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 1561</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 1564</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 1567</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 1570</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 1573</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1576</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 1579</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 1580</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 1581</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 1582</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 1583</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 1584</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 1585</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 1586</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 1587</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 1588</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 1589</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 1590</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 1591</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 1592</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 1593</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 1594</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 1595</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 1596</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 1597</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 1598</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 1599</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 1600</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 1601</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 1602</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1603</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1604</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1605</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1606</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1607</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1610</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1611</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1612</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1613</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1614</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1615</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1616</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1617</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1618</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1619</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1620</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1621</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1622</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1623</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1624</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1625</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1626</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1627</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 1628</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 1629</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 1630</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 1631</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 1632</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 1633</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 1634</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000U)        </span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 1635</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 1636</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 1637</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 1638</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 1639</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 1640</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000U)        </span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 1641</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 1642</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 1643</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 1644</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 1645</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 1648</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 1649</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 1650</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 1651</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 1652</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 1653</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 1654</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 1655</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 1656</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 1657</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 1658</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 1659</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 1660</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 1661</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 1662</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 1663</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 1664</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 1665</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 1666</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 1667</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 1668</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 1669</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 1670</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 1671</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 1672</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000U)        </span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 1673</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 1674</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 1675</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 1676</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 1677</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 1678</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000U)        </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 1679</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 1680</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 1681</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 1682</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 1683</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1686</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1687</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1688</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1689</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1690</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1691</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1692</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0U)        </span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1693</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1694</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1695</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1696</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1697</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1698</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00U)        </span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1699</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1700</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1701</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1702</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1703</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1704</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000U)        </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1705</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1706</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1707</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1708</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1709</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1710</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000U)        </span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1711</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1712</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1715</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1718</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1721</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1724</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1727</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFFU)        </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 1728</a></span>&#160;<span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1731</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1732</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1733</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1734</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1735</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1736</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR1                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d8090a99ec65807ed831fea0d5524c"> 1737</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD2                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411d79254769bbb4eeb14964abad497a"> 1738</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC2                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24dbb77fadc6f928b8e38199a08abc7"> 1739</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC2                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca65d6d580299518fb7491e1cebac1d"> 1740</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT2                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e79005049b17d08c28aeca86677655"> 1741</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT2                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0e80da58202660466f6916c0bbb9da"> 1742</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR2                        ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8883de33c5a7b30c611db11340fec6d"> 1743</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD3                        ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a94c410343ba459146b2bb17833a795"> 1744</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC3                        ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974"> 1745</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC3                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94140d21b4c83d9f401cc459a7ec6060"> 1746</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT3                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13ca665cc575b64588475723f5289d4a"> 1747</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT3                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76495b35a2bc7fc5f1b51ab1ee92384"> 1748</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR3                        ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321ed2ccdf98d3a3307947056a8c401a"> 1751</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e2a30df5568b5663e9f016743b3a35"> 1752</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396513974cf26f2a4aa0f36e755e227c"> 1753</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 1756</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI                       ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 1757</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 1758</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 1759</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_2                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 1760</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_3                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 1761</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_4                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 1762</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY                       ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 1763</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_0                     ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 1764</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_1                     ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 1765</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_2                     ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 1766</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_3                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 1767</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DDS                         ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 1768</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA                         ((uint32_t)0x0000C000U)        </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 1769</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_0                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 1770</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_1                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1771</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000U)        </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1772</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1773</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 1774</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_VBATE                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1775</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 1778</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA1                      ((uint32_t)0x0000FFFFU)         </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 1779</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA2                      ((uint32_t)0xFFFF0000U)         </span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 1788</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 1789</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 1790</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 1791</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 1792</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_NART                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 1793</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 1794</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 1795</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 1796</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RESET                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74445921cdd9df3e44b6b9ba8f67491"> 1797</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_DBF                         ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 1799</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 1800</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 1801</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 1802</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 1803</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 1804</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_TXM                         ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 1805</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RXM                         ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 1806</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 1807</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RX                          ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 1810</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 1811</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 1812</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 1813</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 1814</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 1815</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 1816</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 1817</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 1818</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 1819</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 1820</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 1821</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 1822</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 1823</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 1824</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 1825</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000U)        </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 1827</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000U)        </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 1828</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 1829</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 1830</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 1832</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000U)        </span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 1833</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 1834</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 1835</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 1838</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint32_t)0x03U)               </span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 1839</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint32_t)0x08U)               </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 1840</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint32_t)0x10U)               </span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 1841</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint32_t)0x20U)               </span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 1844</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint32_t)0x03U)               </span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 1845</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint32_t)0x08U)               </span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 1846</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint32_t)0x10U)               </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 1847</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint32_t)0x20U)               </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 1850</a></span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 1851</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 1852</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 1853</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 1854</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 1855</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 1856</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 1862</a></span>&#160;<span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 1863</a></span>&#160;<span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 1864</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 1865</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 1866</a></span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 1867</a></span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 1868</a></span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 1872</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 1873</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 1874</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 1876</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070U)        </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 1877</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 1878</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 1879</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 1881</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 1882</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 1885</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FFU)        </span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 1886</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164ffd2240a76982894ce41143a12d82"> 1887</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_0                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4365204ebb29eb5595027a4ee9c5f0d"> 1888</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_1                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43dc43f11ee173cf07f77aa6e41f1275"> 1889</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_2                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a5cd639329fe3eef8cde846247a4be9"> 1890</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1_3                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 1891</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000U)        </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee307fe50e8d3cfdc9513da803808880"> 1892</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_0                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33265730e1d25198d9fb4347bdce8019"> 1893</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_1                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4720d91283fc1fc74c1f0baaa8a3da"> 1894</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2_2                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 1895</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000U)        </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae9e8258ef5c241733f6d58eb2a4e4"> 1896</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW_0                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8178f0abe0f854f4503ded1ad1adb531"> 1897</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW_1                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 1898</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 1899</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 1904</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 1905</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 1906</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 1907</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8U)        </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 1908</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000U)        </span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 1911</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 1912</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 1913</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 1916</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 1917</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 1918</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 1919</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 1922</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 1923</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 1924</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 1925</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 1928</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 1929</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 1930</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 1931</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8U)        </span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 1932</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000U)        </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 1935</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 1936</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 1937</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 1940</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 1941</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 1942</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 1943</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 1946</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 1947</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 1948</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 1949</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 1952</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 1953</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 1954</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 1955</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8U)        </span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 1956</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000U)        </span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 1959</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 1960</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 1961</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 1964</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 1965</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 1966</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 1967</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 1970</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 1971</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 1972</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 1973</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 1976</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 1977</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 1978</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8U)        </span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 1979</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000U)        </span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 1982</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 1983</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 1984</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 1987</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 1988</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 1989</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 1990</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 1993</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 1994</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 1995</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 1996</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 1999</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 2000</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 2001</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8U)        </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 2002</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000U)        </span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 2005</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 2006</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 2007</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 2010</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 2011</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 2012</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 2013</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 2016</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 2017</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 2018</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 2019</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 2023</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint32_t)0x01U)               </span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3753c67c075a4508104d112ef9047f21"> 2024</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_CAN2SB                      ((uint32_t)0x00003F00U)        </span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 2027</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint32_t)0x0FFFFFFFU)        </span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 2028</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 2029</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 2030</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 2031</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 2032</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 2033</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 2034</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 2035</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 2036</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 2037</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 2038</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 2039</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 2040</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 2041</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae348cc5bec6eecd8a188c3e90a9618d1"> 2042</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815c710d287cec5c46a901d01e4cac76"> 2043</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6500fcdf1baf5d5019364ad155e30bf0"> 2044</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698a1a5cf309ba539973ad61a08ed531"> 2045</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47585a76a3ddf465abad7176e993ca1"> 2046</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c9e6ce3b2e262912480c533cb94c30"> 2047</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af2f860f3d7c3bf3509daf366143baf"> 2048</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bfdcf62b11bffb9afbee7f6258f089b"> 2049</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e71ecc049fe1c882be5e03aaecdc01"> 2050</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70ac1d53ad6dbc162272b92aa704eff4"> 2051</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2befceefa1b4600adb96b1150a738dcf"> 2052</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8302ff02a952e32bd6cb5d8ce17ef94"> 2053</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea4af83b76361928669dc1de5681bd5"> 2054</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40ca208f170b85611874b2f832623aa8"> 2055</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 2058</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint32_t)0x0FFFFFFFU)        </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 2059</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 2060</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 2061</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 2062</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 2063</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 2064</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 2065</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 2066</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 2067</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 2068</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 2069</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 2070</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 2071</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 2072</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361a4228de4644d1d6a810f4d074eb5f"> 2073</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5ff2e59c16311405dc891f956c7ec96"> 2074</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0996ddbc1dcd487c052a0ae81ab852e"> 2075</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65482dccb8701bf35d1397aadc1e7dde"> 2076</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2657192999f8d7f7fdd5c5ef14d884f"> 2077</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd584a3a9b6d6ae964c0484decb86a93"> 2078</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a5e1f0f1a66d607984d02b96b7fa2a"> 2079</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1d6dbc3fc5025a9e7416cc4b40cb7d"> 2080</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586c662a1dd2458cd1644e597c8da86d"> 2081</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941b39874446041b446c3102646a49b8"> 2082</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702728de40ecf0afc5bc8f05ee243ece"> 2083</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd08e49dcb537e967ef7e8a7b30e9d0"> 2084</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac642623c62041b1be7ce3af929c4f924"> 2085</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e86579ebc64eda3a65fd8d40e15af57"> 2086</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 2089</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                        ((uint32_t)0x0FFFFFFFU)        </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 2090</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 2091</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 2092</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 2093</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 2094</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 2095</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 2096</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 2097</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 2098</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 2099</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 2100</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 2101</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 2102</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 2103</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc473bfe275c940734d2c1775d982d"> 2104</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72b1a17bc4a9c7ec3251af645e290d"> 2105</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac411834c4a2118354f7b160c292dd6"> 2106</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b3c3d378246929f1092416546aa45"> 2107</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2bf72b9f9c57ddcaf09449a208a4ef"> 2108</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a2371494a1ab03e90ff471b4e88d4eb"> 2109</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7359bb245f5bc6f9298bdae577c7f2d1"> 2110</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4390bdfd6fb22feb6b64de18b45304d8"> 2111</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga029cfaf7e13f5214dd3e056b0984b1d8"> 2112</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad969df81e8f4d8902ddf9ac76c7ff9d2"> 2113</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1adf29e37676017c67204623a45985"> 2114</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40553faf034d88e215c71d40c08f774e"> 2115</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d347ff7528138f59d223adf7c838440"> 2116</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ace5c7e4d87bebdc36d66de6cef7442"> 2117</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 2120</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                        ((uint32_t)0x0FFFFFFFU)        </span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 2121</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 2122</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 2123</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 2124</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 2125</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 2126</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 2127</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 2128</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 2129</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 2130</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 2131</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 2132</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 2133</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 2134</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2de45b22180cee8e9b3fef000869af3"> 2135</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8c965500f24cb92a72038e9db3a03"> 2136</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4054fdf1fced195e59509a2282fd023"> 2137</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0970d03bb791397495af0762f54d65"> 2138</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98ba61a8ef9d4e5cea606148281e432d"> 2139</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87064c634cec6fc2ee70fecbb04b92c2"> 2140</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0222f2ac5c4d4b9e6382d4dd8286bb2"> 2141</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22534866322499e9d05513f0d41754fe"> 2142</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9febd35acb8257833bf9dbbe18b063b"> 2143</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e95e773be98669c171971d3be8cc8b"> 2144</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63dd04052a79614027b3efe30ea1724a"> 2145</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga994fbfb885e73b4221b64f8bcb19631e"> 2146</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf64c2c798a0c3bbe2745bf603e034a89"> 2147</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf72e900b51c3c380a81832d0314643c2"> 2148</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 2152</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 2153</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 2154</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 2155</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 2156</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 2157</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 2158</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 2159</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 2160</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 2161</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 2162</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 2163</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 2164</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 2165</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 2166</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 2167</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 2168</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 2169</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 2170</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 2171</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 2172</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 2173</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 2174</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 2175</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 2176</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 2177</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 2178</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 2179</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 2180</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 2181</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 2182</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 2183</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 2186</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 2187</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 2188</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 2189</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 2190</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 2191</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 2192</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 2193</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 2194</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 2195</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 2196</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 2197</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 2198</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 2199</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 2200</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 2201</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 2202</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 2203</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 2204</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 2205</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 2206</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 2207</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 2208</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 2209</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 2210</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 2211</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 2212</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 2213</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 2214</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 2215</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 2216</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 2217</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 2220</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 2221</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 2222</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 2223</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 2224</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 2225</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 2226</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 2227</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 2228</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 2229</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 2230</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 2231</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 2232</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 2233</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 2234</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 2235</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 2236</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 2237</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 2238</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 2239</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 2240</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 2241</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 2242</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 2243</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 2244</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 2245</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 2246</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 2247</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 2248</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 2249</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 2250</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 2251</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 2254</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 2255</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 2256</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 2257</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 2258</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 2259</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 2260</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 2261</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 2262</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 2263</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 2264</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 2265</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 2266</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 2267</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 2268</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 2269</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 2270</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 2271</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 2272</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 2273</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 2274</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 2275</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 2276</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 2277</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 2278</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 2279</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 2280</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 2281</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 2282</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 2283</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 2284</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 2285</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 2288</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 2289</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 2290</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 2291</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 2292</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 2293</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 2294</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 2295</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 2296</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 2297</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 2298</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 2299</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 2300</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 2301</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 2302</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 2303</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 2304</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 2305</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 2306</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 2307</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 2308</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 2309</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 2310</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 2311</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 2312</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 2313</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 2314</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 2315</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 2316</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 2317</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 2318</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 2319</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 2322</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 2323</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 2324</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 2325</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 2326</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 2327</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 2328</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 2329</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 2330</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 2331</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 2332</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 2333</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 2334</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 2335</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 2336</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 2337</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 2338</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 2339</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 2340</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 2341</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 2342</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 2343</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 2344</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 2345</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 2346</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 2347</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 2348</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 2349</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 2350</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 2351</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 2352</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 2353</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 2356</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 2357</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 2358</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 2359</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 2360</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 2361</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 2362</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 2363</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 2364</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 2365</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 2366</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 2367</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 2368</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 2369</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 2370</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 2371</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 2372</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 2373</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 2374</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 2375</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 2376</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 2377</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 2378</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 2379</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 2380</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 2381</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 2382</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 2383</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 2384</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 2385</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 2386</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 2387</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 2390</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 2391</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 2392</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 2393</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 2394</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 2395</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 2396</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 2397</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 2398</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 2399</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 2400</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 2401</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 2402</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 2403</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 2404</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 2405</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 2406</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 2407</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 2408</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 2409</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 2410</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 2411</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 2412</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 2413</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 2414</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 2415</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 2416</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 2417</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 2418</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 2419</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 2420</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 2421</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 2424</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 2425</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 2426</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 2427</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 2428</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 2429</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 2430</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 2431</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 2432</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 2433</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 2434</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 2435</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 2436</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 2437</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 2438</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 2439</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 2440</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 2441</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 2442</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 2443</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 2444</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 2445</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 2446</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 2447</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 2448</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 2449</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 2450</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 2451</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 2452</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 2453</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 2454</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 2455</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 2458</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 2459</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 2460</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 2461</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 2462</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 2463</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 2464</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 2465</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 2466</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 2467</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 2468</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 2469</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 2470</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 2471</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 2472</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 2473</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 2474</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 2475</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 2476</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 2477</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 2478</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 2479</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 2480</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 2481</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 2482</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 2483</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 2484</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 2485</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 2486</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 2487</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 2488</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 2489</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 2492</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 2493</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 2494</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 2495</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 2496</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 2497</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 2498</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 2499</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 2500</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 2501</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 2502</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 2503</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 2504</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 2505</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 2506</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 2507</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 2508</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 2509</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 2510</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 2511</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 2512</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 2513</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 2514</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 2515</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 2516</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 2517</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 2518</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 2519</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 2520</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 2521</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 2522</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 2523</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 2526</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 2527</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 2528</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 2529</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 2530</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 2531</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 2532</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 2533</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 2534</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 2535</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 2536</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 2537</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 2538</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 2539</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 2540</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 2541</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 2542</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 2543</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 2544</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 2545</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 2546</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 2547</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 2548</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 2549</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 2550</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 2551</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 2552</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 2553</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 2554</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 2555</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 2556</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 2557</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 2560</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 2561</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 2562</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 2563</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 2564</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 2565</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 2566</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 2567</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 2568</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 2569</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 2570</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 2571</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 2572</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 2573</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 2574</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 2575</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 2576</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 2577</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 2578</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 2579</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 2580</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 2581</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 2582</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 2583</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 2584</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 2585</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 2586</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 2587</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 2588</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 2589</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 2590</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 2591</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 2594</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 2595</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 2596</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 2597</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 2598</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 2599</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 2600</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 2601</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 2602</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 2603</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 2604</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 2605</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 2606</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 2607</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 2608</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 2609</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 2610</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 2611</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 2612</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 2613</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 2614</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 2615</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 2616</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 2617</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 2618</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 2619</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 2620</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 2621</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 2622</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 2623</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 2624</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 2625</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 2628</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 2629</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 2630</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 2631</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 2632</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 2633</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 2634</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 2635</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 2636</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 2637</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 2638</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 2639</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 2640</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 2641</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 2642</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 2643</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 2644</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 2645</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 2646</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 2647</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 2648</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 2649</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 2650</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 2651</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 2652</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 2653</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 2654</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 2655</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 2656</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 2657</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 2658</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 2659</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 2662</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 2663</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 2664</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 2665</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 2666</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 2667</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 2668</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 2669</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 2670</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 2671</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 2672</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 2673</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 2674</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 2675</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 2676</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 2677</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 2678</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 2679</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 2680</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 2681</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 2682</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 2683</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 2684</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 2685</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 2686</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 2687</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 2688</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 2689</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 2690</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 2691</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 2692</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 2693</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 2696</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 2697</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 2698</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 2699</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 2700</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 2701</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 2702</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 2703</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 2704</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 2705</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 2706</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 2707</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 2708</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 2709</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 2710</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 2711</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 2712</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 2713</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 2714</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 2715</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 2716</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 2717</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 2718</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 2719</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 2720</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 2721</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 2722</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 2723</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 2724</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 2725</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 2726</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 2727</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 2730</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 2731</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 2732</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 2733</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 2734</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 2735</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 2736</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 2737</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 2738</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 2739</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 2740</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 2741</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 2742</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 2743</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 2744</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 2745</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 2746</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 2747</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 2748</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 2749</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 2750</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 2751</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 2752</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 2753</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 2754</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 2755</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 2756</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 2757</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 2758</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 2759</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 2760</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 2761</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 2764</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 2765</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 2766</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 2767</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 2768</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 2769</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 2770</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 2771</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 2772</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 2773</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 2774</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 2775</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 2776</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 2777</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 2778</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 2779</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 2780</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 2781</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 2782</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 2783</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 2784</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 2785</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 2786</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 2787</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 2788</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 2789</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 2790</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 2791</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 2792</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 2793</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 2794</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 2795</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 2798</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 2799</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 2800</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 2801</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 2802</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 2803</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 2804</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 2805</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 2806</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 2807</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 2808</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 2809</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 2810</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 2811</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 2812</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 2813</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 2814</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 2815</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 2816</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 2817</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 2818</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 2819</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 2820</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 2821</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 2822</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 2823</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 2824</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 2825</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 2826</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 2827</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 2828</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 2829</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 2832</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 2833</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 2834</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 2835</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 2836</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 2837</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 2838</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 2839</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 2840</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 2841</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 2842</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 2843</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 2844</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 2845</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 2846</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 2847</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 2848</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 2849</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 2850</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 2851</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 2852</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 2853</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 2854</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 2855</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 2856</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 2857</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 2858</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 2859</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 2860</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 2861</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 2862</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 2863</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 2866</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 2867</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 2868</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 2869</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 2870</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 2871</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 2872</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 2873</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 2874</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 2875</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 2876</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 2877</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 2878</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 2879</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 2880</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 2881</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 2882</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 2883</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 2884</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 2885</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 2886</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 2887</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 2888</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 2889</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 2890</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 2891</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 2892</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 2893</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 2894</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 2895</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 2896</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 2897</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 2900</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 2901</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 2902</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 2903</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 2904</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 2905</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 2906</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 2907</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 2908</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 2909</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 2910</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 2911</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 2912</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 2913</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 2914</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 2915</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 2916</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 2917</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 2918</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 2919</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 2920</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 2921</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 2922</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 2923</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 2924</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 2925</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 2926</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 2927</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 2928</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 2929</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 2930</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 2931</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 2934</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 2935</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 2936</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 2937</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 2938</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 2939</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 2940</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 2941</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 2942</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 2943</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 2944</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 2945</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 2946</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 2947</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 2948</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 2949</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 2950</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 2951</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 2952</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 2953</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 2954</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 2955</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 2956</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 2957</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 2958</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 2959</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 2960</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 2961</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 2962</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 2963</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 2964</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 2965</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 2968</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 2969</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 2970</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 2971</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 2972</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 2973</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 2974</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 2975</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 2976</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 2977</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 2978</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 2979</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 2980</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 2981</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 2982</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 2983</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 2984</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 2985</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 2986</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 2987</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 2988</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 2989</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 2990</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 2991</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 2992</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 2993</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 2994</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 2995</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 2996</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 2997</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 2998</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 2999</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 3002</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 3003</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 3004</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 3005</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 3006</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 3007</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 3008</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 3009</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 3010</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 3011</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 3012</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 3013</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 3014</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 3015</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 3016</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 3017</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 3018</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 3019</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 3020</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 3021</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 3022</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 3023</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 3024</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 3025</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 3026</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 3027</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 3028</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 3029</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 3030</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 3031</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 3032</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 3033</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 3036</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 3037</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 3038</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 3039</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 3040</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 3041</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 3042</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 3043</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 3044</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 3045</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 3046</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 3047</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 3048</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 3049</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 3050</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 3051</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 3052</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 3053</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 3054</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 3055</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 3056</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 3057</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 3058</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 3059</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 3060</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 3061</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 3062</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 3063</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 3064</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 3065</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 3066</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 3067</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 3070</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 3071</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 3072</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 3073</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 3074</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 3075</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 3076</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 3077</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 3078</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 3079</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 3080</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 3081</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 3082</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 3083</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 3084</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 3085</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 3086</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 3087</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 3088</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 3089</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 3090</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 3091</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 3092</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 3093</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 3094</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 3095</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 3096</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 3097</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 3098</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 3099</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 3100</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 3101</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 3109</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFFU) </span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 3113</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint32_t)0xFFU)        </span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 3117</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint32_t)0x01U)        </span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 3126</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 3127</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 3128</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 3130</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038U)        </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 3131</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 3132</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 3133</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 3135</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0U)        </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 3136</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 3137</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 3139</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 3140</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 3141</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 3142</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 3143</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 3145</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 3146</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 3147</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 3148</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 3149</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 3151</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000U)        </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 3152</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 3153</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 3154</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 3156</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000U)        </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 3157</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 3158</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 3160</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 3161</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 3162</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 3163</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 3164</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 3166</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 3167</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 3170</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint32_t)0x01U)               </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 3171</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint32_t)0x02U)               </span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 3174</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 3177</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint32_t)0xFFF0U)            </span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 3180</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint32_t)0xFFU)               </span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 3183</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 3186</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint32_t)0xFFF0U)            </span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 3189</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint32_t)0xFFU)               </span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 3192</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFFU)        </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 3193</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000U)        </span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 3196</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0U)        </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 3197</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000U)        </span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 3200</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 3201</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint32_t)0xFF00U)            </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 3204</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 3207</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 3210</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 3211</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">/*                                    DCMI                                    */</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CR register  ******************/</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8b54f16f7e17b3da807b6dae1d649e"> 3225</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bacab13c750dc0ecc9aaf935d1f435"> 3226</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CM                           ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb929e7d3b4ea62e80ba66c7bc5c216"> 3227</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CROP                         ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd10a1f9c5a588f468e550bb56051b03"> 3228</a></span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG                         ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46851e2b6011a84ecdfc5218a855ad78"> 3229</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ESS                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00769f93cbcc2693c8fd42f0e8aa31ad"> 3230</a></span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2042d3da2719b7c9c6708e0566e46c5"> 3231</a></span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL                        ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497c7c4bf6fcc842ffc45eedc876ffdb"> 3232</a></span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL                        ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13263970b396f75e00278ff7b78b313d"> 3233</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_0                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1658bed43e7d0c3579151498104d5747"> 3234</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_1                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9efa61252be662ff473d14156f09d32c"> 3235</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_0                        ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884b51a3e5bf0d615944f46b1751a97c"> 3236</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_1                        ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180fceb407bac12d999b94b3057c6dcd"> 3237</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OUTEN                        ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa2461ca2f0629c2ddd77fea94bbd06"> 3238</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d49328194824f8d002b790efce1cac7"> 3239</a></span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_0                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2780ec4ddfd88aa2b40f28854191cb67"> 3240</a></span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_1                        ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5652233b3f847329529fa5f22c743c"> 3241</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS                         ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88304e111e9337d1f10d797c9d8cb610"> 3242</a></span>&#160;<span class="preprocessor">#define DCMI_CR_LSM                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161c5b7b51b93a631f50ed354f775596"> 3243</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OELS                         ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">/********************  Bits definition for DCMI_SR register  ******************/</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10174e5a89c32d6413ecf77e6610a0"> 3246</a></span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9608c2fdd5feb3c8c022545f8d7e6adf"> 3247</a></span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC                        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aaedf052bc3b9ebd115f06aa43ab2"> 3248</a></span>&#160;<span class="preprocessor">#define DCMI_SR_FNE                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">/********************  Bits definition for DCMI_RISR register  ****************/</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99308f49b63dd49db671a2a26d0d07fa"> 3251</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_FRAME_RIS                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510c3f423fdddf8a41b6b69d55b6c66d"> 3252</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_OVF_RIS                    ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03ca1f0e5e1a7868c07c8237d7e33a3"> 3253</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_ERR_RIS                    ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08625c101d8419ca58cc7032f4a936ec"> 3254</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_VSYNC_RIS                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06b386a61d97e046a7f0546478b91b8"> 3255</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_LINE_RIS                   ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="comment">/********************  Bits definition for DCMI_IER register  *****************/</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d30c219bf7b5ebe0f8ee74cbdae61d"> 3258</a></span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE                    ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f313352a86f6b09726e63f89e161187"> 3259</a></span>&#160;<span class="preprocessor">#define DCMI_IER_OVF_IE                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9d64d6edc4e8ff9452db0065c12831"> 3260</a></span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f335c69d18e49ffb5314e85ac1f4fc"> 3261</a></span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE                    ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06c700c5e779551834862a2d14612e"> 3262</a></span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">/********************  Bits definition for DCMI_MIS register  *****************/</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941155c6f476426df918e806a0f32e4e"> 3265</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS                   ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf479b833da567f2ee940d570a54517"> 3266</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46deae49ce6acb93a2c9827b7de125ed"> 3267</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8559771f71aa7c77eec58339c628f26a"> 3268</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS                   ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340adf786e70c8b9ebc2deef9aa30ced"> 3269</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS                    ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b7d7359389df61668089920ed5b28e"> 3272</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_FRAME_MIS                  DCMI_MIS_FRAME_MIS</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacaced5931c5790bdf6fc9ede4591496"> 3273</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_OVF_MIS                    DCMI_MIS_OVR_MIS</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117dd3b10b1c7a03016fce867a6a8281"> 3274</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_ERR_MIS                    DCMI_MIS_ERR_MIS</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a02749de4576d3631cf35dbb4e4bf5c"> 3275</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_VSYNC_MIS                  DCMI_MIS_VSYNC_MIS</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77aad6389ea95913c34b2ba3a14cfdca"> 3276</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_LINE_MIS                   DCMI_MIS_LINE_MIS</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ICR register  *****************/</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce2decf4166be0a5376ea2810403030"> 3279</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC                   ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d9f8083bf587a6e6d6f5470fb29a88"> 3280</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da69cdd9d4f4c280279fa05fdf235bc"> 3281</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd101bdda4f13c30d7af5a85156a047"> 3282</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC                   ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64182a042ceb8275c54819458b1ca9c"> 3283</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC                    ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0318fb46a8594834640d08a9ae06f79e"> 3286</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVF_ISC                     DCMI_ICR_OVR_ISC</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ESCR register  ******************/</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822e9340b78048f18504488c6af07b17"> 3289</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC                        ((uint32_t)0x000000FFU)</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f673b3dfe4d73c36ec941780cc91ce5"> 3290</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC                        ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174d7f3b7ae442fa4fa8a95bc551d7fe"> 3291</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC                        ((uint32_t)0x00FF0000U)</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab398e0b4ccde3ef98da25a420ad0d47d"> 3292</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC                        ((uint32_t)0xFF000000U)</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ESUR register  ******************/</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07da26e3445ad620bf9f79853f521985"> 3295</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU                        ((uint32_t)0x000000FFU)</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef06107788d6ef1164cca2eec17ccd82"> 3296</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU                        ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e5d6c1fa10262d9deb97e557fd294c"> 3297</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU                        ((uint32_t)0x00FF0000U)</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71824df64b1b6626e66e5a83d4663a6e"> 3298</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU                        ((uint32_t)0xFF000000U)</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CWSTRT register  ******************/</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae099a5f83a683df21addd2efd2d9400a"> 3301</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT                  ((uint32_t)0x00003FFFU)</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f7a07e86f5331bd024197bf986f7fb"> 3302</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST                      ((uint32_t)0x1FFF0000U)</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CWSIZE register  ******************/</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c31745cc8efc121ae47c30cc42b384f"> 3305</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT                   ((uint32_t)0x00003FFFU)</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c87e423cc974fce1a8a50213e47af8"> 3306</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE                    ((uint32_t)0x3FFF0000U)</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">/********************  Bits definition for DCMI_DR register  ******************/</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0910a5a593672f96d201adc561a04b9"> 3309</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0                        ((uint32_t)0x000000FFU)</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01aefc5cd095660ac49a2b7b9180c82"> 3310</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1                        ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfbeeca97efa76992487f3c22d6aff"> 3311</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2                        ((uint32_t)0x00FF0000U)</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa63e80a5e9f30b03e3b01b0c597a5cf"> 3312</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3                        ((uint32_t)0xFF000000U)</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6"> 3320</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL                       ((uint32_t)0x0E000000U)</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90"> 3321</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae"> 3322</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae001e60d3fd84c18bb5e2f96b695af38"> 3323</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f"> 3324</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST                      ((uint32_t)0x01800000U)</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 3325</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_0                    ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 3326</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_1                    ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e"> 3327</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST                      ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 3328</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_0                    ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 3329</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_1                    ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d"> 3330</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CT                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497"> 3331</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM                         ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c"> 3332</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL                          ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 3333</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_0                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 3334</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_1                        ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70"> 3335</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773"> 3336</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE                       ((uint32_t)0x00006000U)</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 3337</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_0                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 3338</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_1                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0"> 3339</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE                       ((uint32_t)0x00001800U)</span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 3340</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_0                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 3341</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_1                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719"> 3342</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC                        ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b"> 3343</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC                        ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb"> 3344</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC                        ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4"> 3345</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR                         ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 3346</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_0                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 3347</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_1                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2"> 3348</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7"> 3349</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a7fe097608bc5031d42ba69effed20"> 3350</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602"> 3351</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaecc56f94a9af756d077cf7df1b6c41"> 3352</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e"> 3353</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_EN                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f597f58faf86d2b78ad931079f57305"> 3356</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK                         ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e0e1a1121885de705e618855ba83b0"> 3359</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT                            ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 3360</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_0                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 3361</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_1                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 3362</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_2                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 3363</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_3                          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 3364</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_4                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 3365</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_5                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 3366</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_6                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 3367</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_7                          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 3368</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_8                          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 3369</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_9                          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 3370</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_10                         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 3371</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_11                         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 3372</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_12                         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 3373</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_13                         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 3374</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_14                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 3375</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_15                         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span> </div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9ca2264bc381abe0f4183729ab1fb1"> 3378</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853"> 3379</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS                         ((uint32_t)0x00000038U)</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 3380</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_0                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 3381</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_1                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 3382</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_2                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9"> 3383</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f"> 3384</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH                        ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 3385</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 3386</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span> </div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8"> 3389</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3                       ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10c891ee2ec333b7f87eea5886d574f"> 3390</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3                       ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f"> 3391</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01fd1397b41221f5bdf6f107cb92e196"> 3392</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5367443a1378eef82aed62ca22763952"> 3393</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3                       ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8"> 3394</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2                       ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6"> 3395</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2                       ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d540802cadde42bdd6debae5d8ab89"> 3396</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2                       ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7edcd7404f0dcf19a724dfad22026a"> 3397</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99c42b194213872753460ef9b7745213"> 3398</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02aec39ded937b3ce816d3df4520d9b"> 3399</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1                       ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04304a9f8891e325247c0aaa4c9fac72"> 3400</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cd826db0b9ea5544d1a93beb90f8972"> 3401</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4903814bfc12dd6193416374fbddf8c"> 3402</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4fecde60c09e12f10113a156bb922"> 3403</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc3f7e52c0688bed4b71fa37666901d"> 3404</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181727d13abbc46283ff22ce359e3b9"> 3405</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba"> 3406</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72de97ebc9d063dceb38bada91c44878"> 3407</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79bcc3f8e773206a66aba95c6f889d6f"> 3408</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad20a0a5e103def436d4e329fc0888482"> 3411</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7                       ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf535d1a3209d2e2e0e616e2d7501525d"> 3412</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7                       ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960f094539b5afc7f9d5e45b7909afe6"> 3413</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39"> 3414</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea53385fca360f16c4474db1cf18bc1"> 3415</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7                       ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29468aa609150e241d9ae62c477cf45"> 3416</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6                       ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d39c14138e9ff216c203b288137144b"> 3417</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6                       ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c"> 3418</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6                       ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b58e7ba316d3fc296f4433b3e62c38"> 3419</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb297f94bde8d1aea580683d466ca8ca"> 3420</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f15eaf1dd30450d1d35ee517507321"> 3421</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5                       ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8617bf8160d1027879ffd354e04908d9"> 3422</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16fb0e5d87f704c89824f961bfb7637"> 3423</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2"> 3424</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d62494b31bb830433ddd683f4872519"> 3425</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcce25c245499f9e62cb757e1871d973"> 3426</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba8d24329c676d70560eda0b8c1e5b0"> 3427</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9005d4b958193fbd701c879eede467c1"> 3428</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf716f1bc12ea70f49802d84fb77646e8"> 3429</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab90057201b1da9774308ff3fb6cfa1"> 3430</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5210736d34dc24eb9507975921233137"> 3433</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3"> 3434</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a51c601387d1ae49333d5ace8ae86ee"> 3435</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361"> 3436</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3                    ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9432964145dc55af9186aea425e9963"> 3437</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3                     ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d6df2b5ab2b43da273a702fe139b59"> 3438</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2                     ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa"> 3439</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2                     ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d761752657a3d268da5434a04c6c6a"> 3440</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2                     ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8"> 3441</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2                    ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f58173c721a4cee3f3885b352fa2a3"> 3442</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2                     ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7494c54901b8f5bcb4894d20b8cfafed"> 3443</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f38b0c141a9afb3943276dacdcb969"> 3444</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d8adf52567aee2969492db65d448d4"> 3445</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5aea54a390886f7de82e87e6dfc936"> 3446</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1                    ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cea0049553ab806bbc956f52528c37"> 3447</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a0b2cc41c63504195714614e59dc8e"> 3448</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0                     ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f83ba08feb98240a553403d977b8d1"> 3449</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824a64683ce2039260c952d989bf420"> 3450</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9"> 3451</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0                    ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6b8892189f3779f7fecf529ed87c74"> 3452</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8056629f4948fb236b4339e213cc69"> 3455</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9"> 3456</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ab215e0b217547745beefb65dfefdf"> 3457</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70bf852fd8c24d79fcc104c950a589f"> 3458</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7                    ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a"> 3459</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7                     ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd88be16962491e41e586f5109014bc6"> 3460</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6                     ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a"> 3461</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6                     ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e01e2f6a5cd1c800321e4121f8e788"> 3462</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6                     ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f73fa93a4e01fbf279e920eca139807"> 3463</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6                    ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a0a7f42498f71dedae8140483b7ced"> 3464</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6                     ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55d19705147a6ee16effe9ec1012a72"> 3465</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cef7eeccd11737c1ebf5735284046cc"> 3466</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33394fe20a3567c8baaeb15ad9aab586"> 3467</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b404d9e1601cf3627cbf0163b50221"> 3468</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5                    ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4e90af967fa0a76c842384264e0e52"> 3469</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e529507a40f0dc4c16da7cc6d659db"> 3470</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4                     ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f0afa9a6526f7f4413766417a56be8"> 3471</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"> 3472</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d70d58a4423ac8973c30ddbc7404b44"> 3473</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4                    ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5ea118900178d4fa2d19656c1b48ff"> 3474</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">/*                         AHB Master DMA2D Controller (DMA2D)                */</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment">/********************  Bit definition for DMA2D_CR register  ******************/</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;</div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371"> 3485</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_START                     ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa2b2fd936575f41106f14e3e0292a"> 3486</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_SUSP                      ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12973bf311ed4aa10e3f97766d589ca"> 3487</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_ABORT                     ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga615079079a7f8c65843b98ea13c89890"> 3488</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TEIE                      ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf750d5a2ed4ca7f746777dbf6927149e"> 3489</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TCIE                      ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c26d2a790fef15f60efa32c442918f"> 3490</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TWIE                      ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd16a66047d3972bc09c799fa5d83294"> 3491</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CAEIE                     ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1799fced31c6fca2cde47755211f05dd"> 3492</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CTCIE                     ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f88086bf1cf446a499f39615eb595ce"> 3493</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CEIE                      ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad8f10cbb0de796eb4a96448806ecf56"> 3494</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE                      ((uint32_t)0x00030000U)               </span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_ISR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797e73d0317c5351ebfa81fcec9ee74a"> 3498</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TEIF                     ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebfdf3351d8b08d4e6cb20e53027f286"> 3499</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TCIF                     ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d"> 3500</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TWIF                     ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae12132e7245c4850274fcdd20bd1b1fd"> 3501</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CAEIF                    ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb26c8920a05593c5a4adf37859c8cc"> 3502</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CTCIF                    ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b811475a96958284c17f32467a19a4"> 3503</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CEIF                     ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_IFCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;</div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdbdb20e91f692ab5a88bd14390fef6"> 3507</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTEIF                   ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25202fe085a2364676d43a19f4ff5338"> 3508</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTCIF                   ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09a567e729b486217584e51d68c403c"> 3509</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTWIF                   ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33acd3c0b766643e754c6eca065dbe38"> 3510</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CAECIF                  ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7581cf290760437ef949a3eef56e843f"> 3511</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCTCIF                  ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5"> 3512</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCEIF                   ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700ffb7c66ff9b6e587f54b4d6f9d409"> 3515</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTEIF                   DMA2D_IFCR_CTEIF                     </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ff825263374c6a82a940cef3f22def"> 3516</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTCIF                   DMA2D_IFCR_CTCIF                     </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08d11dcc310801f1a21fa1621a911a69"> 3517</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTWIF                   DMA2D_IFCR_CTWIF                     </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9331ca07d508ec2330248ead234e759"> 3518</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCAEIF                  DMA2D_IFCR_CAECIF                    </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603151f7582af8487dbca059b8c2797c"> 3519</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCTCIF                  DMA2D_IFCR_CCTCIF                    </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c3669077ab408fc19f9a56d85dbeb"> 3520</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCEIF                   DMA2D_IFCR_CCEIF                     </span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGMAR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;</div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040254533141c16e79385b1d53f5e200"> 3524</a></span>&#160;<span class="preprocessor">#define DMA2D_FGMAR_MA                     ((uint32_t)0xFFFFFFFFU)               </span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGOR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;</div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3994214fb7867cdd705a98306261d4d"> 3528</a></span>&#160;<span class="preprocessor">#define DMA2D_FGOR_LO                      ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGMAR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;</div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae232ec07c8af265cf273378b9bd1441"> 3532</a></span>&#160;<span class="preprocessor">#define DMA2D_BGMAR_MA                     ((uint32_t)0xFFFFFFFFU)               </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGOR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;</div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0"> 3536</a></span>&#160;<span class="preprocessor">#define DMA2D_BGOR_LO                      ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGPFCCR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;</div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab96e4329f0cce1ff4939b86794ace4a5"> 3540</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM                   ((uint32_t)0x0000000FU)               </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df"> 3541</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CCM                  ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5"> 3542</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_START                ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499d209664516db6d8e51c156d297a64"> 3543</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CS                   ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662bae660d091cd661ae03b7b83b9fff"> 3544</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_AM                   ((uint32_t)0x00030000U)               </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31134d8c12473dc1a2993ae779c97764"> 3545</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_ALPHA                ((uint32_t)0xFF000000U)               </span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCOLR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a"> 3549</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_BLUE                  ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga883726ad2d4c810d52f1488fb88fbee8"> 3550</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_GREEN                 ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2"> 3551</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_RED                   ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGPFCCR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e"> 3555</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CM                   ((uint32_t)0x0000000FU)               </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af16ab77cfa65b68d87955f8174c374"> 3556</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CCM                  ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3"> 3557</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_START                ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6815a2ca2215068895c9a472d7ddda39"> 3558</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CS                   ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabed12e8c87f469181c517b5bf45dddf"> 3559</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_AM                   ((uint32_t)0x00030000U)               </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc612a1b1244f639b71a4d32951d0ed"> 3560</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_ALPHA                ((uint32_t)0xFF000000U)               </span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGCOLR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;</div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eed8c8ec566069a0d09afb988562b85"> 3564</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_BLUE                  ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f2e6030b2805bc1317cf9a176128dd"> 3565</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_GREEN                 ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b707327b395aa7ed5dcb17d5d63025"> 3566</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_RED                   ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCMAR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e06e669220bd1ec2684822441e98b3"> 3570</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCMAR_MA                    ((uint32_t)0xFFFFFFFFU)               </span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGCMAR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;</div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc532dedbdffb9510e22260244a0559"> 3574</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCMAR_MA                    ((uint32_t)0xFFFFFFFFU)               </span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OPFCCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a"> 3578</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM                    ((uint32_t)0x00000007U)               </span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OCOLR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164c96762ec6cbaac2bff45dd84b97cf"> 3584</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_1                 ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c"> 3585</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_1                ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3928724c5937ffda60f29f272dda4fc"> 3586</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_1                  ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaada795f8e861c5a220054e78c31c512"> 3587</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_1                ((uint32_t)0xFF000000U)               </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302e4754b96470c3c0e1c42f7a513001"> 3590</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_2                 ((uint32_t)0x0000001FU)               </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885ce0eaadc6ca878568ff43ee710958"> 3591</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_2                ((uint32_t)0x000007E0U)               </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af9cee2f3d6ab752e910249adb89816"> 3592</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_2                  ((uint32_t)0x0000F800U)               </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aa0634e409fb6d9fc68ecf9533c8d9c"> 3595</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_3                 ((uint32_t)0x0000001FU)               </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4c97dc43e39e09956c2f4d8e092d17"> 3596</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_3                ((uint32_t)0x000003E0U)               </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea63157a41a08d213f6cb8395373b385"> 3597</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_3                  ((uint32_t)0x00007C00U)               </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc0bf21946366343cedce1a2e9b07259"> 3598</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_3                ((uint32_t)0x00008000U)               </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2439915c875a33bf9119382276cb89"> 3601</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_4                 ((uint32_t)0x0000000FU)               </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801078def8b64717b6fa0688483e3b78"> 3602</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_4                ((uint32_t)0x000000F0U)               </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd8ba291eeaec6bdf282570dc94699f"> 3603</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_4                  ((uint32_t)0x00000F00U)               </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b00eb37c77d6852cfbb731b603a9d5"> 3604</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_4                ((uint32_t)0x0000F000U)               </span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OMAR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4898744c8de9d7d0d59d7ff41653a04f"> 3608</a></span>&#160;<span class="preprocessor">#define DMA2D_OMAR_MA                      ((uint32_t)0xFFFFFFFFU)               </span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OOR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4dae0dd24a62d5a70fce6d095761ab"> 3612</a></span>&#160;<span class="preprocessor">#define DMA2D_OOR_LO                       ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_NLR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;</div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7be9ed42e3543c13c9976a738470d2e"> 3616</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_NL                       ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade633c0e602bb412837333b687b1619a"> 3617</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_PL                       ((uint32_t)0x3FFF0000U)               </span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_LWR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;</div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebac2dac47e0480401202c86c3dacd4"> 3621</a></span>&#160;<span class="preprocessor">#define DMA2D_LWR_LW                       ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_AMTCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15"> 3625</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_EN                     ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5dccef2a3b408c458365114ca277ac"> 3626</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_DT                     ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCLUT register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;                                                                     </div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">/********************  Bit definition for DMA2D_BGCLUT register  **************/</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">/*                     Display Serial Interface (DSI)                         */</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VR register  *****************/</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd0c2da63b076f34da0d277b5d04c27"> 3640</a></span>&#160;<span class="preprocessor">#define DSI_VR                         ((uint32_t)0x3133302AU)               </span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac68ad8c3542ffce9e90f7c4d0200f08c"> 3643</a></span>&#160;<span class="preprocessor">#define DSI_CR_EN                      ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904c09dd3fa588cac3d9bcbcea999522"> 3646</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV               ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2384226229c1e94ff6ce99e03f3aab9d"> 3647</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d904802f4dcbea9e3054aa9f1ad6b"> 3648</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09c49d556ad1af14cc2686fc4bfe25d"> 3649</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV2              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930e95938c57a84cfa6e9043776dd68"> 3650</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV3              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a606ce69d7481f6a9ec557be75cbb3c"> 3651</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV4              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e27508688b7d48d5a5d8e8cbcb229c"> 3652</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV5              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d927d9984870d4bfdd3587bfe6c9272"> 3653</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV6              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49528d427e5391f3e00be9d0821706bf"> 3654</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV7              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae2804120ae165bdb72d7b6a483ef7"> 3656</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV                ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355084e5b70f95d1c40d6c18561846e6"> 3657</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV0               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8e8f3b94e11050bdbacfc4cef5ea73"> 3658</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV1               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17fca0c7666eb1d51096d254829cef55"> 3659</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV2               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dd7e739555c34ab16361e54e5b5d4c2"> 3660</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV3               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2fc7fc0889d695c0f6690d3faa1e7e3"> 3661</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV4               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fe84da70954b29dbe7f3325bf0e45f"> 3662</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV5               ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f5b213e79a97918b02f20868f89a150"> 3663</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV6               ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe41d1ad98d641ab3d66b5fab39d35f"> 3664</a></span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV7               ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LVCIDR register  *************/</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4e0b6dbd080d575d855bab7f018dd3"> 3667</a></span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID                ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8811fe79b9e19a226ac186239260eb98"> 3668</a></span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c0ee52091840c16fa8d410c402137e"> 3669</a></span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LCOLCR register  *************/</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35906b44e8da4ae25b2bbf80e440421e"> 3672</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC                ((uint32_t)0x0000000FU)               </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958502eb17c1221e801d42064f664db6"> 3673</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529100dd4e18b75ab061723562572502"> 3674</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC1               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9609e0f11c7bbf76690e8940e824db"> 3675</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC2               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7caedbff6ad38ed4e62d892ed0583d5f"> 3676</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC3               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bdbd63ebaf7995f7b0978b2c76d4fa"> 3678</a></span>&#160;<span class="preprocessor">#define DSI_LCOLCR_LPE                 ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LPCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3027390fb854b893c6bb6754a892781f"> 3681</a></span>&#160;<span class="preprocessor">#define DSI_LPCR_DEP                   ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127369d58058244ea3d016c3abd43836"> 3682</a></span>&#160;<span class="preprocessor">#define DSI_LPCR_VSP                   ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7707e575e587e64192cb6ca28607f8ae"> 3683</a></span>&#160;<span class="preprocessor">#define DSI_LPCR_HSP                   ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LPMCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e59e152395f927324ba9c6d5061802f"> 3686</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE              ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49ec569f64c999b7e4749df3ca06d9f9"> 3687</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE0             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf521b26ed3f6e6fa95a48ccdc6cd7251"> 3688</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE1             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdda021f88796fa2cda6cccd267951b3"> 3689</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE2             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b7ebb03b888e47213031eb3c2dcc61"> 3690</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE3             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab66c7fa6ab0560016f3d33c06fe0295f"> 3691</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE4             ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f275e3c3ba429afa1f86145a0448fae"> 3692</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE5             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f656f349425f3f8efab79b64795b138"> 3693</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE6             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab7098605cf7116546170d62a836c24"> 3694</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE7             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46fb472a92aaddddec2bc1b3648bf93c"> 3696</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE               ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4816a3a95687abe89b0709776345c748"> 3697</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE0              ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8848e88ebc78912ebedb399a129806a9"> 3698</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE1              ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac221cafbee22aac0b748b12176de418f"> 3699</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE2              ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e876a7422bdc2d4ff80fab5c1faac18"> 3700</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE3              ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ffa53a2872cb5268fb23bda9d8be41"> 3701</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE4              ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc3928e80cd9ec2e1817bc7f19e802a"> 3702</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE5              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9964a2f5f9ccb86b283f236d87660561"> 3703</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE6              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a2fe2b1221ba46975be87bcf7f12e0"> 3704</a></span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE7              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PCR register  ****************/</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fda7155667fc35420e26d7ab723c4a1"> 3707</a></span>&#160;<span class="preprocessor">#define DSI_PCR_ETTXE                  ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb7ba4a8879877d5bf8506dfe747cdfa"> 3708</a></span>&#160;<span class="preprocessor">#define DSI_PCR_ETRXE                  ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84237e059071fea54ad39e86ee273ac"> 3709</a></span>&#160;<span class="preprocessor">#define DSI_PCR_BTAE                   ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbf08fa558692ff2b95dc46d68e2bee"> 3710</a></span>&#160;<span class="preprocessor">#define DSI_PCR_ECCRXE                 ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ec2c9fcb4c6f81b7c4f3ae407d51fd"> 3711</a></span>&#160;<span class="preprocessor">#define DSI_PCR_CRCRXE                 ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_GVCIDR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093b945de32769423bc6a938dd9f98cd"> 3714</a></span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID                ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc045cbe39e3adc3e04a18226271b84d"> 3715</a></span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa586f1ca838fd85aad869771ac246356"> 3716</a></span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">/*******************  Bit definition for DSI_MCR register  ****************/</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4112f3c3602dd72b83484ce4bae612"> 3719</a></span>&#160;<span class="preprocessor">#define DSI_MCR_CMDM                   ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VMCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91314a77da21545b2f599a9a05df7b79"> 3722</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT                   ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988fa900f6c83e5c67d0c16aa56cbc55"> 3723</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b5e946d45aa251b4919eb35b96c5b9"> 3724</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;</div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5e0f67eb2a8aaaf54d5493969f6cae"> 3726</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVSAE                ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494200eb86450d27da438512391b66c8"> 3727</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVBPE                ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5855d38dabf3d7fb5201493088779cb"> 3728</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVFPE                ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37cc4e193fc0fa2e8b8284c8f116119"> 3729</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVAE                 ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3da6d0ac36b043661ae8bd095ee104f"> 3730</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPHBPE                ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36e33972ced290e18ef71c6c1c53be6a"> 3731</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPHFPE                ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedcc80d8adf4febf242270f170e4a033"> 3732</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_FBTAAE                ((uint32_t)0x00004000U)               </span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1242ea18fcfc34ec05152ff9e1db9d"> 3733</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_LPCE                  ((uint32_t)0x00008000U)               </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92bce25052824488fdc774d2db18143"> 3734</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_PGE                   ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a5a0902d6466d938a31dd8e2b8b50a5"> 3735</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_PGM                   ((uint32_t)0x00100000U)               </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6da0811a0de5e0a5cfc6c0d89cef74"> 3736</a></span>&#160;<span class="preprocessor">#define DSI_VMCR_PGO                   ((uint32_t)0x01000000U)               </span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VPCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8ca3dd00a8f64098364c230e74baef"> 3739</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE                ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b09f1408e88fc6d8f9a70ffe765ca4"> 3740</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027fc9706e897a796162f8fb1f2e3209"> 3741</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9896396dfb6cbcab22e5c39244890a30"> 3742</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44d5e1ad3989146957cfe292da422849"> 3743</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76381d2f1eebd245bfa9eba738768899"> 3744</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b317b6d8bb4eeb0310d59131df5ad2"> 3745</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef66161972c8865a641c745f25dd8b66"> 3746</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb38114744268626b50887d4fd2bfeb3"> 3747</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb4845e4b3eacb5d26569ea635e0e0"> 3748</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE8               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ff20655a6641bfcd1edf70ffbbd9d9"> 3749</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE9               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3353ce23b126af6992155228308aa3f"> 3750</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE10              ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d3724ab9001ae2a2df5f956bbac7a9"> 3751</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE11              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade937d1d5be89e84e682e2ef68ecb7e6"> 3752</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE12              ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa580e1f8cd43eed55d505db4713af3ad"> 3753</a></span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE13              ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VCCR register  ***************/</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ea7cbada50584ae33d78fe26956af4"> 3756</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC                  ((uint32_t)0x00001FFFU)               </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3ebf23d315dade519e94f3a8d1d6d7"> 3757</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC0                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dfb087abfc95db7b16839f1face1ee5"> 3758</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC1                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3d540496597e063230c31f9c987aaf"> 3759</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC2                 ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81db255633723743aa5906a1c8b28281"> 3760</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC3                 ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f73763619f72471128ad244893fdd6"> 3761</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC4                 ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f5d4f83c6ae2649858e335d96b7403a"> 3762</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC5                 ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae267e8297a5ccc45c040e53f03f00e6e"> 3763</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC6                 ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6929bd3e2357f66bedd1ba9414eeb48e"> 3764</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC7                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b8e78cd4141c2878036acd7eeab3af"> 3765</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC8                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338f10c592f1a60d762aaa0aaab9bd70"> 3766</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC9                 ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54eacd48467ce5564d6ca69547a7471f"> 3767</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC10                ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfdaff70dc0dcf4ec064c72226b9ddb1"> 3768</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC11                ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe371a34d8b524a23fcf4a72ffa8bdba"> 3769</a></span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC12                ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VNPCR register  **************/</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f391a79914c15bab8637ca0dcd4413"> 3772</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE               ((uint32_t)0x00001FFFU)               </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c7a0f51a472080bc38b1f1e3eb2c7d5"> 3773</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ea047b75aa8e9fde24f502368b566"> 3774</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64c8f8fa741e1ede96ecf56ae22b4738"> 3775</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE2              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0901d49f3bb8cd9343c79e4914b8ba"> 3776</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE3              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2136be540f070c405289ca96f68085a3"> 3777</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE4              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab3e4a2b2516dd916c6cf2a28bdcb39"> 3778</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE5              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31aca7364bf8789258b06cc555e77c8b"> 3779</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE6              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815125af13826f60ae602da49f50cf1a"> 3780</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE7              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7e5245e728536431e1a125ec73a00c"> 3781</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE8              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7009c4b3c444e8992de382561a0b8843"> 3782</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE9              ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5caef122399711953633c6afec188839"> 3783</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE10             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41dfbdaa62676bf8ff0af0a7e268a1"> 3784</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE11             ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad736d8e800169709859f9069087f89ce"> 3785</a></span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE12             ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHSACR register  *************/</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d35e3c06203c76ecfd0e2e57af763eb"> 3788</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA                 ((uint32_t)0x00000FFFU)               </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2246e5df63ee7a4d259bfaf577cb448"> 3789</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d5752e3135dbbf7f7a8eec6657c4c7d"> 3790</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98c2580d7929f1b60cd72b8e80f58d6"> 3791</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30c9fdd0489347aa48484ffdf7015a75"> 3792</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaade37263b9e159288e4c06f5e53d758"> 3793</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c05eac49176e97fbeb4ac2c699e72da"> 3794</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac8c2adc0e36a68b2e056dab07607c9"> 3795</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bd31d78b4cb3776a40ce35329eaf847"> 3796</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a85e24a6b21c594d4811f23cd21809"> 3797</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a7249cc5cc36aaa67e276a4d2e8cda"> 3798</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0debeafb1afba458f766fac634ee8a00"> 3799</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA10               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8951e69a776976e98214db141890a55"> 3800</a></span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA11               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHBPCR register  *************/</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f39014ac5b2389c4e130ff458ba92f"> 3803</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP                 ((uint32_t)0x00000FFFU)               </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163e6a8f28fdb2509e35bd6fd7028b37"> 3804</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ad7f58d38f3b98f0f3a3bd63128de0"> 3805</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4807157c484736e63497e9a00de5f7c"> 3806</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf322a24bbe0d8532f7070c19fad4f460"> 3807</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced9310ec30b49d8596d09fd06802aee"> 3808</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a71c6ebd6606bd76f4f362c34249380"> 3809</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff18d67992361c34457c3595ef020258"> 3810</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6840e85b7ad47562bbeeb7299a8468e"> 3811</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8737a6a5ad820d05bf790047dcf75574"> 3812</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e36ba38e4febdaaafc788bf8d9efe12"> 3813</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1b0a1f1fd00043de3f3564d0a51d33"> 3814</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP10               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe71fdf638f44ecaaf7e1d95d95dbdfd"> 3815</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP11               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VLCR register  ***************/</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a65e8b843a1028c4bbc0f590bf22edf"> 3818</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE                 ((uint32_t)0x00007FFFU)               </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedaa2d4414ded8bcaf49ecc721b889c2"> 3819</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4efc66a7f6cd0ab77e4f802fcd47f4"> 3820</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc369d057de312d4db569f0545996d4"> 3821</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05412457b8ee857794d71dfc3c96f2b"> 3822</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabfe03f3365df169fe08239c71d6771c"> 3823</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974b8916c0dacae5de7eb4da409a6b44"> 3824</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340f99cfa930a20bbef2295aa7d30dc2"> 3825</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf4024c0acfe5ac47f03a6b3702abf3e"> 3826</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga379e681d6f6dba27cf722b3640f71ec0"> 3827</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e334bd9805fbf26de9d952c06adeb29"> 3828</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d97389a7b58a0cbfd0f1e853a478d7"> 3829</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE10               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974cbabbd9e6557dcb263c5a8f6d8b2e"> 3830</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE11               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd68af3d6b788aa7566a62b66d93190"> 3831</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE12               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga634624fc2f06019e0e0417ab70e8d6d8"> 3832</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE13               ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbb85968c5d54c37ba3a2b364830681"> 3833</a></span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE14               ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVSACR register  *************/</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e9b75ff3f28aa495790ce14b7ab5cab"> 3836</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA                 ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25dcdbed4a585383acf0a8667de472aa"> 3837</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9387d69393929617b9a4d758d3b4b3ae"> 3838</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea4f8a76b22e9e0756361cf541523ff"> 3839</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1fdbd0526cac908c78bbcaf3e1d12eb"> 3840</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbf9ba8425bbd96b8f4c0ea6d1acece"> 3841</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fa18765a2ee3a306d734ee32b792"> 3842</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607c4079a12e29e458d5368b3013d0bc"> 3843</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5727621606edfc42fe109aa86774a"> 3844</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01dff4663f2676dac620593d32b3478"> 3845</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17717544f8fa4c3e7d27a71d8372ba08"> 3846</a></span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVBPCR register  *************/</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84bf007497dce93085c7bf854fa5b5f"> 3849</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP                 ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15667c3041ea0e532f4ebf986a8ed60c"> 3850</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6568072727adccaf2131d18564d03dc"> 3851</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec31ead93719f107f62c7bcc0535613"> 3852</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga763cfa353cc4568966577d5af89225a6"> 3853</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e3e1a632213a346b9d4396045ca43"> 3854</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8a69875349ec68981afbd49de9e71e2"> 3855</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0217149af1c38c0e066ec13746b9cb4b"> 3856</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga689ca83845428cf234f5980cd498cbdd"> 3857</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3494648c7c851dd80267549c5dc4fd52"> 3858</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2439dc67715080403e8cfbe8aee2728d"> 3859</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVFPCR register  *************/</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558ae87e17f0fed5cf94b6bfbcb6ac79"> 3862</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP                 ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f880eaeeb67161f14a7d253042d2f03"> 3863</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f6d1213a6dcfbd5c711921dbd5d676"> 3864</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fa732362d0c4f830b8f362e0a15ecc"> 3865</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c7e5e2fe036cb2a52ad8ff8334a01a"> 3866</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad769af7e57d9c1d8b8893148b8cb602c"> 3867</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f27bcbe394cb1dfefc945986d9e6f3a"> 3868</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d70c344b26f8a35118fc84c782bf74b"> 3869</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48faac065cbcf97b98a9847bf0a6f54b"> 3870</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ca5e2a30f14d230d01fa92c9b21d1"> 3871</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cbe523c6d9e5d37404c7b1c2585d7b"> 3872</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVACR register  **************/</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac252c18dde5626283a6ef7981242eddf"> 3875</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA                   ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22c4b3cf132d08075c20db9bff658f0"> 3876</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84087d858d1b9ba6093c1fb0157c0d5"> 3877</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf459b8cbc881a23b5763fbe2c2b04468"> 3878</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA2                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c3e9ea17005382d4f24a72ffea16de7"> 3879</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA3                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d33ebea127f094c362750143ad9dfe7"> 3880</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA4                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e74d907a50b6d2edc8f9ead9f3679a"> 3881</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA5                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bf2391524643343d5af2d0b7670a0d"> 3882</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA6                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga249c6f676598b9cbd662ecfd8a33a142"> 3883</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA7                  ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ac7d194530cd40736b103680a2c490"> 3884</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA8                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga605e95c39b7496b2908b293d08607b91"> 3885</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA9                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4599d94323b2c16f48b02fa946ecb8a2"> 3886</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA10                 ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e72863e5dec795614b243f9687662f1"> 3887</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA11                 ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f216d6679fa6218f704e09c8084eb61"> 3888</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA12                 ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f81034f5719f049f859e6f0c3a374d"> 3889</a></span>&#160;<span class="preprocessor">#define DSI_VVACR_VA13                 ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LCCR register  ***************/</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0e5cb8b22f1cc4fbd8471e3253434d"> 3892</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE               ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga576aa21fb4077abaa5d936fb3c22d7a0"> 3893</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa83f21047f374edf1da6a2ca4d15da6a"> 3894</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5a081f220e46886213b678c8ba30e5"> 3895</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE2              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fa927a4539665f134a418c6218f66f2"> 3896</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE3              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ec7b13031949efde6081cbd5fa73a2"> 3897</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE4              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943b7cfb105cff6e4616330016773f92"> 3898</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE5              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f9439e16d5bc42b083c6d22ae785"> 3899</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE6              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae287ee850b8e8606997468ecc751af8b"> 3900</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE7              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e18fe879d1013c2edda3b6b8422359a"> 3901</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE8              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d505593862ee30f9a26e45ab912c7c"> 3902</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE9              ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ac714d7111f6ce243fddb953e5e0c"> 3903</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE10             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e89822e904d0e2d65e9078c58ae2f2b"> 3904</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE11             ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc116c0a60ffc62568f86d1099c02c8"> 3905</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE12             ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93a32409326470b6ae63c4dbbe78c3a"> 3906</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE13             ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8180e85fff71b75a96251fa881cf7587"> 3907</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE14             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b1b8f5d8d596b609d9a076f11d4b4e"> 3908</a></span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE15             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/*******************  Bit definition for DSI_CMCR register  ***************/</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae165e8743a68833d00260b094eba86f9"> 3911</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_TEARE                 ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc32c8658625982e9d98508a35e66d0"> 3912</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_ARE                   ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042e16d076d9c62da41ee6d4906ca20d"> 3913</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW0TX                ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1f337a1e7ac088be31a9f2a61f4ad2"> 3914</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW1TX                ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584660cee46362755734bd0e9883284d"> 3915</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW2TX                ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa903db3e77077ef3de1bc8582a28ade5"> 3916</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR0TX                ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ae55af5054595b961da557b63c04f0"> 3917</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR1TX                ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9e8011027f5265cb62aaf9cf4d0cd3"> 3918</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR2TX                ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b26f5a7d0f486c7016e908731659da4"> 3919</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_GLWTX                 ((uint32_t)0x00004000U)               </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82286c89793e7d5744965e96823f44eb"> 3920</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DSW0TX                ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4477c9a908c076ab54faa81d50b9bf2a"> 3921</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DSW1TX                ((uint32_t)0x00020000U)               </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef15fba26b09dd5a2ec30c11aa37e85"> 3922</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DSR0TX                ((uint32_t)0x00040000U)               </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cfd6e793d5c91d8116482fabd780af"> 3923</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_DLWTX                 ((uint32_t)0x00080000U)               </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10d9dcd4fe554899f9193e981dc5023"> 3924</a></span>&#160;<span class="preprocessor">#define DSI_CMCR_MRDPS                 ((uint32_t)0x01000000U)               </span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_GHCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db13f418d67366687d6c026aaeca2b"> 3927</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT                    ((uint32_t)0x0000003FU)               </span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fa86b174d0e9924905a673802bd90f"> 3928</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT0                   ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fbef08952e1b7aabc3ff3071350c0f"> 3929</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT1                   ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84f4f7e5ce8980a5e92b6754099a0f0"> 3930</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT2                   ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67781659b516dc73744843bc7f49a84"> 3931</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT3                   ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c2c3c0a735071a3b601d0bdcec5f07"> 3932</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT4                   ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53898389a3ba8b0b60d9317110f3bd3"> 3933</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_DT5                   ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8f1464b3ff59f90d75ddc6cb14ac8f"> 3935</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID                  ((uint32_t)0x000000C0U)               </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b59684354d586db1578f9ebfb89ea6"> 3936</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID0                 ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d01524822a5b30d9cdc0ea9b6fe978"> 3937</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID1                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;</div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb59d071555a73ee2ca09e40ac5c6a57"> 3939</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB                 ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544d5f81f6f9d8a5b38e22b76c059100"> 3940</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB0                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6755e050d20d060eb2281c8d74eb2a96"> 3941</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB1                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c236ac3b47c8038a1d5a53c5c971302"> 3942</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB2                ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbff8e4195eaadd71009df1cbcedc0e0"> 3943</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB3                ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac076849824cc0173932a94db75567b08"> 3944</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB4                ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fd2736a87c9308306dc47308f475ddf"> 3945</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB5                ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2774287cfab8e834551369b954bbad1"> 3946</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB6                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf3d5e9e3b6045121d8bfea106bfad8"> 3947</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB7                ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;</div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4faa52232a8085d1117d2ad7f3bed0b0"> 3949</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB                 ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09eb9bfc06ba3f23e1c38a097bd1ac4d"> 3950</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB0                ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3ba770fe849bdb8b34f539263f9fb7a"> 3951</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB1                ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4f71ec85fc488970f51742a35622d0"> 3952</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB2                ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51c887636af7b81497f34dc13d920b3"> 3953</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB3                ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19df6b11489bd1b035862053caa51171"> 3954</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB4                ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a54b4993f44250ebe55c23b4e8a4fbe"> 3955</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB5                ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ae75f6f43ef33a6a8b5cfb901c16e1"> 3956</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB6                ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb13a6bebfa4ff0524f2b540a039622e"> 3957</a></span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB7                ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">/*******************  Bit definition for DSI_GPDR register  ***************/</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d4f882b12d1068391291be0ecb5cd1"> 3960</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1                 ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce8f5c49de87efe48164d9665045eec"> 3961</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaec1ecdc4b717ac1b0def743495d3fdf"> 3962</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e54b723788f1e4533a438f28e9c9fb1"> 3963</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6824becf09b5a6c2f6aa9f3f64e52293"> 3964</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82654f015d3ea86fe9afc8b634c89526"> 3965</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa91d044e5f96fedb44d3f95ff81fcab"> 3966</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4097e55e527b344b192d3ccb7afbb39c"> 3967</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1084dfaf75b9aaaefc357090c9a3d52"> 3968</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9ac27d2c07af2a6f4fd85ee7beb1e7"> 3970</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2                 ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b54b7f50d30739d62c2658c35e0a0"> 3971</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_0               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d06850e6c9e7c8511ed9de91eb860dc"> 3972</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_1               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7194a5120229f514f0440fae080715e2"> 3973</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_2               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd83301349e243d914ff9b45f2c0bdc"> 3974</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_3               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a363d6595ce9c5d6f669a3fc053f0d"> 3975</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_4               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79229a160bdd1fdb82b37cd7bb3bf87c"> 3976</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_5               ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb2c3d5be261cada8cfe31da3953a2"> 3977</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_6               ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf640eec2f994f6c3668bd4244fede7"> 3978</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_7               ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8881966c8bb44b1ec478000820ff82"> 3980</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3                 ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dbfa0758b665571a80df206400b6dc"> 3981</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_0               ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b73abca4184730f4417db1ac826c923"> 3982</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_1               ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1fe991850544f0440af6bfc9a285f88"> 3983</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_2               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902bd53d56432a511d7eb8f8f7b9eba0"> 3984</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_3               ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f96918327be3528640802a07ffdb370"> 3985</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_4               ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc690b6f487e4bf70193c21f4ca93c37"> 3986</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_5               ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de6f83fc875d22aa49a53c7cec56be1"> 3987</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_6               ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8c49eb4f3b2dfef7f81dcf6c10dc6c"> 3988</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_7               ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;</div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc3b1edfb0b7131b1f460c5258d6eb2"> 3990</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4                 ((uint32_t)0xFF000000U)               </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e124956c7782cfdd50e681a4cf341bc"> 3991</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_0               ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e35e29b7aa2dcbbd95a92c63cb7cced"> 3992</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_1               ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6414dd236454cd2b3b61bd00263ccc11"> 3993</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_2               ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb61e7a458484e9662b4d2de49313b7"> 3994</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_3               ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d763b574eaf0dd748c7fdea0412831"> 3995</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_4               ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590bac51cc0faba750ba503ce5b5d0d8"> 3996</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_5               ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a0dfd3bbdd788c4d86d6c4c1963952c"> 3997</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_6               ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf636cac1b36e8a2e09087d57012a03bf"> 3998</a></span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_7               ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/*******************  Bit definition for DSI_GPSR register  ***************/</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9921b82e80f4c9524d5145d58c76d41"> 4001</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_CMDFE                 ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17826ffd99b3be6acc8a3154828dbe85"> 4002</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_CMDFF                 ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5148df68ebe562b8583656d60d3b3906"> 4003</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PWRFE                 ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71660dc0ba37b59ea97f74c83871fa2"> 4004</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PWRFF                 ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57a8d5f638716c983a94eb05eefc0e5"> 4005</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PRDFE                 ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6972ca8edca438fb9535d0983b02a8de"> 4006</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_PRDFF                 ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088901669e97de93f6b2d18434c56bf7"> 4007</a></span>&#160;<span class="preprocessor">#define DSI_GPSR_RCB                   ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_TCCR0 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8639b6919cd9172ee7c44d2a0b30f5e4"> 4010</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT           ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0b0228b8324b5e73265f1bd4f9ddee"> 4011</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT0          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e26a26cee7833a93c60eb9927fd737e"> 4012</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT1          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b51ad4a0c67a110aa243c6f2d23d245"> 4013</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT2          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465b7e53c327944b3f4423dbe57eac9d"> 4014</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT3          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2855ab0cee8e7cf4e74f0a3396096d9f"> 4015</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT4          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ad8dee99ec610a7b9731b5a7b0294"> 4016</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT5          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37a5dd933c5ad0978b44bc3bff5865a"> 4017</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT6          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc0777ff7ac32abf6c2152336bd8c09"> 4018</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT7          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc03b383cd98ad643c0b5672cbc8289"> 4019</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT8          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb13b1c422b7bf70709b9129563f99"> 4020</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT9          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66e3439a346b15829a6f98e2dfa9f0c"> 4021</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT10         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b0fa018163fa395eb495cd88a63131"> 4022</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT11         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f446d54c6fbeb63c1179d7091ccece"> 4023</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT12         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d495605e48284b9b348b2ea4511e3ec"> 4024</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT13         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c05b507b1a7a8eedf352c488eead5bd"> 4025</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT14         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cda8935b1c59816506081fa3429c2"> 4026</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT15         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;</div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa76a3c3bfb2d3c0c4d63799760fae8e8"> 4028</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT           ((uint32_t)0xFFFF0000U)               </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefdf935c34647d8aa7a1fc6c472f5bab"> 4029</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT0          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga712a1a0b1a08a34413452062efe5ca0d"> 4030</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT1          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00788d2efd8a459215d85d0ebf0f4e4"> 4031</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT2          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59398940498eef51863cdca10403850e"> 4032</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT3          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc43bcf70a3e11d4cc302291b47d146"> 4033</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT4          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5495d3ca64c4de8aee8b6ee2c24733b5"> 4034</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT5          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf02857957c8a158c68ec906de6cf2a5"> 4035</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT6          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga624bff404ff078c326876145a30c5525"> 4036</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT7          ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84710fb7c843ab1e8e60e0334d343c8"> 4037</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT8          ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6521bbca132ab1036047e52471fed7d0"> 4038</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT9          ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafda2cf01874453ce47eee5c0687c64e1"> 4039</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT10         ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2764aa13e6a8b1fb2c1d37275c0d48ab"> 4040</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT11         ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a344b400bc9b4edb5ca0c0b9b792d4"> 4041</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT12         ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e215bea507757e7ff1ab79636dd707"> 4042</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT13         ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f69b593af76c1befb59eeb6b8e52f0d"> 4043</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT14         ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e646de11f21c31b9e5d16cc74b5be67"> 4044</a></span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT15         ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR1 register  **************/</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72233abe6488d1a694acf4f071f3117b"> 4047</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT           ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b5010dfde4b9af2c28ab3cd2233e9"> 4048</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT0          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd8333d383ee6fb2827f2462f435f1"> 4049</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT1          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf735a84056f7e3ae27615f8eff5b4b56"> 4050</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT2          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185d3a4e8bd36bebeabde4c77a687b96"> 4051</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT3          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29db25bb0515d06ad493f9dfc6b5af93"> 4052</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT4          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ac5f7fe829c6efb4b784490102354c"> 4053</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT5          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b47d04f950ed674af898e44b0360ca0"> 4054</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT6          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49fc98cc12b2fde85dc1ccf7dacc9f34"> 4055</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT7          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611d2f341c8fe0f1e3820ff86dd6c137"> 4056</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT8          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6970fe81d2f365dcdec3139e8d05930"> 4057</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT9          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12d9fcf288365bfd5a7c88783a407d38"> 4058</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT10         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70d3786cd8119247ce954ab88795af1"> 4059</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT11         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913df92789275da0ab4caa0f51228f1c"> 4060</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT12         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f854bf24f20a26ec018fb0984fef5c6"> 4061</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT13         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga999a084bf47e308319e7584ea86473b5"> 4062</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT14         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9af89d159162300c69bf44a54671f5"> 4063</a></span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT15         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR2 register  **************/</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39836b6a778d6df23c5b83f4dd3bf8b2"> 4066</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT           ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa34a2676f3e34e7cb974ede9b5a52fac"> 4067</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT0          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f71f2829f91a994d5eea7aabdf62db"> 4068</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT1          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4817860804b3d944a6d8e8caf7bc38"> 4069</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT2          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3ad6c90c7012d6f5b31371e64c4a5c"> 4070</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT3          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf745eb255ba62a393990cec60714a98a"> 4071</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT4          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dab1bda75188b9c1041b452ccf9802f"> 4072</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT5          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff40e04e35cfed496395b63cfce43ae0"> 4073</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT6          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cca7ba2388e31180332dcca9823fe44"> 4074</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT7          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3ca3e394e047616693884a0d8e7d32"> 4075</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT8          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ff879762d122394eac4a4beca9cd83"> 4076</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT9          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff12944867f06b11b03f959cba9b0274"> 4077</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT10         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f969db555394180823f400c1b2f9175"> 4078</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT11         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb52c168f54cb864bd96c4a5ba89ed34"> 4079</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT12         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06b4a9efcf7ac41d1642aa3c7e544d"> 4080</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT13         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adfbe694a8640db9bd195a460bf9900"> 4081</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT14         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9569abb809c8d11114a180b25ce102ec"> 4082</a></span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT15         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR3 register  **************/</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957dc910a232807b2a6fa439e488fd00"> 4085</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT           ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554e4843541d23fc8114f64550a043c"> 4086</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT0          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2345059b700a0e9586be28e5dc263734"> 4087</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT1          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a05d67c5a60f994306f9ce0a7205a70"> 4088</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT2          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1aeb9f29b4f3abbd5eaff19ead8b25"> 4089</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT3          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0da8691188c5aed2f459db8ace59a7"> 4090</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT4          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf884bb26573b85648e7874f12a3d2d4d"> 4091</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT5          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87d83859311edef46a17ce775059bf51"> 4092</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT6          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2486da937ce5991977bf1f9afb83458b"> 4093</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT7          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a9d75149c33849782ad045a3009d72"> 4094</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT8          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b25c6057524283f2aba522b3491391"> 4095</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT9          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8670938949454efe3cb0a2d26fd70c38"> 4096</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT10         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c096b4a5a8c85f19269a805add303c5"> 4097</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT11         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2898054784f53b9aadc65ee580a31bd2"> 4098</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT12         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc6bbe218420fcc6dde6a2bfe16ee16"> 4099</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT13         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18434b5c0d7ef4d917e2264057c442d"> 4100</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT14         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c0f33e33232d718044697033764ac14"> 4101</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT15         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;</div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64af365e4364b09faa9a0bd764e28d6"> 4103</a></span>&#160;<span class="preprocessor">#define DSI_TCCR3_PM                   ((uint32_t)0x01000000U)               </span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_TCCR4 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8092c6c13536b7e42657d0c3114ac067"> 4106</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT           ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382aa67f0bdd29be3d6595dfc92d2ff3"> 4107</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT0          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae30d54e74c2af0b406929c2b94daa49e"> 4108</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT1          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79977baf7bff301bb81cd0b2b1ee9289"> 4109</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT2          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7bf46b5cddb511836c1494b7d4cf644"> 4110</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT3          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bec606b2e4f5b285f289fde6bff1813"> 4111</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT4          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7b3cd18ff414fd091690d97aa57314"> 4112</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT5          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d59ab0e47a102445cb285e153702e1"> 4113</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT6          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf0f5f050d501ca490cf6bcc122be874"> 4114</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT7          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb080633cc51584e171e04fea8f37f71"> 4115</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT8          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae117f4934955417947672821c1cbe98c"> 4116</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT9          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce91afdfefd199220a33afbc72ea4c"> 4117</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT10         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629f4473071292e4bc33409d4af39923"> 4118</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT11         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8af04c736a70946467e55b063dd388"> 4119</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT12         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98867b7b1c47938259786ed177e5a639"> 4120</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT13         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c9d4c88db9e561f5c5bb7b9f1a2370"> 4121</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT14         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad11db13fa2677b171877f9c19a305896"> 4122</a></span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT15         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR5 register  **************/</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0948ac7368d76cd900149b3e5b1fac"> 4125</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT            ((uint32_t)0x0000FFFFU)               </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade13e18f17b1e8a3c59e0cce1834268d"> 4126</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT0           ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352ad23bfa967dd97162641950c539d1"> 4127</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT1           ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f08695860de3a32443458389bd41d0"> 4128</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT2           ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9191b758c7f969e937a48057187c379"> 4129</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT3           ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9a7168e69124f7151983371d1ec23e"> 4130</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT4           ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cf953a6277b4b8a2ad9260392bb77d8"> 4131</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT5           ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c099943ffd371f793ecec12465dff9"> 4132</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT6           ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f1b56e09c9420e92fa32a959adc834"> 4133</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT7           ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d93abb419ae88ee72254a704704055"> 4134</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT8           ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad929819462205357ee73e01e90bfd0c1"> 4135</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT9           ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae35db97d2829ca629dcafec703d768e"> 4136</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT10          ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bef3ab8000b2dba76a621ccfc5d991e"> 4137</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT11          ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c5f6a895985cdbf985096371fa7401"> 4138</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT12          ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3342040b98762679fcc065b8dfc7422"> 4139</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT13          ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d36b6b784b7a13dbff4c8db39befbaa"> 4140</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT14          ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1cde5f4402ce89c842a5d1bb420c19"> 4141</a></span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT15          ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TDCR register  ***************/</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a61447547edccdaa691befbecc4fcac"> 4144</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_3DM                   ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7067d2aff557ee163decca5385b0863c"> 4145</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_3DM0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga774d719679938288dbca80d17ac1622c"> 4146</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_3DM1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;</div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f71671ac6bb192e3c73f4c861d48ea1"> 4148</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_3DF                   ((uint32_t)0x0000000CU)               </span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a88849ab59069e001c3844d9cc563cf"> 4149</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_3DF0                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e7a12e478dd0b16694ee7af33e32dd"> 4150</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_3DF1                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;</div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21527a46435abef0fb06ff780495d615"> 4152</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_SVS                   ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9ad893a4a30e53d97f936a99809040"> 4153</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_RF                    ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb31e303023fedee024de711820f97f9"> 4154</a></span>&#160;<span class="preprocessor">#define DSI_TDCR_S3DC                  ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CLCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9072ddf9cb2ab01a5769a0f6bbe7664"> 4157</a></span>&#160;<span class="preprocessor">#define DSI_CLCR_DPCC                  ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26ff73875d53c3ac72854c71864e67c"> 4158</a></span>&#160;<span class="preprocessor">#define DSI_CLCR_ACR                   ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CLTCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6520fb2a22ac6303fec42f9d1221a58"> 4161</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME           ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf88e8678fa81cd56e966abb15e33fe3a"> 4162</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME0          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3816aeb961fd658f924833cfff0035"> 4163</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME1          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2de0a45adafeb1e35e98f57bb5ae8d"> 4164</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME2          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa496970998357197b12e80cca88ee7fb"> 4165</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME3          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10577f09443fbe925af1832e81bcccb"> 4166</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME4          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8269cf092b421f6bd6eebcd43cf3393"> 4167</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME5          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaee17358a1d692a184833771186fac8"> 4168</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME6          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0bab09ac396bc95652833da57bea1e"> 4169</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME7          ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1bbe1ad67a38d4ebde01f07ad932c8"> 4170</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME8          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56661908d7bdbc32238d0cd5da166401"> 4171</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME9          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;</div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5697a100087064492ec01461109bad1"> 4173</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME           ((uint32_t)0x03FF0000U)               </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf85c6ab58e226a5a82eb371a9bc848a4"> 4174</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME0          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab855e89b988d9a1d0b5e2529c19af2e"> 4175</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME1          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30e896e64f6a39c8d105c37820bcc81"> 4176</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME2          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab785d25fa2bf975ceb75c91ec6fb5167"> 4177</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME3          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06dea41d7036e7d4ab0d930f4fc3bbd"> 4178</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME4          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cce450c68f78f3d60f9c8b5a52ef955"> 4179</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME5          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74a0164ebab4c54fc0bb17a94b8d7c1"> 4180</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME6          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44656d3cd6706e240739f1dbe4ad1e82"> 4181</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME7          ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5239570143587e4098287640f69e0bc8"> 4182</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME8          ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1af5a4cda2f8289a8cb5cd0f889b38b"> 4183</a></span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME9          ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/*******************  Bit definition for DSI_DLTCR register  **************/</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea9b61a3bf1b54669a1e30d0fda5afd"> 4186</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME             ((uint32_t)0x00007FFFU)               </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb387a8604ef8b67b26514da68e31db"> 4187</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME0            ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5afe8feb4ef68ff27d6b608d2eb9b73"> 4188</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME1            ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5617437d83ca5446d14a4f5722a7a1f"> 4189</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME2            ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664af7e7a2ae304701d01b3cb164bc87"> 4190</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME3            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e24e8c35ee44e3d3372157ceac7dce"> 4191</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME4            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933c4fe30e55b7dc93d4a3f3aa2397c7"> 4192</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME5            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5feb9f534c7f07167ea930b1f9484a40"> 4193</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME6            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5cde4ab4cb85fd11e2012abc64698d"> 4194</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME7            ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30082b6032675af0da668d52949f9d01"> 4195</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME8            ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga333b9311e54b211ecdf56f0cc2ae7366"> 4196</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME9            ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7dbaaad89941ec9e122a2dd90d14438"> 4197</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME10           ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ae82f8ae256db5b9904642568588a2"> 4198</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME11           ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95a8adc21cae1de036f42ac7409a516"> 4199</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME12           ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f4a1de80c3cbabb69a190f9e3b9a0bb"> 4200</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME13           ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593a95079f3d5e1945bec1761f6d8d3d"> 4201</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME14           ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;</div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe8045a7e3c18caadf7c32610f57c62"> 4203</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME           ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e7db3efc2422376747becc89a40129"> 4204</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME0          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7447dc8d3318a03ff95a7f267c5adda0"> 4205</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME1          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ecdc11c0a11ab9903e962cb19625019"> 4206</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME2          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc35fd9725e1bf701c1e639a6a87d6e"> 4207</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME3          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa73113c126a8901d647f3d27c06b0b4e"> 4208</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME4          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f0adfde00f7231cffaa4572211c173"> 4209</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME5          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga524e1032678e0c36c51fab4590ac43c0"> 4210</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME6          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e571e9181242c67d7f8fc4249baca49"> 4211</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME7          ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;</div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d055a4f4685c51e3f2946f44f9c6ae"> 4213</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME           ((uint32_t)0xFF000000U)               </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c52d51e2994e8474f95c75693532511"> 4214</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME0          ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6318dc9851d0e2278da7bea12a623737"> 4215</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME1          ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3775dbf3801f1dd2b26a2dc18571ba82"> 4216</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME2          ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70bb15baac4690218528f6025ed3c19"> 4217</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME3          ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c1726cb0c5f1c083cd692f6bb05985a"> 4218</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME4          ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae84582e8d80f4709a38b283e5ce98a4d"> 4219</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME5          ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf2af53e509971e8284876c52705e8f"> 4220</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME6          ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf86552d320acd6f248be1774c5d2deed"> 4221</a></span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME7          ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PCTLR register  **************/</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ce6e77e682454528715f30c6739a8a"> 4224</a></span>&#160;<span class="preprocessor">#define DSI_PCTLR_DEN                  ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b6e369058fd1a2759aee05ea39e529"> 4225</a></span>&#160;<span class="preprocessor">#define DSI_PCTLR_CKE                  ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_PCONFR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe19e915492b9f9abf977e98f5909b"> 4228</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL                  ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff66e0d3c10f283f65596faab434c615"> 4229</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL0                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ecc9d1f8b27ba6c8587713dde06c0b"> 4230</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL1                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96419f06acea4cff4de51173e6972164"> 4232</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME             ((uint32_t)0x0000FF00U)               </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484b6a210941eb6e56f87da2029eb2e6"> 4233</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME0            ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d60ee912f543423dc31e5e96ad83a1a"> 4234</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME1            ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe17a396d99fd37e024738107ce0953a"> 4235</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME2            ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae069209dca93519b801fa971f5c761b9"> 4236</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME3            ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5096048d3e32e9bc699a61d65610458"> 4237</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME4            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf2c339148f9290aca006db003ea3f0"> 4238</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME5            ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3c4ac1c321db232913e7d6fdbe3d78"> 4239</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME6            ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20754cfd15ab2f7253bce640af6fc35a"> 4240</a></span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME7            ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PUCR register  ***************/</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c318bf495a57c38035b1b8cbbbf8a3"> 4243</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_URCL                  ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac78e91f54493ad9678982a970c4d23a5"> 4244</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_UECL                  ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb450bdcdb9b9c7e5ddd102965b57c7"> 4245</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_URDL                  ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7058d1e9cdfe8cc63917cc11661c1883"> 4246</a></span>&#160;<span class="preprocessor">#define DSI_PUCR_UEDL                  ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_PTTCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf05ec4ed8c520891979db5b60fb78c"> 4249</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG              ((uint32_t)0x0000000FU)               </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecb9d4f408266aa60075c58ce1a2d4b"> 4250</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG0             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa772b9dbf5b6f85291c6d11880935a"> 4251</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG1             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33403c33558e01dd231e81175590276f"> 4252</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG2             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3de61716052eb23aea2f760e27a5df"> 4253</a></span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG3             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PSR register  ****************/</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f118d2dd8be8bc13bfbc6faf22530e1"> 4256</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PD                     ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049c17fdfbfb626332649f1ff4772cf2"> 4257</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PSSC                   ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8186e958c617b039c1022c052e27adea"> 4258</a></span>&#160;<span class="preprocessor">#define DSI_PSR_UANC                   ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga179457f56eff305ff4790de4e426a9c0"> 4259</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PSS0                   ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4914b37b53afdd69a29250aff50b5fd5"> 4260</a></span>&#160;<span class="preprocessor">#define DSI_PSR_UAN0                   ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f78b848bd75cc9da361c75e2dce6d7f"> 4261</a></span>&#160;<span class="preprocessor">#define DSI_PSR_RUE0                   ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1e314338c7d2f4208fa8394333741d"> 4262</a></span>&#160;<span class="preprocessor">#define DSI_PSR_PSS1                   ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fc01aa8ecabc3c002d559feafea539"> 4263</a></span>&#160;<span class="preprocessor">#define DSI_PSR_UAN1                   ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_ISR0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga039c2b0623c159a9f0b9f1bf22ea45cd"> 4266</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE0                   ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e9aa86dfe99d523d040c97850b70008"> 4267</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE1                   ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8af91b32f02d1228cf9231a2b2d7c6"> 4268</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE2                   ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695a12776e1bb09014beba7c6d5a285a"> 4269</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE3                   ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b762ebb5bbe27a192112092d40a9df2"> 4270</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE4                   ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac95b624cd8ab1ca4dc436dd6890beb12"> 4271</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE5                   ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e5d04a77bf1891473e0c8d80bf24ee"> 4272</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE6                   ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b99c700ace56f93799840e87cba9bb6"> 4273</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE7                   ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2bd16a7ad2693781058020d73a7a558"> 4274</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE8                   ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd24f9c86cc27a37905b337c1ff07359"> 4275</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE9                   ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdfddc9e83b8ecbe1c5f6c00027217b"> 4276</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE10                  ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb3a86843f0274ac032db8a7deb05dd"> 4277</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE11                  ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28ce5da248776335981a0959395060c"> 4278</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE12                  ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5539aa6b9f40b39e2025096cb6d54073"> 4279</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE13                  ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a75cb8065e2aa86c6dd0a76ee6baa3f"> 4280</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE14                  ((uint32_t)0x00004000U)               </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182d0754c07272185496e567d7d8b22f"> 4281</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_AE15                  ((uint32_t)0x00008000U)               </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717365ce3767e0d073cd24c84bc6bd16"> 4282</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE0                   ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2061678662f4035a8077cc47a091a3"> 4283</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE1                   ((uint32_t)0x00020000U)               </span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d57e3866251cb5cfa391a8ef2319d25"> 4284</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE2                   ((uint32_t)0x00040000U)               </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa46c359e93843090c645c8d24a9930a"> 4285</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE3                   ((uint32_t)0x00080000U)               </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3b6a7200b0de24fa65512d6c48305c"> 4286</a></span>&#160;<span class="preprocessor">#define DSI_ISR0_PE4                   ((uint32_t)0x00100000U)               </span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_ISR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009c2e192b0e3d4baea85f14602b20be"> 4289</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_TOHSTX                ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fa95325efd7372bfce1b7b084b64cbe"> 4290</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_TOLPRX                ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282ed2f52258b93a768167fdbef86daf"> 4291</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_ECCSE                 ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34bbe1fcabdeb546ccef8530719cce51"> 4292</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_ECCME                 ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93fc832d991f92b9a4d54f56c5dff3a5"> 4293</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_CRCE                  ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf14828e8a84c7878bcd1b55746f4414"> 4294</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_PSE                   ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac2fcff75c8f0631f40d1d417885f67"> 4295</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_EOTPE                 ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad071e4acd1c9ebfddafbfb63a24b270c"> 4296</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_LPWRE                 ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7add9e397381add99f1e4e6a3290fc9d"> 4297</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GCWRE                 ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a35900a70a19fd8489597f20a7283d"> 4298</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPWRE                 ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba822a685812ad1cbc674f231365b381"> 4299</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPTXE                 ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81f81992839f00e1390e6e860b406db9"> 4300</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPRDE                 ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e707e6192e1855bf01d084e7c7788f0"> 4301</a></span>&#160;<span class="preprocessor">#define DSI_ISR1_GPRXE                 ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_IER0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902aca207c33de2be1b71ed1bd8c5b70"> 4304</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE0IE                 ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c907c6bfda60cb39b78a3e2ed0e6e0b"> 4305</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE1IE                 ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ef96395bf6182c988a7651cd05921"> 4306</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE2IE                 ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f54a7f345c45129e57843cf9c8abde9"> 4307</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE3IE                 ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185d2d9468be71c8c85fd7fbd7ce2c9f"> 4308</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE4IE                 ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b48859155920f98c1e221d2a0b9df2"> 4309</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE5IE                 ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c293dda35ce88bf23e9a070b675cc50"> 4310</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE6IE                 ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43262076b7b35f9ef0da10c940c7be09"> 4311</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE7IE                 ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652b583fe809cd28984d18a85f851b34"> 4312</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE8IE                 ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9535efc4ccc3bc765a406f671680b7"> 4313</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE9IE                 ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb0bea734f3e2312ac3c0bb733e562"> 4314</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE10IE                ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a4810685b0e12aef5e25c86b1b1a92"> 4315</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE11IE                ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb07b121c8348857900bac0d52ca7afc"> 4316</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE12IE                ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaafbdde21d3d0f2aaf0de2313705a5f"> 4317</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE13IE                ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e03d3773ad91217f21856837b2e3b9d"> 4318</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE14IE                ((uint32_t)0x00004000U)               </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16924e5534c586d2ec1ed7052b14f47"> 4319</a></span>&#160;<span class="preprocessor">#define DSI_IER0_AE15IE                ((uint32_t)0x00008000U)               </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f0df77336624fe534cc37c51089507"> 4320</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE0IE                 ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd8e8f1f11002be0d8ab38e7f9f5e92"> 4321</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE1IE                 ((uint32_t)0x00020000U)               </span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05aa16adbb02113268a093847ed842f"> 4322</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE2IE                 ((uint32_t)0x00040000U)               </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe469acd9eff118e9b0d0588c4e9d84"> 4323</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE3IE                 ((uint32_t)0x00080000U)               </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad113df892e2d586963085ac6d37d23c7"> 4324</a></span>&#160;<span class="preprocessor">#define DSI_IER0_PE4IE                 ((uint32_t)0x00100000U)               </span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_IER1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b38d22252c9a4c999e0a64196e611c2"> 4327</a></span>&#160;<span class="preprocessor">#define DSI_IER1_TOHSTXIE              ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c2e55d790a72083de329c86c254874"> 4328</a></span>&#160;<span class="preprocessor">#define DSI_IER1_TOLPRXIE              ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2c84cd8cc67f7370a015f83603206e"> 4329</a></span>&#160;<span class="preprocessor">#define DSI_IER1_ECCSEIE               ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dc9fea1a138c0c9de8de91ac73a43c0"> 4330</a></span>&#160;<span class="preprocessor">#define DSI_IER1_ECCMEIE               ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167d4dc0552e907e7f7dbe2706534c7a"> 4331</a></span>&#160;<span class="preprocessor">#define DSI_IER1_CRCEIE                ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0b1edecb0dc890182a1e0405bb08d6"> 4332</a></span>&#160;<span class="preprocessor">#define DSI_IER1_PSEIE                 ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ebd7565a18c4f263074090e3e8824a"> 4333</a></span>&#160;<span class="preprocessor">#define DSI_IER1_EOTPEIE               ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5806637c13c2b399960dfb64a36ebef"> 4334</a></span>&#160;<span class="preprocessor">#define DSI_IER1_LPWREIE               ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8171764932af6119b00a6a8e679a29ff"> 4335</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GCWREIE               ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23567b07272010f0b1fd150f3bad934"> 4336</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPWREIE               ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae184bf700a97659cbd3336457352ea8e"> 4337</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPTXEIE               ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8047b9a19ce117f7b231432e0da7f0"> 4338</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPRDEIE               ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8c4d408f41a88bb242018ea5b1e03f"> 4339</a></span>&#160;<span class="preprocessor">#define DSI_IER1_GPRXEIE               ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_FIR0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966efd5645411e85c24e9f99e65580af"> 4342</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE0                  ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d631cb62358ce75accc065cb9925c0"> 4343</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE1                  ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5025e884ac5343326045862846e226"> 4344</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE2                  ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bf454a80c591816dbc4b30ecbff43b"> 4345</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE3                  ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa744df999c45b2d8acd36e4dd857cacc"> 4346</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE4                  ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3253fbfac4f2cd3174260fd4b37612f2"> 4347</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE5                  ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac29bcc1d0cbb93198c4444b8e937b0b"> 4348</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE6                  ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a768e31af9238093464a7f4a1e9f4d"> 4349</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE7                  ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f94d7776ab12c9d807ba50bc394a16"> 4350</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE8                  ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5224a7448af6576200df44c77d7e814"> 4351</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE9                  ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceb753932ca6786399a2d461cf3b6722"> 4352</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE10                 ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa13dffe8d187e51b12ab43fa515d6"> 4353</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE11                 ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf13b6ebc888ba8bc88e4f99d4bbe245"> 4354</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE12                 ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d34809bb78b992ed6e6727f437b6ff"> 4355</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE13                 ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f48ff3b97ceec852eddeee300655baa"> 4356</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE14                 ((uint32_t)0x00004000U)               </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6af71644ac766640c3aff23fa3fdab30"> 4357</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE15                 ((uint32_t)0x00008000U)               </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbcedf50ee001c1193cd112a955bac9"> 4358</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE0                  ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67bcdd3a9b6ba03baae66814f736474"> 4359</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE1                  ((uint32_t)0x00020000U)               </span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac556248da013a5af5e43077f4cf676dd"> 4360</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE2                  ((uint32_t)0x00040000U)               </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5494a01837773da0f4c12021334d63"> 4361</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE3                  ((uint32_t)0x00080000U)               </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf13c9c547cad26f8c394ec168db3990"> 4362</a></span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE4                  ((uint32_t)0x00100000U)               </span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_FIR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69cc20e1336d31881f98b20b7d50c958"> 4365</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FTOHSTX               ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a35afc9ab3dc15a39452647643c2720"> 4366</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FTOLPRX               ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ede48129d86d7b3015e12ca81275de6"> 4367</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FECCSE                ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc5b206bd6b13f41274a837e0ee4e0d"> 4368</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FECCME                ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87beb7f82a2f16d037d074342a48286"> 4369</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FCRCE                 ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3182d2ef179420c1a53c285ddd7c9c5b"> 4370</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FPSE                  ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad990c6c8a5bcda7fa56e39723425f901"> 4371</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FEOTPE                ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0045a827a93c69de50bb6e782c7045"> 4372</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FLPWRE                ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0164329d308aa3b2c65c711a80daf1e"> 4373</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGCWRE                ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf07ba0f73612ba1a8392743c01bf6061"> 4374</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPWRE                ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98523dbe3e7460e6a5fac27e855278d"> 4375</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPTXE                ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7c5eb36b021f4ea8de6f64c0c5c95b"> 4376</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPRDE                ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e270550977bb3e04ede1c85392ff0"> 4377</a></span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPRXE                ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VSCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6e966ef131036dc5d67b4352d094530"> 4380</a></span>&#160;<span class="preprocessor">#define DSI_VSCR_EN                    ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320300f1000a330a1e407451c24c73c2"> 4381</a></span>&#160;<span class="preprocessor">#define DSI_VSCR_UR                    ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LCVCIDR register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5808dead2265dd53570eb92ddbc68fd"> 4384</a></span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID               ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48bf784e6e859fe1563515556279b79d"> 4385</a></span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e19a7f8e7af87704a686a7a93f067f"> 4386</a></span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LCCCR register  **************/</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1568589bd474656647c7048623a5a1e3"> 4389</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC                 ((uint32_t)0x0000000FU)               </span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c29618ef7e5b3b013b55b03ca487f19"> 4390</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a6c763a73781876d7b6774c3d1239"> 4391</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac89fde0e699f55c017a1441f50f19e3b"> 4392</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1957e972c8b923ad2d393ab1360e22"> 4393</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;</div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3986d92e046ce8fa3f2ff40a68e3ea"> 4395</a></span>&#160;<span class="preprocessor">#define DSI_LCCCR_LPE                  ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LPMCCR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20367d020a2c439d95971ef1e67b0790"> 4398</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE             ((uint32_t)0x000000FFU)               </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19c51953e811db1aa3a8117395467b73"> 4399</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE0            ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7ca85048af5fd64a78c28af3a0db06"> 4400</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE1            ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306f514fe4a70994f5e9feaa2fff0b02"> 4401</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE2            ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1842c6a34944f410d79a3147723d817"> 4402</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE3            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653a611d42ddbb14c3bcdcb6004c6b0e"> 4403</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE4            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499fb787bb5f05b6e979536004b8f316"> 4404</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE5            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5ddffba8eda90da42b465a11346abc"> 4405</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE6            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aec7eada9891cfe95e6693eec8cbe2a"> 4406</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE7            ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34017fed5f17fe67d49215f5c889a303"> 4408</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE              ((uint32_t)0x00FF0000U)               </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3be724f4e9df7157eef4c54d297debbd"> 4409</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE0             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0999cd7c3b0445c3e1b68b68d2f6795f"> 4410</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE1             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa60a5a9d52e4b7801cbf66282934eb"> 4411</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE2             ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3eb33b29b4a55f759c3a382163fd00"> 4412</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE3             ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad616ca10c45661c89611609c1c6bf999"> 4413</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE4             ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb99baea8771c72b6895ecd118bf2df5"> 4414</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE5             ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca7b2b716e5fea349943658d44124b1"> 4415</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE6             ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c33478a62a09a44f4932bf0f4366b64"> 4416</a></span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE7             ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VMCCR register  **************/</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5d5c1e05bbe3b6cbd1470b367321a19"> 4419</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT                  ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeacafa2d936e6a54e4e3c7497d3326c9"> 4420</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT0                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a4ebff6766af9cd505d6682ea64815"> 4421</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT1                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;</div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1410d129d61c64198a1031ffe59bce"> 4423</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVSAE               ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfab883080f6195458f963586a34f8b"> 4424</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVBPE               ((uint32_t)0x00000200U)               </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c500f8f281d97b6d7cdfaedf78b6d3"> 4425</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVFPE               ((uint32_t)0x00000400U)               </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb114bbe4da20c0cafc075bcf92fc228"> 4426</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVAE                ((uint32_t)0x00000800U)               </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3aea90e87531af13ac9292d908a132"> 4427</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPHBPE               ((uint32_t)0x00001000U)               </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb130069d48e6ce315dbf50e9534f9c2"> 4428</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPHFE                ((uint32_t)0x00002000U)               </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e95fcdf5855e5996d7b4c0c14f063c0"> 4429</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_FBTAAE               ((uint32_t)0x00004000U)               </span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e91c4d2a578158bcb39c20a7c716c6"> 4430</a></span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPCE                 ((uint32_t)0x00008000U)               </span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VPCCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39172db6d3a94c76f9092bdaf345e8f"> 4433</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE               ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a87d8f91546a00e2f398adfe05dc55"> 4434</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34b0e9e6bd8d468d2ecb2918f0b1830"> 4435</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5c2a3d532d312dfcf87acb7f3105e5"> 4436</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE2              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6e457ae28b1b9cfc2cc5dae18fb0ed"> 4437</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE3              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded782fd5330ba1fa9dca9af869e9355"> 4438</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE4              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32fdcac07f368747e4742aef21a2f3dc"> 4439</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE5              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga829e835bdbe073fb559b7c4a6c1471cf"> 4440</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE6              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bb45d846af32fae7371aa5fb348975"> 4441</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE7              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a74a68ac8b4d4c1f310693d29839ba"> 4442</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE8              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4a86dc6ab3e4fa2363ad43c3b2d937"> 4443</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE9              ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48ee8f1bc5d23e324e81ffb7ba6ae639"> 4444</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE10             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022eb5c1b0400e92f2670b5547e42647"> 4445</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE11             ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec60a53fcbeb3e1a65fdf8f5aa164fa"> 4446</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE12             ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16076815345f8dacb819fe91e13482f"> 4447</a></span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE13             ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VCCCR register  **************/</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga335bea1df693f2c7abfb2f2ca6773acc"> 4450</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC                 ((uint32_t)0x00001FFFU)               </span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ddc5812fd490074af661b00e1abd4a"> 4451</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC0                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950735fd25a95916cb0979e92e122c9c"> 4452</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC1                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cde279b61bd56b06c9a716851b96eb"> 4453</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC2                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf436a36ea15c9859256670b5c6c398c8"> 4454</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC3                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c805f2ee30b9fb55e80e2423e6f869c"> 4455</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC4                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7a8a2d1a59fbd9fb29c44f80467ab8"> 4456</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC5                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d4e294c0278836a19e0abe5a87f457"> 4457</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC6                ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9d04a2b9d1c1cbc5917ed475e0b8cd"> 4458</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC7                ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed7aef12ef99c15ebee9d83c38480b5f"> 4459</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC8                ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116a1f88230b8d8d3b60e8ab2e357473"> 4460</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC9                ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42460c4302e0a1aa7b09017183133f95"> 4461</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC10               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96dcb9068162f9ea5d528dfaf4923142"> 4462</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC11               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b3c0e041e71149662fd07e2a6052615"> 4463</a></span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC12               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VNPCCR register  *************/</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451033aa9a7012a5c4a5e8d351921234"> 4466</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE              ((uint32_t)0x00001FFFU)               </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga969b22b4ddca0ee06cd0d7475150732b"> 4467</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE0             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303f0383aca67652e9de37ee959165cb"> 4468</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE1             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga461ad5c9a80866c309787fe496d2d436"> 4469</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE2             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69027fc8f25cfb69b03053222c2f494b"> 4470</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE3             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94060758e1666364faac10b7fadb89d"> 4471</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE4             ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e52f016d38dbe113edec10d8f355ee6"> 4472</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE5             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71ca13237643feb65e1cc5511b9ce43"> 4473</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE6             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f83446f38ff26bdc73aee8dce2cda5"> 4474</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE7             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55aff674b181493a33d26f644284330"> 4475</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE8             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79cf71b14bd499feceb24eedfaec4c98"> 4476</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE9             ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2f1f40c276fe7bd6f0ebb92e9c9534"> 4477</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE10            ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf47fd408d3f82f9622f63301b002453"> 4478</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE11            ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae327cce248bc7686e79fd2c64c93af9d"> 4479</a></span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE12            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHSACCR register  ************/</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36fe9c0c89477218044d4c9deec515a6"> 4482</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA                ((uint32_t)0x00000FFFU)               </span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7598e43ad053a68a15ff77ce29b1e9c"> 4483</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2889eeec2b1878df605c40bff7e556"> 4484</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b318e22ba4d2b42a56412bb8f9708f0"> 4485</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139c9edf65381745ae207a144f1bb240"> 4486</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac656a1f6a2025ced5247054e69ab92cf"> 4487</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39ec812a2e856f43e90b80cd734bc7a"> 4488</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbab2ec329dd582a60b158ab31f619a1"> 4489</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2f73f153b8d89c3e0da22f3aad35bb"> 4490</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1451945d1ad4340dab571cf35da7796e"> 4491</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA8               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04bab7fb564fa0dcdb5347f60dfa4a83"> 4492</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA9               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f6a6ca8dcd30a6c40cd1a70bd285ac1"> 4493</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA10              ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bded37461572884fccc025506606270"> 4494</a></span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA11              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHBPCCR register  ************/</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4263000ffe0322d1fe383b820912b2b3"> 4497</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP                ((uint32_t)0x00000FFFU)               </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2dd6b8dd37d24355b041a7ea0f6c9ad"> 4498</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4204d155ed6f1a2c0603ba5acd4f7281"> 4499</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f84f5a8424aa199c8a34c3a617376b6"> 4500</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40da4b193f1ed4f0cd333ec9bb649c8"> 4501</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf40fb4ba225cad6a949c22fd4ba95d"> 4502</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6d46f578c063c7dfb0a81428bc3df6e"> 4503</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20a9514f67f5327a61dd377ff0bb61e"> 4504</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac606857b07fdc7d5ced8ab3de12724e4"> 4505</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6e31c888712fbf6e0a81dd0f072c7c2"> 4506</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP8               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9401be2a338c4f4e307fba87d54454b"> 4507</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP9               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab88e36e602d2f9779299684cb48956"> 4508</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP10              ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad17a7ff4f1fd433bc8766775449f5e64"> 4509</a></span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP11              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VLCCR register  **************/</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf2e28546b453c15342b189432f1fea4"> 4512</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE                ((uint32_t)0x00007FFFU)               </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadeec2320af14540e0acaf0ddfd96ba2"> 4513</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ec083113db34d86fdec02aa153adb2c"> 4514</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19467e4a6f3a3102b539353ac764999a"> 4515</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293c2c2b4681e6b41fe301c4167ac5ac"> 4516</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec1485375e6daf68ab3fc722a84b8f"> 4517</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645cb9c4b3fd7f3a21649a871ff217b5"> 4518</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032746cb800e16e8d1f8219afd4755fe"> 4519</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6d3f5e9e66cf23a95545b912e518c8"> 4520</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac7afbb5ca004c787adc3ee1fa16ba"> 4521</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE8               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47fe74106d307e9e6dfd24a90e52a8fa"> 4522</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE9               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695c470604e2897831132fe2be3629ac"> 4523</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE10              ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c026b64166ad406b2e3bf7113a577d"> 4524</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE11              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8fbc0c432a9d8c90f90fd52ad05fff"> 4525</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE12              ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd544618473e56c89f1495b866d102f8"> 4526</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE13              ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed1a2d5290f6379ce93f4074a76f5f2"> 4527</a></span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE14              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVSACCR register  ***************/</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47fcecb0c75b6c4acff444afffdcdd5"> 4530</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA                   ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d86edc1e0483e7f2ccfdd6a6789e750"> 4531</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d83398261d62d34b343d614af1b8c1"> 4532</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab495832c05c75e2b689d400bfbb07d8f"> 4533</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA2                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf409f8ae33a380e5620cbbf24ee10d"> 4534</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA3                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72a653a99464c9a2b562785442e15b7"> 4535</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA4                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1fc834f77be8319493e9234a8b916"> 4536</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA5                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2aabea48950a898f8abf4dd46bd2bc6"> 4537</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA6                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2adfd33018e46a975453baf252078c8c"> 4538</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA7                  ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4164c9e6a93f968a8c3d8beba2dc2494"> 4539</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA8                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b7dbcd93ba48855a61a044fe77060f"> 4540</a></span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA9                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVBPCCR register  ************/</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga160d308371788713a6a87b58f0bcb13e"> 4543</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP                ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2de09bf057e4a3fb65882248cc0bee"> 4544</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0a7ff2b4c7cd5153a30d70a29db86e"> 4545</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91651d5550969f395a53dc55750af48"> 4546</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc5e818b8049781f07bbd18cda3c7c9"> 4547</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3a71601b70c6bcb876cde57a0416ed"> 4548</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7dc781b9beaea5670f710fe8546914"> 4549</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9baee80cdb6973f737376b4c415cdbc2"> 4550</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e715cba5a1ad470a20aecaf71bf8eb"> 4551</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a652b473ff00e55eb6ae101400f0e6"> 4552</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP8               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f753bf17db99f019969ad687ee679f"> 4553</a></span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP9               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVFPCCR register  ************/</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc57ba9bc21e17cad6ff6b0c42ee7451"> 4556</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP                ((uint32_t)0x000003FFU)               </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8611558a7c90c9321d2978902ac3d513"> 4557</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f0f027dfbe093f721ede446a0d422a"> 4558</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b0c1606514044dab49185db68000ad"> 4559</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d2c6f1834b730f363e641e3e837903"> 4560</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4926bf6d750d778cb21bdcb437ee03e1"> 4561</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804da6d92f564edcf9db95e41955fc1c"> 4562</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a436d049e37653d01f1a9ad0202270"> 4563</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead74038489e70274378fc50d212c82e"> 4564</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3133f405de1e86be8a8fb3210f58b32"> 4565</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP8               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbd1f4f84a11245e611ce3dbf0b6b0b"> 4566</a></span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP9               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVACCR register  *************/</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7e66a5747f3a9302bf4ec5dd48f88"> 4569</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA                  ((uint32_t)0x00003FFFU)               </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cce8aec1fb29f7f4c9b199e2a144c4"> 4570</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA0                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e8289610387912054923c402f55675"> 4571</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA1                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2fe982001070a5f7519da66b84da6ce"> 4572</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA2                 ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850f3dfb57a8147aa39743ab9296cc13"> 4573</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA3                 ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0354a33392f7f621674d43fd7565bfc3"> 4574</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA4                 ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e8d073225ec875503fa8636885befe"> 4575</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA5                 ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d976713a0a3ecaa35d62b104a5e4c4c"> 4576</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA6                 ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ec383c7309506ae20d6cee486bfec0e"> 4577</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA7                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30b24464aef08a330816bbd2638d1892"> 4578</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA8                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacef550f4eaa003419585b7842447db"> 4579</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA9                 ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ad6e7d832afd1797cf3de6208c3216"> 4580</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA10                ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2e9df5068e00649262cde5463deb00"> 4581</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA11                ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa21e9046c63a582e42c225b35dbd16b0"> 4582</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA12                ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8515b757870c41d5b82fa09b5bb5ce5"> 4583</a></span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA13                ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;</div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TDCCR register  **************/</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee844d1a2e13bbfd13e74c6591174d9b"> 4586</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DM                  ((uint32_t)0x00000003U)               </span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82731bf3c6713fa3e57f7e59d87a2cd1"> 4587</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DM0                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1dc2e856cee76b8a87e540e59350a48"> 4588</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DM1                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;</div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa2bef544e29f129ba82ab072175dcf"> 4590</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DF                  ((uint32_t)0x0000000CU)               </span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c89f48fd129fa790d2ce669467c14e6"> 4591</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DF0                 ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a6066e3e6d34eb44e990d3321beb57f"> 4592</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DF1                 ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07ee821fc75f1e6e481afe3c4914112"> 4594</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_SVS                  ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b23357dd41a72a35dda01729e35313"> 4595</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_RF                   ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88559d0471190e774dd451f4bdbf292f"> 4596</a></span>&#160;<span class="preprocessor">#define DSI_TDCCR_S3DC                 ((uint32_t)0x00010000U)               </span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WCFGR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab6a6ad815e53905bb24dc386b10343"> 4599</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_DSIM                   ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8ed2b390bb960cc61cebc7c1f21efe"> 4600</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX                 ((uint32_t)0x0000000EU)              </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577f889620fe3781b4b1346a519e49c5"> 4601</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX0                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7048deec380a73bf6bb7563137571e"> 4602</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX1                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c290966ce44e304cd5d3d30183ebc3a"> 4603</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX2                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;</div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324bec90e6d5b151d9db4b5c302e55b"> 4605</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_TESRC                  ((uint32_t)0x00000010U)              </span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a072a54fe0f7d5902f461a169a79364"> 4606</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_TEPOL                  ((uint32_t)0x00000020U)              </span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0b204cc00e063cb458a4f120b4e438"> 4607</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_AR                     ((uint32_t)0x00000040U)              </span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eebbf467dc79404f30599e96583df10"> 4608</a></span>&#160;<span class="preprocessor">#define DSI_WCFGR_VSPOL                  ((uint32_t)0x00000080U)              </span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cc621eeeab53cc21cd534c173badc4d"> 4611</a></span>&#160;<span class="preprocessor">#define DSI_WCR_COLM                     ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47b414720c442a5a655ede13e470102e"> 4612</a></span>&#160;<span class="preprocessor">#define DSI_WCR_SHTDN                    ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51879d59c9b70933cfd38d61cbe3d32"> 4613</a></span>&#160;<span class="preprocessor">#define DSI_WCR_LTDCEN                   ((uint32_t)0x00000004U)              </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8370f2494d02034c4f9804b016669f"> 4614</a></span>&#160;<span class="preprocessor">#define DSI_WCR_DSIEN                    ((uint32_t)0x00000008U)              </span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WIER register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d2fbb9bc66d77fd4dcd076af930bca"> 4617</a></span>&#160;<span class="preprocessor">#define DSI_WIER_TEIE                    ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bd1029efb5cb1b53d469b6be1fdd8b"> 4618</a></span>&#160;<span class="preprocessor">#define DSI_WIER_ERIE                    ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86bb26906038de03d92219488070cd8d"> 4619</a></span>&#160;<span class="preprocessor">#define DSI_WIER_PLLLIE                  ((uint32_t)0x00000200U)              </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf849992d702307b3c87aec3179743165"> 4620</a></span>&#160;<span class="preprocessor">#define DSI_WIER_PLLUIE                  ((uint32_t)0x00000400U)              </span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ebae6bbef11ce454276f8bce935267"> 4621</a></span>&#160;<span class="preprocessor">#define DSI_WIER_RRIE                    ((uint32_t)0x00002000U)              </span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WISR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ff0222d59bd3994a1b927c4a517305"> 4624</a></span>&#160;<span class="preprocessor">#define DSI_WISR_TEIF                    ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174d3118efe144cc10f96076493cc454"> 4625</a></span>&#160;<span class="preprocessor">#define DSI_WISR_ERIF                    ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8741210a2ba21c8b900f2a99962d3a22"> 4626</a></span>&#160;<span class="preprocessor">#define DSI_WISR_BUSY                    ((uint32_t)0x00000004U)              </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7d2a2069da112a2b36e176bd35bdc0"> 4627</a></span>&#160;<span class="preprocessor">#define DSI_WISR_PLLLS                   ((uint32_t)0x00000100U)              </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62582c2e50e4ed63727f9111375cc7a0"> 4628</a></span>&#160;<span class="preprocessor">#define DSI_WISR_PLLLIF                  ((uint32_t)0x00000200U)              </span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38eb01920a7b6d5f505903fb4ccf9e3e"> 4629</a></span>&#160;<span class="preprocessor">#define DSI_WISR_PLLUIF                  ((uint32_t)0x00000400U)              </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12edd1340d4eb79dc1d39174acd345ec"> 4630</a></span>&#160;<span class="preprocessor">#define DSI_WISR_RRS                     ((uint32_t)0x00001000U)              </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad7a89f48d990aa987234055c73993d"> 4631</a></span>&#160;<span class="preprocessor">#define DSI_WISR_RRIF                    ((uint32_t)0x00002000U)              </span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WIFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361274925692b4973395d20c7c60387c"> 4634</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CTEIF                  ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dee09a8c1148dae74c260e30b6f6c1"> 4635</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CERIF                  ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c520c3156ad5f4bf73543f5e866ed0"> 4636</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CPLLLIF                ((uint32_t)0x00000200U)              </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaadb1e22402e9316bc4cc5d8c1d3a1b0"> 4637</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CPLLUIF                ((uint32_t)0x00000400U)              </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bc327ee540e5bed0e7649a9807cf525"> 4638</a></span>&#160;<span class="preprocessor">#define DSI_WIFCR_CRRIF                  ((uint32_t)0x00002000U)              </span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WPCR0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba0fe4236a4c202bc7ea1c3d2baf294"> 4641</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4                   ((uint32_t)0x0000003FU)              </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3451d741776539cfada5a37c814efe6"> 4642</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_0                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac807df2f3dd3325c51f1f11e3238beae"> 4643</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_1                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6e7581896d31a84d59195090af58315"> 4644</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_2                 ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24d97b3bc2b43b00ea47bea5824d345"> 4645</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_3                 ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace05da247bb0b9322c5d949c41f86a7d"> 4646</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_4                 ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2995703f396f9b259ed5781d282f5364"> 4647</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_5                 ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bda5fffaf6514cbba333804fcf7708e"> 4649</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWCL                   ((uint32_t)0x00000040U)              </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f041a69dfda3eff66aebaacd2d22c96"> 4650</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWDL0                  ((uint32_t)0x00000080U)              </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4efa8f094953ac100bfad910f35b35c"> 4651</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWDL1                  ((uint32_t)0x00000100U)              </span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00231b9641a86a575c2ba9c1dcd0224"> 4652</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSICL                  ((uint32_t)0x00000200U)              </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df1af8b748280e8c492cca6deca2cd0"> 4653</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSIDL0                 ((uint32_t)0x00000400U)              </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf806b428af69f1b09955b6985fcdca92"> 4654</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSIDL1                 ((uint32_t)0x00000800U)              </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca659a7694ca7f3e9af92c5c82855500"> 4655</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_FTXSMCL                ((uint32_t)0x00001000U)              </span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1082c04b6949ad98df037295be151f7e"> 4656</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_FTXSMDL                ((uint32_t)0x00002000U)              </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93ac87239ad136b571fa5d79e6c34ef"> 4657</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_CDOFFDL                ((uint32_t)0x00004000U)              </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a2b013ce6c921c5a3278a206a3e526"> 4658</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TDDL                   ((uint32_t)0x00010000U)              </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c0ba1a3546d7df4296b296079ce2c5c"> 4659</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_PDEN                   ((uint32_t)0x00040000U)              </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5682591091c015bc88faf555faaa52b"> 4660</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKPREPEN             ((uint32_t)0x00080000U)              </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2027067274319b5790a529a4df158d4"> 4661</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKZEROEN             ((uint32_t)0x00100000U)              </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedf38614792fe9416f529c17eb0b0d0"> 4662</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSPREPEN              ((uint32_t)0x00200000U)              </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bb4d80856df33cc7d6a13d94d2e7a9f"> 4663</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSTRAILEN             ((uint32_t)0x00400000U)              </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6c491794e2fd0f85541def721aa258"> 4664</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSZEROEN              ((uint32_t)0x00800000U)              </span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b46a6ec918d02e0d849aa4639d683ef"> 4665</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TLPXDEN                ((uint32_t)0x01000000U)              </span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0df5ca5acd6ea32a6b21a8a21924cea"> 4666</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSEXITEN              ((uint32_t)0x02000000U)              </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9579e0f5c0f26d7aa33ce17996617337"> 4667</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TLPXCEN                ((uint32_t)0x04000000U)              </span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacffb76965eca07fa6181045269ce7cdb"> 4668</a></span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKPOSTEN             ((uint32_t)0x08000000U)              </span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WPCR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd8a9dd6dfaa312560c7af102656043"> 4671</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL                ((uint32_t)0x00000003U)              </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72912d6bde08c5cf11cc3889276b9dc7"> 4672</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f0ebae756792442a174992fe408646"> 4673</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;</div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ca3cfc00aae4326016782182849a6f"> 4675</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL                ((uint32_t)0x0000000CU)              </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86afcbf2636dcd62d6928618db5f8c5"> 4676</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL0               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50d12522e7a6ddc1bc819fbad6931625"> 4677</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL1               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;</div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d514a053da552df0af94cbedb7caef"> 4679</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCCL                ((uint32_t)0x000000C0U)              </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812018676090c2af5cd4a5071173a263"> 4680</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCCL0               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342e8d0e9430aaf67d92067b3ad10138"> 4681</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCCL1               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8014e2ff998cc10da8f3638eaab1f593"> 4683</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL                ((uint32_t)0x00000300U)              </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0f2a4526c3b42db372d03152967127"> 4684</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL0               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7afcf4ebb2bb175c9734cfcc84dfb693"> 4685</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL1               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;</div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bbe4d6c1d20c7b3706fe7b00d89c54b"> 4687</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_SDDC                   ((uint32_t)0x00001000U)              </span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b9230436f679db20aac04c3f1983cf8"> 4689</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXVCDL               ((uint32_t)0x0000C000U)              </span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71dadfb2c311bcabf01eb1ef3c24658"> 4690</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXVCDL0              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82c36d306e9bcea9c5e57fef9eb2a2c"> 4691</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXVCDL1              ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;</div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4056422b3bdd00d6fe0965def76c4c0"> 4693</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL              ((uint32_t)0x00030000U)              </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed196b06f2fa16847fb53a3c9f6a5e8"> 4694</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL0             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf77a35532010d7745e694fc6d41b08eb"> 4695</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL1             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e6c85baa18c6e103925594f22a9394f"> 4697</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL              ((uint32_t)0x000C0000U)              </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42ef4a148f8d87b1d9b14cc040e2bca"> 4698</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL0             ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1551104f27c9b228872d30e21dc82f5"> 4699</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL1             ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5367c08e404cd9b7e892992d9d2f2453"> 4701</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_FLPRXLPM               ((uint32_t)0x00400000U)              </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea1e8d1a6190a7b903075e4df03263"> 4703</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT                 ((uint32_t)0x06000000U)              </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f70ee9b45e62f56e17890b0abeb929"> 4704</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT0                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48ffee8f794dcb9e19c06866bfd9379c"> 4705</a></span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT1                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WPCR2 register  ***************/</span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97eaf63dea82b81efa36814558386817"> 4708</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP               ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b18fa94ff1e318cfcac2e14aa5a288"> 4709</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae79582ca2be0ce123e07ad79b04b50"> 4710</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30277a77f771a8530df8c0fd83875171"> 4711</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP2              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcab3023037f57c7896091f0df6216a"> 4712</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP3              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c64e0e4c0238052f705456b8d0126b"> 4713</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP4              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga976dc85a3c3fc22e26e932280ebe134b"> 4714</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP5              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0dacc4ac3ab9042faefe4258ac86a63"> 4715</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP6              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1313398d3bc3d3485ce42e620e3a8d36"> 4716</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP7              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29c7c1e1751a30effdf0ad4bdf43dc0"> 4718</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO               ((uint32_t)0x0000FF00U)              </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772ee2b54ee8028cefbb6eed61635f8d"> 4719</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO0              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9229cc1b1f29d16aecdda44c28bb074"> 4720</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO1              ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e457d893d70e00045edfe39dae82dd"> 4721</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO2              ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d8149ce8c57ee5588295192479895c"> 4722</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO3              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306b0538e114faa06279f8bf8d70dabb"> 4723</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO4              ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac609a1fdecdc4b5d22a1e3ebdf0f526d"> 4724</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO5              ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33a0705f0fb97a9c73772f90a1bf9a7d"> 4725</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO6              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5bb7059717a576e10ab407f52ddebe"> 4726</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO7              ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;</div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e1ac8cda999465ff2182c9869f99ce"> 4728</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP                ((uint32_t)0x00FF0000U)              </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fe08952b40282b2e255a04fc4c5455"> 4729</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP0               ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c03a7f5711945f0a34699868bcfc2b3"> 4730</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP1               ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82ed6c03787cc5923f3e989178a2ae6"> 4731</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP2               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7945329efe02aa050ddc5373e6c7dd01"> 4732</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP3               ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd42a047abaca974114b37fb5717b9fb"> 4733</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP4               ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dbca004ede80a6c2301f05e7a220e66"> 4734</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP5               ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8aba78b7e65b737eb2d22fef5a91815"> 4735</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP6               ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfa89e11d14f939305481d1089921a07"> 4736</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP7               ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;</div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4963eabb3590df66006d78d711c67f31"> 4738</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL               ((uint32_t)0xFF000000U)              </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4bb7229d056e4155e4803b89dee698"> 4739</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL0              ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4154971c57f47c8235154793f4231df9"> 4740</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL1              ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdd658c9907cfa832312adcc2b1d48d3"> 4741</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL2              ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf87e60783db5278adc688bd462e152f7"> 4742</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL3              ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc20ea4fda27d63b1cc68176f17af065"> 4743</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL4              ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a380ef4eb0fd2a7ddbf2a55045cb04e"> 4744</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL5              ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4233b3403acac2ae5e28d07eb0a127df"> 4745</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL6              ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d926f113286761e443dd59b213e794"> 4746</a></span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL7              ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WPCR3 register  ***************/</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e378f39c9719ce21b74d49bb67ee1"> 4749</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO                ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728faaf5f46433a227a33007493251c6"> 4750</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO0               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58649b3282517cd7b1d9e3b3c632cb04"> 4751</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO1               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafda71f329364baedae9fb0cdd1dd18cd"> 4752</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO2               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9b2a9214b966e17bacbee2816e90e6"> 4753</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO3               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f5f58601d27565a7d883ed03b5db488"> 4754</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO4               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9165c0c6bd646dcef77a260f6371268"> 4755</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO5               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27633ddf0da840dceaa141c5892eeb9"> 4756</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO6               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b054c4c3e6de811cd8c4b6c2ce4450"> 4757</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO7               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;</div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0e9d5736b46628fc4ea50f3a3252ea2"> 4759</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD                  ((uint32_t)0x0000FF00U)              </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29100d3fa79cfcf5365445dca7388ecc"> 4760</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD0                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b42efecf512090dccbe2fbe7cc599be"> 4761</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD1                 ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d1f1172029ef31865ea898ff43e3b8"> 4762</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD2                 ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74ae2a90dbbde5c9bcc9eb15eac92d5"> 4763</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD3                 ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga207b13af0a66472ec24593da8532c5b7"> 4764</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD4                 ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e65c922bcd21370d83224213af8dea"> 4765</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD5                 ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c2417c84fedb69d3bcc6095ec45d26"> 4766</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD6                 ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb55c193e42c334b868b927f08ba98e1"> 4767</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD7                 ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbf48280b028eb648c9549ea4d5fada"> 4769</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT                ((uint32_t)0x00FF0000U)              </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b1672a3de3a04e90483a517f06719ff"> 4770</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT0               ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94d47baeace76afe193176c4780702"> 4771</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT1               ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b45e1e42efe89d35227abe07205ffa0"> 4772</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT2               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b66108691f0d95feda8a164f2b2eb9f"> 4773</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT3               ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e54f20c7c76e8588019110c13a3f6ac"> 4774</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT4               ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84a161baf1bea4fd26f8bcfabd10820"> 4775</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT5               ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2552c0c099084792a929eae5e3341e3a"> 4776</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT6               ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5caeffc676991f199d674f3dd54d2c87"> 4777</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT7               ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;</div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07888ba1c48f6c2fc7bc7baab7d1344"> 4779</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC                  ((uint32_t)0xFF000000U)              </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5bfa4438348d3f570bc4613d089f5b"> 4780</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC0                 ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d113e3d1d536cb156cc369439f11bfa"> 4781</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC1                 ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2cbaed1951ad34daed3b94be1d6eec"> 4782</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC2                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0054b0ef30aea4f491126035454444"> 4783</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC3                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b561b7cfca37d94b35f96aacdc0476"> 4784</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC4                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d4388ca76803f35ee6f303bd1cc2bf"> 4785</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC5                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa1d222abb16204cfc703d09a9f87ae"> 4786</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC6                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35bd57359da8999ccc111c5a873ded2"> 4787</a></span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC7                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WPCR4 register  ***************/</span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a84595ac82e813f65447dc2c4b4c60"> 4790</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST               ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2265cede4ecf0791c0628863dcad84"> 4791</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST0              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e48aa013f88a364e70c78083c5d696"> 4792</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST1              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab76a38f3dfe658cab47d2c3a048af4d8"> 4793</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST2              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9367d577246d7cd94a1327a8af6ba8a7"> 4794</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST3              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7aefdafe9bb7f875a1ac951f1896c"> 4795</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST4              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bf9da3552b5e75f2863a17c2ac7694"> 4796</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST5              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadb1bf0425d5064427eefe39e86083aa"> 4797</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST6              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489b9ebaabf599f626a3d294e72f955c"> 4798</a></span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST7              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WRPCR register  ***************/</span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc3dfe78db82ea9b1365de4bf9d63c00"> 4801</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLLEN                  ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c2161d5ff752208335074e81ec242f"> 4802</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV               ((uint32_t)0x000001FCU)              </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4112a98127cdf05a4d46038af9209903"> 4803</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV0              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbbfed499bedfa29ea1f44d9c54d295"> 4804</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV1              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga128a792cdd79456ba5109df25eb7298b"> 4805</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV2              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a97adc1ea7735609fe36c14ce2762fc"> 4806</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV3              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c54e19dd41f374abbeed94aaecc2fe"> 4807</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV4              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06daa39a48df41a594665907465e607d"> 4808</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV5              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cb1d8d51e2de44d7309364afe38725"> 4809</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV6              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;</div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31e3829ad6385c0cf3cce682b09f6ef"> 4811</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF                ((uint32_t)0x00007800U)              </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7430724837d7a359c89d62568a4ef2a"> 4812</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF0               ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59998c792d88c4373eb443e8f8aa14b"> 4813</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF1               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e1687b7a57ea00dd5ef9d551430a"> 4814</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF2               ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5a28e7f47dd35291ab6dd4287a7c36"> 4815</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF3               ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;</div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224620f28630e51b8d8da756b2613e12"> 4817</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_ODF                ((uint32_t)0x00030000U)              </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6516c1263ac1931829a7ab4746b3c64"> 4818</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_ODF0               ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3413dd4631ca021c78a336ed57df733d"> 4819</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_ODF1               ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c0de05d2c99f9fd998b424f41f65d5"> 4821</a></span>&#160;<span class="preprocessor">#define DSI_WRPCR_REGEN                  ((uint32_t)0x01000000U)              </span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 4829</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 4830</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 4831</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 4832</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 4833</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 4834</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 4835</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 4836</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 4837</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 4838</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 4839</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 4840</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 4841</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 4842</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 4843</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 4844</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 4845</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 4846</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 4847</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 4848</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 4849</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 4850</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 4851</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 4854</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 4855</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 4856</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 4857</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 4858</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 4859</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 4860</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 4861</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 4862</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 4863</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 4864</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 4865</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 4866</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 4867</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 4868</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 4869</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 4870</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 4871</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 4872</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 4873</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 4874</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR20                       ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 4875</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR21                       ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 4876</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR22                       ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 4879</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 4880</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 4881</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 4882</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 4883</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 4884</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 4885</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 4886</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 4887</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 4888</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 4889</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 4890</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 4891</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 4892</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 4893</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 4894</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 4895</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 4896</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 4897</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 4898</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 4899</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 4900</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 4901</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 4904</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 4905</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 4906</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 4907</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 4908</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 4909</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 4910</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 4911</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 4912</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 4913</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 4914</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 4915</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 4916</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 4917</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 4918</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 4919</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 4920</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 4921</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 4922</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 4923</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 4924</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR20                      ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 4925</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR21                      ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 4926</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR22                      ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 4929</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 4930</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 4931</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 4932</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 4933</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 4934</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 4935</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 4936</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 4937</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 4938</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 4939</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 4940</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 4941</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 4942</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 4943</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 4944</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 4945</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 4946</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 4947</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 4948</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 4949</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER20                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 4950</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER21                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 4951</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER22                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 4954</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 4955</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 4956</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 4957</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 4958</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 4959</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 4960</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 4961</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 4962</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 4963</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 4964</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 4965</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 4966</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 4967</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 4968</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 4969</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 4970</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 4971</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 4972</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 4973</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 4974</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR20                        ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 4975</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR21                        ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 4976</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR22                        ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 4984</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                    ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936324709ea40109331b76849da2c8b2"> 4985</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0WS                ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec66af244e6afb5bbf9816d7c76e1621"> 4986</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1WS                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b09ca8db6df455d0b8f810f8521257"> 4987</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2WS                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3437dcee177845a407919d3b2d9bd063"> 4988</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_3WS                ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3594f2a9e12213efe75cd7df646e1ad"> 4989</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_4WS                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e55ca49f028a701d0c81420a6e2918"> 4990</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_5WS                ((uint32_t)0x00000005U)</span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3019ff197b4fd698e9625c9abb67f4be"> 4991</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_6WS                ((uint32_t)0x00000006U)</span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa164c6e6fdfcae274a84dc87ca87b95e"> 4992</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_7WS                ((uint32_t)0x00000007U)</span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f8078f5374cc3f5a03d32d820166d1"> 4993</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_8WS                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1eb3fa1ed22b5eaf27127dbc595c94"> 4994</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_9WS                ((uint32_t)0x00000009U)</span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfa58b7a1ceac2a54a01c35183c606f"> 4995</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_10WS               ((uint32_t)0x0000000AU)</span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090b61ac30c669a4aa444e6ac8b1840d"> 4996</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_11WS               ((uint32_t)0x0000000BU)</span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab15fcf83d62d874c46a2693f2436e14e"> 4997</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_12WS               ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac69dcbabace32e958f918bf10aaf3460"> 4998</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_13WS               ((uint32_t)0x0000000DU)</span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4fe4205ceb9511137d1649849d3761"> 4999</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_14WS               ((uint32_t)0x0000000EU)</span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91adfcf84aadad50a0127d2865353683"> 5000</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_15WS               ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 5001</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 5002</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9a5cc3aa05dc62264addab1008c896"> 5003</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ff88475799eea9285f77f5383ced5"> 5004</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53d7c85551a9829014d6027d67ce6c7"> 5005</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277876cbec14426a7a70ed6b3ead6d49"> 5006</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS              ((uint32_t)0x40023C00U)</span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c5712edb158a725d8647c6af19544e"> 5007</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS              ((uint32_t)0x40023C03U)</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;</div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 5010</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                         ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab779aa8b88258e15c183041744a846ff"> 5011</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SOP                         ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 5012</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 5013</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2704724528be959f82089f67e3869"> 5014</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 5015</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 5016</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                         ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 5019</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e561d67b381c4bd8714cd6a9c15f56"> 5020</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SER                         ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 5021</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER                         ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035fdd19649827a4231d9e718fff67be"> 5022</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER1                        FLASH_CR_MER</span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4375b021000bd1acdecab7f72240f57d"> 5023</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB                         ((uint32_t)0x000000F8U)</span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 5024</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_0                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 5025</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_1                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 5026</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_2                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 5027</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_3                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 5028</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_4                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948ebea4921be9f981292b6e6733b00f"> 5029</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE                       ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 5030</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 5031</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb5af925f8183d38a85dad10fc34528"> 5032</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER2                        ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 5033</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 5034</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                       ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 5035</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                        ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1da080e341fca41ce7f7d661cc4904"> 5038</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0858d561d4790c86b64a60204a09a3b5"> 5039</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf842eaac29efd86925c9431a8eb99b27"> 5040</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2971824f63351f09ad3db521d6a5b212"> 5041</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cadc42caa03753ab8733da2b957ead"> 5042</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV                 ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9198e76e4af532cb78ba3d8d7b1b35a3"> 5043</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BFB2                    ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38cbe85e3a2c30dbe6ccb3b3e636504"> 5044</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b1ec98e521815433b3eec1e4136fd2"> 5045</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82102d640fe1d3e6e9f9c6a3e0adb56f"> 5046</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa180c5732c34b271618aa58695c8ff5a"> 5047</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP                     ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 5048</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_0                   ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 5049</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_1                   ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 5050</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_2                   ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 5051</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_3                   ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 5052</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_4                   ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 5053</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_5                   ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 5054</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_6                   ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 5055</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_7                   ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2bbd885cff2e6c16662a014f3125e1"> 5056</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP                    ((uint32_t)0x0FFF0000U)</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823e5c42b89e152a8394c3fa6c8811ca"> 5057</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0ef7c876b297706a26dda017441f9c"> 5058</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c5b96918f1871febfb31a026028522"> 5059</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_2                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0fa51cc0e95dcc79b74f451898f634"> 5060</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_3                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad936542dd4c587babd790e92783d90fb"> 5061</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_4                  ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20268ac71dad90ee983642bb328e8ca"> 5062</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_5                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947616eac2be3f26ae1a3d748e70cac8"> 5063</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_6                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d248e42a97e1c852cbea42b25598e1"> 5064</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_7                  ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb38a3c5a67d67160a33d1762ed0f51f"> 5065</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_8                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e186dbacd1587760b167b9ae4166c5c"> 5066</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_9                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f22bae03f31d60f0c6aded7cd29ead"> 5067</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_10                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11ce7f6df6922142fc54fb8d376e239"> 5068</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_11                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b7d9725eafd522586664407fb9fe905"> 5069</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_DB1M                    ((uint32_t)0x40000000U) </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319a7b9c8e58943de71013d952264a16"> 5070</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_SPRMOD                  ((uint32_t)0x80000000U) </span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;                                             </div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166b108d44b55fef7da25bb1a9696d4a"> 5073</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP                    ((uint32_t)0x0FFF0000U)</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 5074</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 5075</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 5076</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_2                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 5077</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_3                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 5078</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_4                  ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 5079</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_5                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 5080</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_6                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 5081</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_7                  ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 5082</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_8                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 5083</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_9                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 5084</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_10                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 5085</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_11                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;</div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment">/*                          Flexible Memory Controller                        */</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment">/******************  Bit definition for FMC_BCR1 register  *******************/</span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8071c51a621c27198498af06ea0adf15"> 5093</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MBKEN                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264e6e4d5724db35b934f697b0a0cbba"> 5094</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MUXEN                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaead0f00cdc16a6c8d50d5b9e51d5e38"> 5096</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP                      ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12b651b6fec1d5cc19a41f15f373302"> 5097</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP_0                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ac66a7011c2ef381a9512dedab49c2"> 5098</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP_1                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf441da43ab55821ee7274c2eff4951"> 5100</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID                      ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99b20787ab0e36d2b42a1645a87f2614"> 5101</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID_0                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e257468b72dc62f66a67133b9d7b2a"> 5102</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID_1                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2399e833b0d207fafa5ba6d9dfb5e0"> 5104</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_FACCEN                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eddbefa7bf439fb39ef0d9a2debac76"> 5105</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_BURSTEN                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884394e393c0b7719ee4297989690956"> 5106</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITPOL                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3965a2c338566154c6fe79c5d07989"> 5107</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITCFG                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d44d438efe1c501fe1705b8c24674a"> 5108</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_WREN                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4203a3390f8eb0fc6064f7fc23c22b98"> 5109</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITEN                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fcf43df17e45825939c7839de4f8d"> 5110</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_EXTMOD                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19306ae46c68880f1e10ad7e973a329f"> 5111</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac648a5eb8b02da6f44559de903bcef5f"> 5112</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_CPSIZE                    ((uint32_t)0x00070000U)        </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa921858a5afbd90ac9aaa3f95b2c4159"> 5113</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_CPSIZE_0                  ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bdb91c832146adf7b3c7acc8abecab6"> 5114</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_CPSIZE_1                  ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ea9a1656dcb26a06522f183763a55c"> 5115</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_CPSIZE_2                  ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cedbd16af9eadf6b20ff39bc5bfcc87"> 5116</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef"> 5117</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_CCLKEN                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9126627358994c4a4957d22187bb173d"> 5118</a></span>&#160;<span class="preprocessor">#define  FMC_BCR1_WFDIS                     ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga806ffcbb7df09854fadaa6359937abc7"> 5121</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MBKEN                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec63981e041671ea66929db82b8249b8"> 5122</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MUXEN                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88084314578cf2ff414628ede49de766"> 5124</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP                      ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f4d78a02f70ac0fac1e86afa0b1ff8"> 5125</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP_0                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0270700f81c52bd3db35beb2257f4db"> 5126</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP_1                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a8b2a704d52ff724800026e9f91286"> 5128</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID                      ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14065f0a50b4ef296979b37e4a935a25"> 5129</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID_0                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8481092d5dc21f3074a05589e80db5ab"> 5130</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID_1                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7f4b003caeab1bc64558f6be54fd9f"> 5132</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_FACCEN                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0660c58f9d930249478ca408e61a89b8"> 5133</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_BURSTEN                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00b7b8a4f2f955127be17323d645b53"> 5134</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITPOL                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e8b6114c93f1cf1965b0f819feffc9"> 5135</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITCFG                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c7a9a40f277a54aad2e082e790d795"> 5136</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_WREN                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7581e32000958dfc6c79b2f4f408c4b"> 5137</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITEN                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45954b41bab797d2e476f29ac8a266cb"> 5138</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_EXTMOD                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9197133e4621db082f725c685291790b"> 5139</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7b82c6919935d04c4c9767e150e69b2"> 5140</a></span>&#160;<span class="preprocessor">#define  FMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39d746796860729b8450895c15dbd1f"> 5143</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MBKEN                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60c25b0762169d8c04f46cd1d6dbd5b0"> 5144</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MUXEN                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc0d07c2ad888c8d6bd055af2606ac0"> 5146</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP                      ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33fb83a655f54b1b4efd2bcfd79261"> 5147</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP_0                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b9621adfe4a689d7cddfce37b85904"> 5148</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP_1                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f15d87e56d26ccbc51372e17f7adb2b"> 5150</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID                      ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c1db3faf4f829d6c622ba3b7749695"> 5151</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID_0                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34b2d6e169df228db7cfcfd8b4218e8"> 5152</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID_1                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f32d231117767911be359eac4c0fb12"> 5154</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_FACCEN                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5914fb00e14f35e4325c3dd4b08d2e5"> 5155</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_BURSTEN                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84113bc1c81eee0d8cf6f7ffab072384"> 5156</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITPOL                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80825cd2cadfe3e1da7c830ea5f99ca8"> 5157</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITCFG                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2ab7b6cd958a686a95e6b0b1c932a0"> 5158</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_WREN                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ce6546f9c8f4a3f6a1c33b7ab2255e"> 5159</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITEN                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1926f28a527467e4d85950f0ca2f2a"> 5160</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_EXTMOD                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fdcc517814b476365c64db8cb45bfd2"> 5161</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4ce97eaf324f9b363eb2bb4f5b5602"> 5162</a></span>&#160;<span class="preprocessor">#define  FMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ad796447c52db3b9193a690038e2f7"> 5165</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MBKEN                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ceedfbf48f262b3482b6863332ca5c"> 5166</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MUXEN                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1745ef965ec0db57264010bac40b3415"> 5168</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP                      ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759aef002f31cb4b9ec9db3a28c054b8"> 5169</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP_0                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690f6aa1cbb10b87608dfa73fb6135f4"> 5170</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP_1                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e81cf8e7970d3b698eca66739af5291"> 5172</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID                      ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7492174606ffc0e378c4fceb8667af76"> 5173</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID_0                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32b6c086de72953d5e16b8e95f490cf"> 5174</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID_1                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cabf54dcea0c372acfa2456a3fe7433"> 5176</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_FACCEN                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5788405af508617c9c67538a55f1d4b"> 5177</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_BURSTEN                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389f90894f2114db51ada6f1453fc7c"> 5178</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITPOL                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f5519509b1c92cd3c1ba9b24c9e3f49"> 5179</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITCFG                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac531aace49ec704708376206618c9cf"> 5180</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_WREN                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac19337dcefac10fff1cfd20370d5926f"> 5181</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITEN                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73378d89d5aa4eec05f80c4f2e6bb034"> 5182</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_EXTMOD                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72cfd40e2baf32f1d1f3d3752838c"> 5183</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a497ad2155cac57ed092c8aa67c4e0"> 5184</a></span>&#160;<span class="preprocessor">#define  FMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac737a3394b76cf01d47fd5a8dba8f4"> 5187</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET                    ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd6d846985a1ae7ae4e643b9ee580c4"> 5188</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c32823c1dbebb25d799bb7fb04d0856"> 5189</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7885e3cd0a003fa0f266228b527e72"> 5190</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f8adf39b8b9d6f4337244ff09ac7a4"> 5191</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b33d3b88bcfd0dd50ba7566bcab9318"> 5193</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196502714af9ca07f041bb80b85ba61a"> 5194</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4bf5e7d0c13c95de20cfdb37c7b9a6"> 5195</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57e6001a6f9458edd9028efd9956b6c5"> 5196</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2765e2c91cbe1e41a2661084ca7449c"> 5197</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c22e7aec32f718bea7da389e50eab8"> 5199</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST                    ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09124e2f839d078c563ce7a3863a6133"> 5200</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_0                  ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a930c14f6bda2fe78b8655dfffed9a9"> 5201</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_1                  ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1597c4219828a4023155835717f272"> 5202</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_2                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2719fb553d33be08d0d5b23df20354ae"> 5203</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_3                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bd6d73f04c3f036f423acf18aa374c"> 5204</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_4                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga825313a10a35a96dc03341565fde7e2b"> 5205</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_5                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87e5a2e939bc6a1b71baa91227c0c3f"> 5206</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_6                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec132b451b59b5e610f2a994d7165d23"> 5207</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_7                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade675816da03adc6cfabac0690a9f059"> 5209</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9f26032c770700c3cd8c9235503c2b"> 5210</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa859ea7083d6c9b60942c7a47a750ce3"> 5211</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf539d3c70a03578add08306cc775ce67"> 5212</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad661fcadae7dc48456b8eb87b12b18f6"> 5213</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2da3afe5989bb714b10d6b5a608e8a1"> 5215</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaada61cc64860e50f75878e3619dbd7"> 5216</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3e188cd0a44b2b3b2e6c4df19d2597"> 5217</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0fe91a99bce820b72272ab3824d5b"> 5218</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7088fb780e320a53e7368cc3ef9101a0"> 5219</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1ae8893f0067cacc02959eefb1e2b3"> 5221</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT                    ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934e38a07f1b60f782836f2d79a25ff6"> 5222</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c351995abef549d57f430fce5b28a4"> 5223</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0081dd107cf6e2e0872ecfde3bd86971"> 5224</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0861684e3b5690ff4d92e77ddb74298a"> 5225</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3e702e7dcb3f1ee4fc608734d85829"> 5227</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD                    ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8687303ecd6dc67a4424b88dc9b36c"> 5228</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e013d6f821fcb9347285c1f8e86537"> 5229</a></span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e0bc22bf5310764b9c66c46cff1447"> 5232</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET                    ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf166b9942ff2e91d10d9e719ee867c"> 5233</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569a91b0d4ad2cc39a5e0d7987721f82"> 5234</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef979e3cb8f13cb7ff08862c0d4406ec"> 5235</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac677dd11a5ee8c010da1f9c532654494"> 5236</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5fd0241b2ef17601153dada5038ee99"> 5238</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648e6bbfa87b81ba39d87bf699fd70b5"> 5239</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2bac4ba37ff410e0ea0c6fe201b51d"> 5240</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b99aec121b5eed8153dce41346c9585"> 5241</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9dd0e62c405769a751793b2c461da79"> 5242</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27534dbc827d054d7b9ebf630fe6fc78"> 5244</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST                    ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6791bc6820080d2aa4aff09f88cd9e8"> 5245</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_0                  ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf2f9849f2ca631411dd56d1236bde39"> 5246</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_1                  ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba9abc5ddbfb0675956894857640f02"> 5247</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_2                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e4f53c62ffef2a20a0a698fbf516dd"> 5248</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_3                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834ba9086d68b3f257b82fcf85c91b9d"> 5249</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_4                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga170101250c9fac14f515e7ffe4c193e8"> 5250</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_5                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02dc888e7306d116367e2d05d249aa8a"> 5251</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_6                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f6d2e653f4d80f4973c4fd089162fb8"> 5252</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_7                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cff70bddfd20cec5d58b45e2b4af3f"> 5254</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b2373a2ac5150ca92566fd4663fb17"> 5255</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9ba31a0cbdd1f0d45827d1907b09d1"> 5256</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1feaa074d6084fc01be49acf452dfe0d"> 5257</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcb1c8fcaefdd8f69c1901053d19af0a"> 5258</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d74edf5c61b00ac07d850d24ce4c9ef"> 5260</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467850507ba1ba43e0bbd5eae3a20cb7"> 5261</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50c2190aedfd888dbd27fe80f1a0bb7"> 5262</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f42b5e2443e130f4124942d41584b7"> 5263</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc576c55519b43674c2c472d733ad344"> 5264</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0355107fc1832bc960e156c5afe2f766"> 5266</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT                    ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369d2e19d2029600a1695642dbce7d00"> 5267</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7426b93d1a4566059e68bab5082c06a0"> 5268</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27032c266e70f14e546dc80f1e46d5ae"> 5269</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10980a3ac7b947ed567ff0344bc2ce77"> 5270</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed2da062ce6a8bfe5c47b6c784a40c3"> 5272</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD                    ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c19588b5c7f26483e3b901fe80f4b6"> 5273</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a4c3f98ccb3926fdafabb4d30f6a19"> 5274</a></span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf883dc5451e34cf2fb8ef75242df7bbb"> 5277</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET                    ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878893c51b403dadb68c037150c17e3b"> 5278</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafabb2a522db48bb9561fb41bd9decbe5"> 5279</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eb5e75c8dc85ca6df7c2725f8ee646"> 5280</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7451e5ccb98dcaa25b84bd103fcafbdf"> 5281</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13d284b94b4ce24b3c189b124687701"> 5283</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7275593374d450468b22c26cbea33dd8"> 5284</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b15c2b321e23ae1bab84214d89d0d1"> 5285</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac533b044ab3dee01ed536aa82f6aaadf"> 5286</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c89199355afc1021de738a3552c667"> 5287</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b0f293d07778448b0c61d5e9be0202"> 5289</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST                    ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8994d8f35206861c9e1f9e9f02fdff88"> 5290</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_0                  ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1072203836262f4cdd03bc11137c153"> 5291</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_1                  ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60ba03006fda62b2feec57f4b5ec01cf"> 5292</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_2                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf0a198e1becb9374637106906b2318"> 5293</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_3                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11addba81f5f3ebcc752cca5b37e5f43"> 5294</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_4                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81587c348381afb8016436ff3c6c89"> 5295</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_5                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b2eadb6176218455a8571947a6dbab"> 5296</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_6                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b57a2fef89eb414a980a20b277cd898"> 5297</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_7                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb173b413055cd84eb663ab9c4cbddac"> 5299</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf394f96c4714904f336dc8b69aa9361a"> 5300</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b7aeec494880f6235b03c8a53e31ea7"> 5301</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328b290ff1291eafcc948d63b312383d"> 5302</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993a07fde2bd0e0657b997a1beb9797e"> 5303</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8880e40c16250ff5d6231e3cf26a8359"> 5305</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b951f740d53cd638425686a926c1939"> 5306</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ef82290df5fa2ac7236f6140c12433"> 5307</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf375e6c97d573e8ce28d522a188696c0"> 5308</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563fd4382f10a7dbc4d8dbb52aef0fc7"> 5309</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc5faa5298c568280967a0a780542d5"> 5311</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT                    ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfdcb176f7b4b62fed7ca801f1f06ca0"> 5312</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5af57431f7f2e50e82fe5da6186c00"> 5313</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4cef2108f0d5e3cdf6161bc9ff2373"> 5314</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac22de62ca6e30344d0b60e6d267d545d"> 5315</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef6596d1c7c7b619ed9a201325048bec"> 5317</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD                    ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3414a5ddfde98948f469605b50cad957"> 5318</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c59c3baf4b1e44a18ed5bb8276d146d"> 5319</a></span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f6a7dcb09be943435981372ec07652c"> 5322</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET                    ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b9d92d9c84eff0b9aa954b2b7d86bc"> 5323</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7897a1c260f4d187867990db088cd714"> 5324</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6fa8795183ad31d3bad28feb5371892"> 5325</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949afa5dae261f1077a7250d7de41b94"> 5326</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0aecf09e72a59b2b91d585db0752edc"> 5328</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166760cb0d6545c52545c485e5e4c19b"> 5329</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92879435bc55db0ddf1f4a6a895212fb"> 5330</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0381eb493864976d60571886179a1702"> 5331</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7afc2a7787808dd051ef4dc3d88018"> 5332</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae597b084698f4daaa14f171448991b51"> 5334</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST                    ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f614a345a4e59aeec79911a50769d9"> 5335</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_0                  ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dd46de610d8efc6daf684da4103e35"> 5336</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_1                  ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4efb367cee486feb4e77b75c86ded2"> 5337</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_2                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246f1254227733d6257ac363723ef7d4"> 5338</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_3                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1a89ec85b87dc189d04ed9bb043656"> 5339</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_4                  ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc98efda67fa7281c6a80c61aaad4fa"> 5340</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_5                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5898126a58c9e854c0c04cd02871660b"> 5341</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_6                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae05ac86c85ec4a92d9da0256de5e7f1"> 5342</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_7                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc02d1bf398c8efc3663d83020ec8636"> 5344</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga862f3f68269dcb1a69c19435f9793738"> 5345</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8cc562455d1045498067cafffa78b"> 5346</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c5ab4ead3178167707a95944cd8f1d"> 5347</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701be470bd79e84b612e3b71581103da"> 5348</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeeb07cb66dc35eadc0f6d07cc737aca"> 5350</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c7a1606692d81c0788523921d7acea"> 5351</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad989406cce64b4f56f81d5a6b8318e51"> 5352</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a189165717e95ea50113b753c872eb7"> 5353</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4f73d1a9393d9445ef6633faaa9f26"> 5354</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b468274c9c3a00ce4a487332a21945"> 5356</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT                    ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2ab289037bb5bb69e026760543ba5b"> 5357</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a5af564e30b9cf139c7b11662cc341"> 5358</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad13dc9e989664dfea7d3d6642f926c79"> 5359</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41195ebebd77ccff516bf89a71df8010"> 5360</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60882215cd4103a0b861df1556da39b0"> 5362</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD                    ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c8b3542dc89a1aaf8b2d73ff581c1f"> 5363</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0634983355087d96242118bf93a4fe56"> 5364</a></span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ee6be13eb7427108d8909ea346b997"> 5367</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET                   ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296847dc6799c4881b76e9f90f77faf3"> 5368</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57d01f1f0efdea572b7fb75924d688e"> 5369</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga836076a13cd1fda3eb51ff58ac0a7e7b"> 5370</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c609c3128b51d1d29823c3ddc62034"> 5371</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db445e8735da6962cb5415944e689f2"> 5373</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7c5d09bc0c1027bd72e69bc61968d8"> 5374</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9acbe7de2ada9d09c8931d2d0d855c2"> 5375</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087a60d3023d66c5efe92162f4037fcf"> 5376</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a9fb334868b1a0b21dd1478c843cdbe"> 5377</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f07b208e73fc8b9b16aa1e13279e6c3"> 5379</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0660f620af4d2b3bfa4c14fcf88e3d"> 5380</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b7aadba3f225502c5d01db9b40d5a2"> 5381</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga938b5b8d8100a6e3e582b41ef621aaf4"> 5382</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f204dbe0d9e7248659ec7ffc2bb23a0"> 5383</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64a72dcf70ca2a6ee576a3a8c829838"> 5384</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_4                 ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ef38af34437ee0b0729c09173e55aa"> 5385</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_5                 ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga448c382780df345fb3b278631f37fcee"> 5386</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_6                 ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab00fb436ac5f86422984c1d4adf807b"> 5387</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_7                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3555b65222e5a678ae5d98df86c08781"> 5389</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN                  ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd76d174ac3879f3c1a6ca0fe10cbc0c"> 5390</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_0                ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209f9cfb7e62531de567c93558d4e67"> 5391</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_1                ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad13c16fba259251c0610942d7c291cb5"> 5392</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_2                ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga890022ca98ae33900705dc18e14e62cb"> 5393</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_3                ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a6ce7a26a219939f901de7788b4c37"> 5395</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc04d80a5319d0831faa6875a648b3a6"> 5396</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55eb0571c0c113cb91e76fe24ee0c46d"> 5397</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c989facbec0d010aee2bb2d25d0931"> 5400</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET                   ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658490e3efd32fe20117def27430895"> 5401</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d85cd7636604b1d4829b327e0bf7f41"> 5402</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67947d02b94c8479c4fae8b26df8516"> 5403</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270800bb01955df76d8fb9fd39e57f4f"> 5404</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2522def70a5af1931b5fbedd0f3dfe68"> 5406</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390f3cfa5bcccc987fba36dfc1284726"> 5407</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89dd157ea0c3f3fe11d7c4fcf0f9e557"> 5408</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc782b05523254607a7761fbcb1aaf4"> 5409</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f49f54fd81dde177b3963feb4f1c58"> 5410</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dad27dcbc23fd54f2665085667bc16e"> 5412</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453cbfa62c60394f3d32bb949103a1c6"> 5413</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a01bed4761486248222304a96d2245"> 5414</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b500004e583a878ccaef37a4903a5b"> 5415</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac173224cc48622ec2ee1461e5d7045f0"> 5416</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250509f9b98e9c5395d0c2581832d59e"> 5417</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_4                 ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4953849bf1cdadc377de91e03ae2110"> 5418</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_5                 ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd071a8e1fc0b2b13afb20721b7694a"> 5419</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_6                 ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b30777b1751b95075b3b15f5900d0a"> 5420</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_7                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46c0b228563e3e9ab5ca1ec3cacd27e5"> 5422</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN                  ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48959e363b9a091557dd2f96d189214e"> 5423</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_0                ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa202cbf445b6963d3f45b56e733bd01f"> 5424</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_1                ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d27bd5b059c0da008d441dc34671063"> 5425</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_2                ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9bc8ca38b8e23fa1dc30dcebdf1888"> 5426</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_3                ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607bd882e1c677030cf50c361c10c7ea"> 5428</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdd0234395a9fbe3531702f18431139"> 5429</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff10b5f910fe4fc837a53b7d1dd126b8"> 5430</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fb8aff4bd707b831c1b619c02e476dc"> 5433</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET                   ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20263b2c7deae196db232f8aeb74ae95"> 5434</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97e53f3ffb5cccda1077815e464902c"> 5435</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33de0c909afd743f9810757a6101714"> 5436</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa007e4ce5a739825a7db7226403f03df"> 5437</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32bfc08b7df7161d015e1259a6983328"> 5439</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38bf34a3aafc775d2f94f00b92bda6f"> 5440</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga832302a5e997487798eb35bbf3f22485"> 5441</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253623b3b0b18664948fa9a269301e04"> 5442</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada9657b519ad60a4eadb2489e53d1a2"> 5443</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5643c07731862878499699422bb09841"> 5445</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f85f6d6b83563522ea4952c981e2143"> 5446</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c9266ebd0ca77b1848f3444e62e204"> 5447</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac843635cf8fcdb589b9fb8fb0d889d3b"> 5448</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c8d6918ee7771256a0c870092d501c"> 5449</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b210ff765a5ef34e7115627e87fa25f"> 5450</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_4                 ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04d455b065af323b57a853351a8e888"> 5451</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_5                 ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf70e7a01b324687176f155efc4a132"> 5452</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_6                 ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga534ab93c129bf34898df47767a3e6786"> 5453</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_7                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f110a5c919c8278516fdea5a4c4c9"> 5455</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN                  ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3775e4af04d5e6cf036f4411c1aa445"> 5456</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_0                ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a5483679f2e4e7e4b4de8fd9b405a1f"> 5457</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_1                ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c055b4ab59224d8025f770ec5cfd354"> 5458</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_2                ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19350608aba793798e4f8e9c9ee56958"> 5459</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_3                ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29556bba5b57a25104de74433d8cd31"> 5461</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c38bd5b89f343173f346818797c2f79"> 5462</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c8db26db7d90abeecdfb0c77d79d41"> 5463</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390cf4f37c5bafb4e743a01c710af1b1"> 5466</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET                   ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacc3264b5ea2e11299f2569eecee4327"> 5467</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4e54a786be68357abcae452e8afdfe"> 5468</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2aae31f8762343215341b617965662"> 5469</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e28b6f73b25bf66a17f3efca072de7"> 5470</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac198aa0afd198bbbae52dd50e3189a9b"> 5472</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf6e86eb33414e12d8eb61eeacf4263"> 5473</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0949fb769f0a457cc5af56453813e762"> 5474</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2071f9faa234c8ff2e1899fa4ec3f2a"> 5475</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c369ff80eea251235205f50c59e813"> 5476</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaf78968be594198df5647329adee376"> 5478</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada54773af3f61974e625eb1ed40cdb7e"> 5479</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a03f950e92075ab637f49acee774f15"> 5480</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a798f35db2ec8e12c9a38a9f0d69d36"> 5481</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369df63d563123bfee4d576e2a8deeef"> 5482</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12855f7b537bf8a3733483a6e2391aa"> 5483</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_4                 ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937da979bee4bf94331e17af4d40af08"> 5484</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_5                 ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2bc0ce7ae7b0e7bad3ad51a6329dcea"> 5485</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_6                 ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf507c451d9270c21dd48d06e92d58338"> 5486</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_7                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1ec62f5da62ae6f3b92a82a0db1357"> 5488</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN                  ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920c101c28f3d4aa9b6e1b3cb122ef21"> 5489</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_0                ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac374498ba0e082abf00fd24e933a29"> 5490</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_1                ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae810af31ed3caeaa940cdcafd1e633"> 5491</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_2                ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1319ab33674e3f18897a5f571073fdc"> 5492</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_3                ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc0b23a5bd025762fcdd24ba1a9b4e2"> 5494</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000U)        </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fd888351f34fdb4cec7dd273aff9236"> 5495</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239cacbb75a015082b850d7395f94355"> 5496</a></span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b226dd185159177700c050eaebd89c"> 5499</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_PWAITEN                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4062c4c6a263064cc1f042bde7f86ecc"> 5500</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_PBKEN                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d40acee4f143a939766ca5060dabbc5"> 5501</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_PTYP                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0267dc43fe73bd853d831334f7703cca"> 5503</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_PWID                      ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98a640f2d438d41cbcc23928b4da3a7"> 5504</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_PWID_0                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b52de31fd35b8dc7f4221716af7c409"> 5505</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_PWID_1                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2"> 5507</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_ECCEN                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac351e99858e39068f5648922532b3b83"> 5509</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TCLR                      ((uint32_t)0x00001E00U)        </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76dfb2bfc148ac53966ba85e1f9f3df5"> 5510</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TCLR_0                    ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cd5294f9a446254bca9d4180242c60"> 5511</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TCLR_1                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ddcbb186ef456e1483ed5c4569034a8"> 5512</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TCLR_2                    ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13215b798f1f2fa9810f33332cee48af"> 5513</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TCLR_3                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43de633621aabb2082fe473ca03ade77"> 5515</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TAR                       ((uint32_t)0x0001E000U)        </span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21b100c7beac8f93e8b71390d7911fc"> 5516</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TAR_0                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8005a8fc79fbc6223bdbfbe2a757b35e"> 5517</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TAR_1                     ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c4750f3b5a9ea6390d88d0d0484415"> 5518</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TAR_2                     ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9b704d6cc46440bcfd15ca17fe68e17"> 5519</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_TAR_3                     ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9728603378fb317f3bf09bccf54bfd93"> 5521</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_ECCPS                     ((uint32_t)0x000E0000U)        </span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9fc3b26f39a0e2c37dba42f640de40"> 5522</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_ECCPS_0                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef871b2203dbd43703a386813525df8"> 5523</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_ECCPS_1                   ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ac9de3e357eb07f3d7984f52240b30"> 5524</a></span>&#160;<span class="preprocessor">#define  FMC_PCR_ECCPS_2                   ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aebba9887843a75f0d74a1aadfaec5c"> 5527</a></span>&#160;<span class="preprocessor">#define  FMC_SR_IRS                        ((uint32_t)0x01U)               </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e176fe54bfbadddf0d5a1c604717c2"> 5528</a></span>&#160;<span class="preprocessor">#define  FMC_SR_ILS                        ((uint32_t)0x02U)               </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b08396fc575bea43e7cdcf5f1c2e46"> 5529</a></span>&#160;<span class="preprocessor">#define  FMC_SR_IFS                        ((uint32_t)0x04U)               </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aaa1d8af3b7c74a2d35ef2516a7de31"> 5530</a></span>&#160;<span class="preprocessor">#define  FMC_SR_IREN                       ((uint32_t)0x08U)               </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4249519a136c06341a8b3573aa3cc74d"> 5531</a></span>&#160;<span class="preprocessor">#define  FMC_SR_ILEN                       ((uint32_t)0x10U)               </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eb6a944e89ae29d338c46aa444ff1c"> 5532</a></span>&#160;<span class="preprocessor">#define  FMC_SR_IFEN                       ((uint32_t)0x20U)               </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92ff4285fb3cb9a2ea538348090006e0"> 5533</a></span>&#160;<span class="preprocessor">#define  FMC_SR_FEMPT                      ((uint32_t)0x40U)               </span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf9ec43858f19e11a8cc95b6be23ec28"> 5536</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2                  ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabff2ab899de7facdad4df0de85d134f3"> 5537</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_0                ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250d311bd5a6576567ac0403e13b777"> 5538</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_1                ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae155f5a93bcaad77c06febba82a5c5bf"> 5539</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_2                ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ea4c7ad569b5ca95cd1955851576cf"> 5540</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_3                ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb8b3585e3eff7bc67dc76e90c301974"> 5541</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_4                ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3302817d057bf5fb99fd86aeb800478"> 5542</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_5                ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcfebe1dc164d92ac03cbf00812855ab"> 5543</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_6                ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af1a6a4d991d0959e2909becc0bb128"> 5544</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMSET2_7                ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba8ee96f431578086f956923ecc8b58"> 5546</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2                 ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53883a5622a34a551c821938c4e5f3ba"> 5547</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_0               ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8ed4670abb84f283a56571a87803a4"> 5548</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_1               ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe43661ffd148eb2ae74a45d5ca5842"> 5549</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_2               ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699d1a307a0a844fa38d3ce930ade5a0"> 5550</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_3               ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e0a5ec08e7ef96016c166b3762b0cb"> 5551</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_4               ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1075225e69367ae3557eb31b2969c7"> 5552</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_5               ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d307f1f7697f772989142dde3a849f"> 5553</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_6               ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82886d348e48baff74ed43b30461998"> 5554</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMWAIT2_7               ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c3b686baf4db6f22ec2ffeae871242"> 5556</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2                 ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53b91b9759857228c7bbac3ad18b90"> 5557</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_0               ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6366f597ee1837cfc3c57a7cf946ad"> 5558</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_1               ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf509d0c8e1c523d1bd9f003520443ffe"> 5559</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_2               ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c334215d2ea7dcb682d70781cedd4a"> 5560</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_3               ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbfb9791c79d5b02da2eb65781184f07"> 5561</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_4               ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67df9ff6ccbba2c26b0c32d0e4148bb3"> 5562</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_5               ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6999db37014d4414cc18c22f814eb66e"> 5563</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_6               ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga686d03abe605d9c65cfae15a21400602"> 5564</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHOLD2_7               ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1762c8fdd367eebcfbbfa9d096db1968"> 5566</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2                  ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc0aaf555f7572ca553bd647109854c"> 5567</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_0                ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7474fbda4597be19aeae94c2b049c6"> 5568</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_1                ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f3594df7a7f83d1ac0c8005e8e9642"> 5569</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_2                ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5edbaa04810150bf3e3465c5b278fbf"> 5570</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_3                ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5968e21ee6dc924913d8e41a1683b79"> 5571</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_4                ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92feb7c9915726c0ec0d3a9cdbce261f"> 5572</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_5                ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e248db788ea16b525f48007a16d83c1"> 5573</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_6                ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf92baa38b1e78c19edb40b8ee5051f7"> 5574</a></span>&#160;<span class="preprocessor">#define  FMC_PMEM_MEMHIZ2_7                ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d2f12d56ac282f6ef08dc3b2c8b800"> 5577</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2                  ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae67faa619144e6751e2e3d8e82a96f"> 5578</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_0                ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d91e14b4b77ef673b2e9c17bd961d2"> 5579</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_1                ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ecb5cc5f03397aeed86137988ef9947"> 5580</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_2                ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2583bee17fddafa4a836f4344bff05b0"> 5581</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_3                ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8057447a8fea96725a1dc5423ac55563"> 5582</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_4                ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc14340db51843748c1a05ec793b886"> 5583</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_5                ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61dc306530ee495843516b869b0c6caa"> 5584</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_6                ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7caa18a42797e3f057b1ac77c312f19"> 5585</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTSET2_7                ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07884f3c641344b592ba70ee698d98a2"> 5587</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2                 ((uint32_t)0x0000FF00U)        </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf61242daf7a07df2ea2bda6199a13154"> 5588</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_0               ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7985a20e551d89cad0d5e7eebe81151b"> 5589</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_1               ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027de6b2d197bd7bfe72fa0e02a3f4ce"> 5590</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_2               ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8954264cd756eecf37bb39d02f0b997f"> 5591</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_3               ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab315599f533370135bee45de8c54a024"> 5592</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_4               ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c8f8c4c84913aeda73b673e1571db8"> 5593</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_5               ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefc038f7d441e26767583a0a2f69f2f"> 5594</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_6               ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2042be49ba0fe59b64e4fc7613aa659c"> 5595</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTWAIT2_7               ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228bdf62b7c97cfab5289f53e0b3755e"> 5597</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2                 ((uint32_t)0x00FF0000U)        </span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba2899a30e61a5e596a1171420a2d7b"> 5598</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_0               ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818560f3774b33f076727fd03badaff"> 5599</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_1               ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84cf33f89f66750dcacba11f48524cb4"> 5600</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_2               ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f4b02ab13d467acbd8a2f05a5715bf"> 5601</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_3               ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab54276b088c31d7326a679cc1cdfd26e"> 5602</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_4               ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1a5c87044cd0bedcd309f2380479c7"> 5603</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_5               ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99727b7474f7d844609f8ad5eb94a940"> 5604</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_6               ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9a97ebdd3096bb08c68240b2decc5d"> 5605</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHOLD2_7               ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d10dc0140d507f2a9815a7381e7acb3"> 5607</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2                  ((uint32_t)0xFF000000U)        </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e69f1d1db7bcb6bab1087fe7369e0b1"> 5608</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_0                ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd2378e9cddebab0e925e24efb85cf56"> 5609</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_1                ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064efd9d274ca82dce39deea5f805e21"> 5610</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_2                ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c7e260187ebf5193134efdf93f1c95"> 5611</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_3                ((uint32_t)0x08000000U)        </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9e09d970126e371134ebbe2d632958"> 5612</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_4                ((uint32_t)0x10000000U)        </span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b24c5276738626f787e9841fe286a"> 5613</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_5                ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafef92c6ce88f0e8bc57175325768be29"> 5614</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_6                ((uint32_t)0x40000000U)        </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a3bf2e8a2c65c708159d23d42422ad"> 5615</a></span>&#160;<span class="preprocessor">#define  FMC_PATT_ATTHIZ2_7                ((uint32_t)0x80000000U)        </span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_ECCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d459ac4278e14f788e05ac794a9ae46"> 5618</a></span>&#160;<span class="preprocessor">#define  FMC_ECCR_ECC2                     ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eeb21e821732533aaae6604ff44098e"> 5621</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC                       ((uint32_t)0x00000003U)        </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77ce176bb5e50cefc098079a97d8d5"> 5622</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34dcfde54fd9a2be2c0273ce33b48ea"> 5623</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ba0a387944cfabbe55a7423bb236e1"> 5625</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR                       ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42647032ded6e7d7ed7d497e26983fd2"> 5626</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR_0                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c94c1ad102bcb4a5a1304baf47c190b"> 5627</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR_1                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bb45a38d71be0faba70883a40ed456"> 5629</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID                     ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ece1d444304cb8ca5184b3e00c40aaf"> 5630</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID_0                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f08d41e53e7cb8d7e3a64b44c9dfc9f"> 5631</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID_1                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4880d6d6e02e44a16dae8020fb1fd5b1"> 5633</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NB                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde0761dd55b3f9abbd0b9a9c4397362"> 5635</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS                      ((uint32_t)0x00000180U)        </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9287c6c1e6e668b192ddb5cc52d877"> 5636</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS_0                    ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc709516fcca82dccba70b916bea936"> 5637</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS_1                    ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff88cdf28fdd800474bd01ecc68fa5e"> 5639</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_WP                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4"> 5641</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK                    ((uint32_t)0x00000C00U)        </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1438cad23e58ed57fc58e8c567ddb09a"> 5642</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK_0                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabafbe1377c6a11ab01f45958abf0a391"> 5643</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK_1                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262"> 5645</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RBURST                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcbd27dae5f45c02cdc1b27d2838d767"> 5647</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE                    ((uint32_t)0x00006000U)        </span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30757c25f6c892dad5bd70b8fda36ec6"> 5648</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE_0                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab382ba7323cfed86e4bdd97b61a65245"> 5649</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE_1                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0982eb0da5e6394745a0bba1ec6ab2"> 5652</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC                       ((uint32_t)0x00000003U)        </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04cb11d5d348b79a55b24f43907d7123"> 5653</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC_0                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84cda239ab3a083f42ac688db9dace08"> 5654</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC_1                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5721d733e1a90dd7f4da4e192d3b293e"> 5656</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR                       ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b66a00e4ca6f82e3dc696299512a5e"> 5657</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR_0                     ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77079a4b136d6464a4864348f6ed8e5"> 5658</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR_1                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f865acf3fb16992b8fb3b4875e52c72"> 5660</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID                     ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2624ab2f7e3a574d2e1bb68001b19749"> 5661</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID_0                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2e16efaa9e4b7b585968f4ca7d46d4"> 5662</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID_1                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b213d7d47df2e3d7d860de93249d25"> 5664</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NB                       ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc67e86f49b5e5bc252db77c219bfad4"> 5666</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS                      ((uint32_t)0x00000180U)        </span></div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1d268650f96863b222913c88368eb56"> 5667</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS_0                    ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2a62112efb48cae7a39f38bf643d1c"> 5668</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS_1                    ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6676a3d4b2f3096a95928a40bbf48e6f"> 5670</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_WP                       ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d10ae3adcfdd26e732c039e238b90da"> 5672</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK                    ((uint32_t)0x00000C00U)        </span></div><div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3744cbf66fea30d6a5e66022c57917"> 5673</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK_0                  ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4624250c37f3b77ed7787845622b0c"> 5674</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK_1                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c2a2e6358beff4912f952dc1bc4557"> 5676</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RBURST                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb23a935989b8683e9a8ab246082e5b"> 5678</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE                    ((uint32_t)0x00006000U)        </span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6333b0bf43ef34d8864ab34ea2d42c0"> 5679</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE_0                  ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade33cd62a438bd16d13aadfdb11327a7"> 5680</a></span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE_1                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6ebfa7b3b1a412aa1f9f623655b4a8"> 5683</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD                     ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a65bd1df8c53a5b3d0bb81a1aed6b9"> 5684</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ac9cc8898890e53fe81f45bbc75a1f4"> 5685</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f1a5b22dcab38cecf96f6d48d67e06"> 5686</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a18e29b2caa3109ca6190316b353a71"> 5687</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_3                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47630734e66766d09fcab1e568a2db95"> 5689</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR                     ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ecc928d02b0fd223264b969da9c1f5"> 5690</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_0                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47a110321def54269a5bae3db0583b5"> 5691</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_1                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5da5e97cdd11996cd9285c9189cf5bb"> 5692</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_2                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521d56904fcb04ba8a4d06786575afc5"> 5693</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_3                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48919a6cbb4b2a2e943c710a23a4bd43"> 5695</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS                     ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc313caf5f3afe6c6ed4eed48cd00991"> 5696</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_0                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ee04f77f426a046d9c724d36a3fc2"> 5697</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_1                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166ee3ebfe67ee4a9432c178c19ee326"> 5698</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_2                   ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c8a3febfdda6e8bf856649097983f0"> 5699</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_3                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0123ad7b93374bbc08987a4143bcd3"> 5701</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC                      ((uint32_t)0x0000F000U)        </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ae2a22e786b7416d484fc234d86b10"> 5702</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_0                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3130dc62df22338b4a181932ecba52"> 5703</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_1                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61770b59be337ac150b6a6dda30d0928"> 5704</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_2                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb44a3c894f28dd39c934ec90ba56ac"> 5706</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR                      ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4a2cb5d74a8a0b6d9ef2bb3a8ac781f"> 5707</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_0                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d356f656fbc88753fe637caebe37"> 5708</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_1                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad443346f5bb1b7ddf47471fecbaec2c1"> 5709</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_2                    ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c"> 5711</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP                      ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8581d15fe4e560a014896c764019cba"> 5712</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_0                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d6e564ff6dcde17c36d1c14f1460e2"> 5713</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_1                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7295928b5b8f8bbbde3871fc42fbacd4"> 5714</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_2                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab70da38dd9906e2f4c20e3c029a40f28"> 5716</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD                     ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee29cd619ba23cb0652169968711f3c1"> 5717</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_0                   ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259e4554f155c465dc00b1f644132be7"> 5718</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_1                   ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3507aff00a50ada81d1e34c56b60340c"> 5719</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_2                   ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcb04798f181d45a5feb2dee5efa326"> 5722</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD                     ((uint32_t)0x0000000FU)        </span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393c00740e38c011ec5474f34cc28faf"> 5723</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676938ed1cdf5e9fdc48097282779362"> 5724</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0b7233ba3dcaeae3927d9f700a47f5"> 5725</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaceaee2b72f3945ded886fa7050c6267"> 5726</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_3                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7005c4b941100b2ae35bf3ed9e90dac1"> 5728</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR                     ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37364fdcf558b6db14293c1d9a155b35"> 5729</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_0                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c2d2d781a3e721509e14bd3d955625b"> 5730</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_1                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga333459bc23f9a2b6c3e6392914d6cfbd"> 5731</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_2                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1eb72ec423c9ef57606a0caff36963a"> 5732</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_3                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ec97481c061ce0fb57b5650e236c2c"> 5734</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS                     ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25c115354ca524d0e54863910d955f7e"> 5735</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_0                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8be8d2631508ffa660f2a18160eec14"> 5736</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_1                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807a56b8f7805e6030a91a33033f01c4"> 5737</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_2                   ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0e239772b03c1c099300b4ff35614e"> 5738</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_3                   ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971ae41a2beb317513258a4540b2919d"> 5740</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC                      ((uint32_t)0x0000F000U)        </span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638d26afde1f082a0b9ac2620cd3e719"> 5741</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_0                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110a611c1b3b6f19ba938b3608722618"> 5742</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_1                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39e70a22e12291dfd597ab670302dcf"> 5743</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_2                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae356412f329f41bfff202e63d4bd7"> 5745</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR                      ((uint32_t)0x000F0000U)        </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80441ef137e696c0bc86810ebc3a9591"> 5746</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_0                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca7e3d279d6e2e7c8916732569cc320"> 5747</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_1                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d06b1b22b19b119573251be53f71d9"> 5748</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_2                    ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf1c956f8c94cb9cba9c1f557da586b8"> 5750</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP                      ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21507a52ac22d6140456663d010228e1"> 5751</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_0                    ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c3377be5aef1b63835494e087d888c"> 5752</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_1                    ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7c8388e19ae4a72c129f8e833bdfd76"> 5753</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_2                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c1654c57366fa4fc8837bf3af09f383"> 5755</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD                     ((uint32_t)0x0F000000U)        </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04835087694f81fb7cd48ee9c92662d6"> 5756</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_0                   ((uint32_t)0x01000000U)        </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae998d2cd523e6beee400d63cab203a45"> 5757</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_1                   ((uint32_t)0x02000000U)        </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d37d3e8661d7e4531eadb21e3d8d9c"> 5758</a></span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_2                   ((uint32_t)0x04000000U)        </span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCMR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b461484a0933d1a4986e421e5d526f"> 5761</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE                     ((uint32_t)0x00000007U)        </span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d3ec6d41090e91f8fa0e51cf8661ed6"> 5762</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6b9bcd474c6c4d2191a0cd769a8c25"> 5763</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a48f0ad4ac8ab284d36d50cbe905c6d"> 5764</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87be0a3520cec2885d2fc16589b97ba0"> 5766</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_CTB2                     ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9"> 5768</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_CTB1                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a"> 5770</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS                     ((uint32_t)0x000001E0U)        </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7774d6dc5ef85052d769d37508c8491a"> 5771</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_0                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749af2383a457a11b43f5edbb599ac88"> 5772</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_1                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ece2d58060d8ffdd97b6d34cab58f"> 5773</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_2                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03d9be7436176323dbb83df4cee39a2b"> 5774</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_3                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38d24d604092db07d03256b149437920"> 5776</a></span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MRD                      ((uint32_t)0x003FFE00U)        </span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDRTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81edf1f7343fe344297dd376cd46fc22"> 5779</a></span>&#160;<span class="preprocessor">#define  FMC_SDRTR_CRE                      ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481bad1d54c3eae0b2581c867b5e0e68"> 5781</a></span>&#160;<span class="preprocessor">#define  FMC_SDRTR_COUNT                    ((uint32_t)0x00003FFEU)        </span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0a57affeb0e260988e4c2b4f732e19"> 5783</a></span>&#160;<span class="preprocessor">#define  FMC_SDRTR_REIE                     ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDSR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6122b8dc3cac5ac09342b843b36ae36d"> 5786</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_RE                        ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258c6e1bc24052baac9319394072e929"> 5788</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1                    ((uint32_t)0x00000006U)        </span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfebd747cc0903d32a7e34e498ae665"> 5789</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1_0                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fd27fa69758aa02dec28e01b79ffc2e"> 5790</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1_1                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c0603a55b13a06b5100bd9bf970238"> 5792</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2                    ((uint32_t)0x00000018U)        </span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ac465d213b069576f0723fa1f2284e6"> 5793</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2_0                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54f34b5663ef3b2574b9315d17512cc"> 5794</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2_1                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fac2c6ca51889b974cae07f51839b"> 5795</a></span>&#160;<span class="preprocessor">#define  FMC_SDSR_BUSY                      ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 5803</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                    ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 5804</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 5805</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;</div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 5807</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                    ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 5808</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 5809</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;</div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 5811</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                    ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 5812</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 5813</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;</div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 5815</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                    ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 5816</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 5817</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1                  ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;</div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 5819</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                    ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 5820</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 5821</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;</div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 5823</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                    ((uint32_t)0x00000C00U)</span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 5824</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0                  ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 5825</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;</div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 5827</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                    ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 5828</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 5829</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 5831</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                    ((uint32_t)0x0000C000U)</span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 5832</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0                  ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 5833</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678"> 5835</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                    ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 5836</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 5837</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;</div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 5839</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                    ((uint32_t)0x000C0000U)</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 5840</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 5841</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;</div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 5843</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10                   ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 5844</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0                 ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 5845</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1                 ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474"> 5847</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11                   ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 5848</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0                 ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 5849</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1                 ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;</div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597"> 5851</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12                   ((uint32_t)0x03000000U)</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 5852</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0                 ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 5853</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1                 ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;</div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 5855</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13                   ((uint32_t)0x0C000000U)</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 5856</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 5857</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;</div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 5859</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14                   ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 5860</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 5861</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;</div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 5863</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15                   ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 5864</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 5865</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 5868</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 5869</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 5870</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 5871</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 5872</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 5873</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                     ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 5874</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 5875</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                     ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 5876</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 5877</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 5878</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                    ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 5879</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                    ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 5880</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                    ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 5881</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                    ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 5882</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                    ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 5883</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                    ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 5886</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0               ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 5887</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 5888</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 5890</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1               ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 5891</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 5892</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;</div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 5894</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2               ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 5895</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0             ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 5896</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;</div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 5898</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3               ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 5899</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 5900</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;</div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 5902</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4               ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 5903</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 5904</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1             ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 5906</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5               ((uint32_t)0x00000C00U)</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 5907</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 5908</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1             ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;</div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76"> 5910</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6               ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46"> 5911</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0             ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 5912</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1             ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;</div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 5914</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7               ((uint32_t)0x0000C000U)</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 5915</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0             ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 5916</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;</div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335"> 5918</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8               ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6"> 5919</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 5920</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;</div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5"> 5922</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9               ((uint32_t)0x000C0000U)</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1"> 5923</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0             ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95"> 5924</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1             ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;</div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 5926</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10              ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 5927</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8"> 5928</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1            ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;</div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 5930</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11              ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 5931</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0            ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc"> 5932</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1            ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;</div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99"> 5934</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12              ((uint32_t)0x03000000U)</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af"> 5935</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 5936</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;</div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 5938</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13              ((uint32_t)0x0C000000U)</span></div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 5939</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0            ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029"> 5940</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1            ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;</div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f"> 5942</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14              ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 5943</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0            ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 5944</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1            ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;</div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 5946</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15              ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8"> 5947</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0            ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 5948</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1            ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 5951</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                    ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 5952</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 5953</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;</div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 5955</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                    ((uint32_t)0x0000000CU)</span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 5956</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 5957</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;</div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 5959</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                    ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 5960</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 5961</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 5963</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                    ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 5964</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 5965</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                  ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e"> 5967</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                    ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 5968</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 5969</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;</div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 5971</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                    ((uint32_t)0x00000C00U)</span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 5972</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                  ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 5973</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;</div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 5975</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                    ((uint32_t)0x00003000U)</span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 5976</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 5977</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;</div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 5979</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                    ((uint32_t)0x0000C000U)</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 5980</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                  ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 5981</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;</div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 5983</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                    ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 5984</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 5985</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;</div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 5987</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                    ((uint32_t)0x000C0000U)</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 5988</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                  ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 5989</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                  ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;</div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 5991</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10                   ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 5992</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                 ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 5993</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                 ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;</div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 5995</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11                   ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 5996</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                 ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 5997</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                 ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;</div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 5999</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12                   ((uint32_t)0x03000000U)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 6000</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                 ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 6001</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                 ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;</div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 6003</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13                   ((uint32_t)0x0C000000U)</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 6004</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                 ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 6005</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;</div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 6007</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14                   ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 6008</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 6009</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;</div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 6011</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15                   ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c"> 6012</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 6013</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;</div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7691154d734ec08089eb3dc28a369726"> 6016</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 6017</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 6018</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 6019</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 6020</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 6021</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 6022</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 6023</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 6024</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 6025</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff38e1078878bdd79375295e7ab829b5"> 6026</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 6027</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec151d78711f0274d3ab5b239884e645"> 6028</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6771a14a3c52f397295737e509633b05"> 6029</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 6030</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 6031</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5485fbd720ed7ddb22eb3ec11245efbc"> 6033</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf13669e5ac3f49834766cd99be03a0d7"> 6034</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3936b414ffd9d8a7a546ecf5bee71c3"> 6035</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba6136975598a69ca053a924534829f2"> 6036</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3</span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4b22966bfccc5de30156b87a60db42a"> 6037</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503034ab19d01c3c5535208dbdaa5160"> 6038</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5</span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b972f5d1e519823d58098533346aa2"> 6039</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6</span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1360495ee0a8ee3f1a6e858744b76693"> 6040</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7</span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0999b31939326c4558ff7383fb1d45c3"> 6041</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86496faba77364680e3abb58b99636b3"> 6042</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9</span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f82a10903250be4e628771b0276761"> 6043</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10</span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3d81079aa482c4670efbe56da9c827"> 6044</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53e6338143d8457b3db5c6846349910"> 6045</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12</span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afdc7a368dcf575096f85deaea5ef01"> 6046</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13</span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecbcd9d656d45bb5de5da1506ed1234"> 6047</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14</span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63220a77d16ca7e1475c67cfdf1ad8fd"> 6048</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 6051</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7680b11616859cd0f462703224511fb2"> 6052</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 6053</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 6054</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 6055</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 6056</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202234d8f40086f6343e30597b52c838"> 6057</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 6058</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 6059</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f53481a7575ebb0eb5477950673188"> 6060</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 6061</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6022058342e528d097d2d352ccb3210c"> 6062</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 6063</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 6064</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 6065</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 6066</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29dbb08cef82cec8fac9a0044f80d31b"> 6068</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b10e532cafe20fe2c2e7afa91150b3"> 6069</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d55284e587dfd6357e124fc8ab4014"> 6070</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7272497c2d79c2651812c716f5f00"> 6071</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1b9031a6c8ae6e1c1b7f8affb5689e"> 6072</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd860ae29854fe80c9e410e7e6cc957"> 6073</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b2cd9cf5cae35759f2b38cc0020a06"> 6074</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6427032856cd00e7a0b87279cf8e85"> 6075</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f30b73464b5d452c0217349b5294fe2"> 6076</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b3f0dd86d1dd8edbe20c09412e2297"> 6077</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf471b28dec1fdf0916e7beaa87d902a4"> 6078</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac73a7dd714babf1ab5894b4460dacc"> 6079</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcfc202ec3ee578aee32375a092a23d"> 6080</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f9a8a4dcf381e58a0ab84c3744d063"> 6081</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b35b661a670ae2afd11258398b7fb1"> 6082</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga267734cd2559e9cbf5c4041720e16d1e"> 6083</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 6086</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 6087</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 6088</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 6089</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 6090</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 6091</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 6092</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 6093</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 6094</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 6095</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 6096</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 6097</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 6098</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 6099</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 6100</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 6101</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 6102</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 6103</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                       ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 6104</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                       ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 6105</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                       ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 6106</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                       ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 6107</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                       ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 6108</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                       ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 6109</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                       ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 6110</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                       ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 6111</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 6112</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                      ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 6113</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                      ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 6114</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                      ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 6115</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                      ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 6116</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                      ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 6117</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                      ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 6120</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 6121</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 6122</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 6123</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 6124</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 6125</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 6126</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 6127</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 6128</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 6129</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 6130</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 6131</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 6132</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 6133</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 6134</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 6135</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 6136</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 6144</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 6145</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 6146</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 6147</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 6148</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 6149</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 6150</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 6151</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 6152</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 6153</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 6154</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 6155</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint32_t)0x00001000U)     </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 6156</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint32_t)0x00002000U)     </span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 6157</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 6160</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint32_t)0x0000003FU)     </span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 6161</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 6162</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 6163</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 6164</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 6165</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 6166</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 6168</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 6169</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 6170</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 6171</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 6172</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint32_t)0x00001000U)     </span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 6175</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint32_t)0x000000FEU)     </span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 6176</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint32_t)0x00000300U)     </span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 6178</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 6179</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 6180</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 6181</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 6182</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 6183</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 6184</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 6185</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 6186</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 6187</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 6189</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 6192</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 6193</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint32_t)0x000000FEU)        </span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 6196</a></span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 6199</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 6200</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 6201</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 6202</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 6203</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 6204</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 6205</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 6206</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 6207</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 6208</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 6209</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 6210</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint32_t)0x00001000U)     </span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 6211</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 6212</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 6215</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 6216</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 6217</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 6218</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 6219</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 6220</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 6221</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 6222</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint32_t)0x0000FF00U)     </span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 6225</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint32_t)0x00000FFFU)     </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 6226</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 6227</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 6230</a></span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint32_t)0x0000003FU)     </span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 6233</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_DNF                        ((uint32_t)0x0000000FU)     </span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 6234</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_ANOFF                      ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 6242</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 6245</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint32_t)0x07U)               </span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 6246</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint32_t)0x01U)               </span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 6247</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint32_t)0x02U)               </span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 6248</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint32_t)0x04U)               </span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 6251</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint32_t)0x0FFFU)            </span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 6254</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint32_t)0x01U)               </span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 6255</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint32_t)0x02U)               </span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">/*                      LCD-TFT Display Controller (LTDC)                     */</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="comment">/********************  Bit definition for LTDC_SSCR register  *****************/</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;</div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89c121ca98d7b5ccc3f0f7febf4eece"> 6266</a></span>&#160;<span class="preprocessor">#define LTDC_SSCR_VSH                       ((uint32_t)0x000007FFU)              </span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga907f3558ae8795a88438115a0f4b9ea5"> 6267</a></span>&#160;<span class="preprocessor">#define LTDC_SSCR_HSW                       ((uint32_t)0x0FFF0000U)              </span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_BPCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;</div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535b0212401c5e7d4ed501432785cdc6"> 6271</a></span>&#160;<span class="preprocessor">#define LTDC_BPCR_AVBP                      ((uint32_t)0x000007FFU)              </span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935a2c30e44ad5c705ae26199f60782"> 6272</a></span>&#160;<span class="preprocessor">#define LTDC_BPCR_AHBP                      ((uint32_t)0x0FFF0000U)              </span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_AWCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;</div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf5508c9feeec2a3e17380a3a2f55e"> 6276</a></span>&#160;<span class="preprocessor">#define LTDC_AWCR_AAH                       ((uint32_t)0x000007FFU)              </span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a2a074b96e4a6f856d34efa93265baa"> 6277</a></span>&#160;<span class="preprocessor">#define LTDC_AWCR_AAW                       ((uint32_t)0x0FFF0000U)              </span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_TWCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;</div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab222ec4adc24cb96ba19ac718657980d"> 6281</a></span>&#160;<span class="preprocessor">#define LTDC_TWCR_TOTALH                    ((uint32_t)0x000007FFU)              </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9cb93332d3b62207e86bb7f3e126e0"> 6282</a></span>&#160;<span class="preprocessor">#define LTDC_TWCR_TOTALW                    ((uint32_t)0x0FFF0000U)              </span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_GCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;</div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf55426883a15eeb7222f2afdb474078c"> 6286</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_LTDCEN                     ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1686ca70b7713b92388428cec667f3e1"> 6287</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DBW                        ((uint32_t)0x00000070U)              </span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeda36ed8fd82123f98869492dfa44ac"> 6288</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DGW                        ((uint32_t)0x00000700U)              </span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0240de6352abcfc4efb15b7ebf576822"> 6289</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DRW                        ((uint32_t)0x00007000U)              </span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b39681c28f80712e4eef125eccc1e0"> 6290</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DEN                        ((uint32_t)0x00010000U)              </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3718fea213202d0fd836bfa24b744a10"> 6291</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_PCPOL                      ((uint32_t)0x10000000U)              </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b52f55ad6c0d4755ea7555661362bd0"> 6292</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DEPOL                      ((uint32_t)0x20000000U)              </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997a434c558ff322253a50f971176433"> 6293</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_VSPOL                      ((uint32_t)0x40000000U)              </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8773e0967763b93c618099e9d173936e"> 6294</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_HSPOL                      ((uint32_t)0x80000000U)              </span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae926ae4dfa16282de074099da8b22647"> 6297</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DTEN                       LTDC_GCR_DEN</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="comment">/********************  Bit definition for LTDC_SRCR register  *****************/</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bee9f0d3252c465422ad42a3e748c33"> 6301</a></span>&#160;<span class="preprocessor">#define LTDC_SRCR_IMR                      ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a469ec4989f09bd45c0fa1bcd8fbb0a"> 6302</a></span>&#160;<span class="preprocessor">#define LTDC_SRCR_VBR                      ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_BCCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;</div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17515cc05bb25a491a9f27d6740c0169"> 6306</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCBLUE                    ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8b89287c8bd118c951bf9466741561"> 6307</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCGREEN                   ((uint32_t)0x0000FF00U)              </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdd228eaac63eafbb44f5402f772495"> 6308</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCRED                     ((uint32_t)0x00FF0000U)              </span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_IER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;</div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga986f9c276c5c09d609099fb9df0466f0"> 6312</a></span>&#160;<span class="preprocessor">#define LTDC_IER_LIE                        ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e996a111de2bfbc7353ad721d23b62"> 6313</a></span>&#160;<span class="preprocessor">#define LTDC_IER_FUIE                       ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31521896ca3734d4ea2d8b0a8c53e6c"> 6314</a></span>&#160;<span class="preprocessor">#define LTDC_IER_TERRIE                     ((uint32_t)0x00000004U)              </span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b81bb2975282a8c97904fb27f379b6"> 6315</a></span>&#160;<span class="preprocessor">#define LTDC_IER_RRIE                       ((uint32_t)0x00000008U)              </span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;</div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1430a5052fa2be26d885e6019326f374"> 6319</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_LIF                        ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25511dce2346382813fbb8f38ed0afe"> 6320</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_FUIF                       ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d78d256e92cc8fd7c9180c16fe845b"> 6321</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_TERRIF                     ((uint32_t)0x00000004U)              </span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8735819d356373cd4ee6f5fdb4889fc"> 6322</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_RRIF                       ((uint32_t)0x00000008U)              </span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_ICR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;</div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15295bfc88388bbb0472e718dbb2e5e9"> 6326</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CLIF                       ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d2e96e5ac6c5a269131c6eadf5f552"> 6327</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CFUIF                      ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45dfff9d309c4a9b094930d8a2ae259a"> 6328</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CTERRIF                    ((uint32_t)0x00000004U)              </span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45709c66c8322628434d48bacdc9f92d"> 6329</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CRRIF                      ((uint32_t)0x00000008U)              </span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LIPCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;</div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1818ec63a734052e0b3652eb492a9cf3"> 6333</a></span>&#160;<span class="preprocessor">#define LTDC_LIPCR_LIPOS                    ((uint32_t)0x000007FFU)              </span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_CPSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;</div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5688f0180e7bacd368194e582eea441d"> 6337</a></span>&#160;<span class="preprocessor">#define LTDC_CPSR_CYPOS                     ((uint32_t)0x0000FFFFU)              </span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1056b9d14adcc3a2bd1057fcb71eec9"> 6338</a></span>&#160;<span class="preprocessor">#define LTDC_CPSR_CXPOS                     ((uint32_t)0xFFFF0000U)              </span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_CDSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;</div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4c498e3baf6490c83ae67b7859b1ce"> 6342</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_VDES                      ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3bfe7426e5ee59e4a136f408a09716"> 6343</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_HDES                      ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb94c249cec7aaa63803eb9e4d56863"> 6344</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_VSYNCS                    ((uint32_t)0x00000004U)              </span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9556e6ff6318d564c481fb022b9f254e"> 6345</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_HSYNCS                    ((uint32_t)0x00000008U)              </span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;</div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4137ed7793f1e0399d2d4184f73eceb"> 6349</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_LEN                       ((uint32_t)0x00000001U)              </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20578c97851c63d3c356bd3452e447f3"> 6350</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_COLKEN                    ((uint32_t)0x00000002U)              </span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed020e503cd29e946528c9ac63846d5"> 6351</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_CLUTEN                    ((uint32_t)0x00000010U)              </span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxWHPCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;</div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b9b7b4e2f5f9ea9d3ee20186d13623e"> 6355</a></span>&#160;<span class="preprocessor">#define LTDC_LxWHPCR_WHSTPOS                ((uint32_t)0x00000FFFU)              </span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad75b147ab755274aa4baca5541a6993e"> 6356</a></span>&#160;<span class="preprocessor">#define LTDC_LxWHPCR_WHSPPOS                ((uint32_t)0xFFFF0000U)              </span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxWVPCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;</div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa83711c9cfc27570784e119b69f5acd2"> 6360</a></span>&#160;<span class="preprocessor">#define LTDC_LxWVPCR_WVSTPOS                ((uint32_t)0x00000FFFU)              </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8339caa7759f7159bb2aec90f6af49f9"> 6361</a></span>&#160;<span class="preprocessor">#define LTDC_LxWVPCR_WVSPPOS                ((uint32_t)0xFFFF0000U)              </span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCKCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;</div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fec067b174a76fcf8ee14b86addc7fa"> 6365</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKBLUE                  ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979f0d91c15471854b39dced9923631a"> 6366</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKGREEN                 ((uint32_t)0x0000FF00U)              </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0da8eeba215cd5327332a557b77c87"> 6367</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKRED                   ((uint32_t)0x00FF0000U)              </span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxPFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;</div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6badb297e740d959d1971c6109a7f417"> 6371</a></span>&#160;<span class="preprocessor">#define LTDC_LxPFCR_PF                      ((uint32_t)0x00000007U)              </span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCACR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;</div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad538e4df55b9d97c61bca14d93346a3"> 6375</a></span>&#160;<span class="preprocessor">#define LTDC_LxCACR_CONSTA                  ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxDCCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;</div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f017addde6d63278ed0872f95e9978"> 6379</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCBLUE                  ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab49201f0db066d5578b6a5e9cd3753"> 6380</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCGREEN                 ((uint32_t)0x0000FF00U)              </span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bd39aae738ca9d3003a1fdb1805267"> 6381</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCRED                   ((uint32_t)0x00FF0000U)              </span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd6b290af2380f0e6d952200cc7b541"> 6382</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCALPHA                 ((uint32_t)0xFF000000U)              </span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxBFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;</div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28cd200b3c7cb36eeccff2c56fdd649"> 6386</a></span>&#160;<span class="preprocessor">#define LTDC_LxBFCR_BF2                     ((uint32_t)0x00000007U)              </span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a130d060626796428774293042188f2"> 6387</a></span>&#160;<span class="preprocessor">#define LTDC_LxBFCR_BF1                     ((uint32_t)0x00000700U)              </span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBAR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;</div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533aa67a63316950180faf61ef5b72a9"> 6391</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBAR_CFBADD                 ((uint32_t)0xFFFFFFFFU)              </span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBLR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;</div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga010df13cba684fbf65e8d4e0200bc8b8"> 6395</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLR_CFBLL                  ((uint32_t)0x00001FFFU)              </span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08649b490876b957949df5334c9bdafe"> 6396</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLR_CFBP                   ((uint32_t)0x1FFF0000U)              </span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBLNR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;</div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5209baf02f3685749b1f22ea9de5532"> 6400</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLNR_CFBLNBR               ((uint32_t)0x000007FFU)              </span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCLUTWR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;</div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae00786e8173c10ab75d240557a384590"> 6404</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_BLUE                  ((uint32_t)0x000000FFU)              </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69ebaef3fa5e207583c452383902745"> 6405</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_GREEN                 ((uint32_t)0x0000FF00U)              </span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a21e31959c31fcf180c38bb6090043"> 6406</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_RED                   ((uint32_t)0x00FF0000U)              </span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b936eefb3a3b537f4914a745d94a41"> 6407</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_CLUTADD               ((uint32_t)0xFF000000U)              </span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 6416</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 6417</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 6418</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 6419</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 6420</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010U)     </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 6422</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0U)     </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 6423</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 6424</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 6425</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 6428</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint32_t)0x00000000U)     </span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 6429</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint32_t)0x00000020U)     </span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 6430</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint32_t)0x00000040U)     </span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 6431</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint32_t)0x00000060U)     </span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 6432</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 6433</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint32_t)0x000000A0U)     </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 6434</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint32_t)0x000000C0U)     </span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 6435</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint32_t)0x000000E0U)     </span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 6436</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 6437</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FPDS                         ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 6438</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPLVDS                       ((uint32_t)0x00000400U)     </span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 6439</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRLVDS                       ((uint32_t)0x00000800U)     </span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 6440</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ADCDC1                       ((uint32_t)0x00002000U)     </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 6441</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS                          ((uint32_t)0x0000C000U)     </span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 6442</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 6443</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint32_t)0x00008000U)     </span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb849c6c4908d6f08f4fdc28d702522"> 6444</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ODEN                         ((uint32_t)0x00010000U)     </span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e865d13e084ed53bded37c3cdea173"> 6445</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ODSWEN                       ((uint32_t)0x00020000U)     </span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a"> 6446</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN                         ((uint32_t)0x000C0000U)     </span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9c44f47475e9bf0bd6feae67b1cb12b"> 6447</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN_0                       ((uint32_t)0x00040000U)     </span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab974d921fa98b211719002f5830bbae4"> 6448</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN_1                       ((uint32_t)0x00080000U)     </span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2"> 6451</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1c7718e2c1a57985f79776683bb5464"> 6452</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPUDS                        PWR_CR_LPLVDS     </span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c516cad11a310e8c5b560b00220d45"> 6453</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRUDS                        PWR_CR_MRLVDS     </span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 6456</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001U)     </span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 6457</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002U)     </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 6458</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004U)     </span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 6459</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRR                         ((uint32_t)0x00000008U)     </span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95285ed4947501c3847770cb400ce553"> 6460</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUPP                        ((uint32_t)0x00000080U)     </span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 6461</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint32_t)0x00000100U)     </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 6462</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRE                         ((uint32_t)0x00000200U)     </span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 6463</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VOSRDY                      ((uint32_t)0x00004000U)     </span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35dfabd53bc335d95d330442cdfac6d"> 6464</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_ODRDY                       ((uint32_t)0x00010000U)     </span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb55eb15d71248b59e36a158039f9b54"> 6465</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_ODSWRDY                     ((uint32_t)0x00020000U)     </span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f0172b9dcefa55d772d4cb0eed6687"> 6466</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_UDSWRDY                     ((uint32_t)0x000C0000U)     </span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017220a84cc5ab813eee18edd6309827"> 6469</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="comment">/*                                    QUADSPI                                 */</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="comment">/*****************  Bit definition for QUADSPI_CR register  *******************/</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050f00e199825fdcbf074c6c1f8607e3"> 6477</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_EN                           ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099d47035fb63f8793169d7f0eb0ae3"> 6478</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_ABORT                        ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7806b1bf9954ff72139fd657f193732"> 6479</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_DMAEN                        ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932b50af86c9c97f801efd75f342638a"> 6480</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TCEN                         ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac649059660621f63f0fad2475c9054de"> 6481</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_SSHIFT                       ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d442f814ee278094ea5a7a4c2f24c1b"> 6482</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_DFM                          ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ac5939ec9c764a0aef267fe8f43997f"> 6483</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FSEL                         ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e8164b4758a9259244923b602b3ea"> 6484</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES                       ((uint32_t)0x00001F00U)            </span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b1df0534f06672f13f5217d8b942fda"> 6485</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_0                     ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6034ffcd965470570df0267a2f36e09"> 6486</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_1                     ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa9f8b2ddef2989ea14891a945246ed"> 6487</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_2                     ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e30b2e06ae5bb034aca51d22e62df3"> 6488</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_3                     ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a2b98b98ad63532056464eace31495"> 6489</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_4                     ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25e8a6f3a65548cd3507bb01e1d505c4"> 6490</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TEIE                         ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b40d2fa562d560e20c1be773996e9ba"> 6491</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TCIE                         ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2045af0479b1dac21baee49c33e8e42f"> 6492</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTIE                         ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f95f4be636467b6fde77aa7a5785459"> 6493</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_SMIE                         ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24de4f12fa1b925837252613f85e4c94"> 6494</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TOIE                         ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d623300af29d42d1233140873c43db6"> 6495</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_APMS                         ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccf439c54bb374d15bb1407e3018e4a"> 6496</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PMM                          ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114d302227e035a45dc61fdf1ac1b779"> 6497</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER                    ((uint32_t)0xFF000000U)            </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44018ce9b9f5e21ee69d771d4f1a1dcb"> 6498</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_0                  ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44960d32d543a6dfe2612a6cf72d8a"> 6499</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_1                  ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ee950b5dab1f05c652ffc8b21a9259"> 6500</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_2                  ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3126745ce0a2f870d7b09495b29ce91"> 6501</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_3                  ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58dfd516bae32b8d19ffd45cc8cbc3d7"> 6502</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_4                  ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89cfe4ec270971a61482806696aa360e"> 6503</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_5                  ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c11da61bde5a9aab862255d7414716e"> 6504</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_6                  ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa0307ff5e7574420b1de28dfb8b8de"> 6505</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_7                  ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for QUADSPI_DCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8832f18ae10c2d8d1406182e340561bf"> 6508</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CKMODE                      ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63f0111a0ed3bcdcfabfd618da1909"> 6509</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT                        ((uint32_t)0x00000700U)            </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac912ef20933fcfb0a1618f78d4809a35"> 6510</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT_0                      ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6964dc08cfe39a49142c172efec76c62"> 6511</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT_1                      ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92c3f2d244cf216043f65940860f39ed"> 6512</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT_2                      ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf584e24757c37b02f1dd151c03e20561"> 6513</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE                       ((uint32_t)0x001F0000U)            </span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b38c1749d63fbc25b4889e3ee71d7f"> 6514</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_0                     ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac1753b7e0c6e3f01f76291740dbe50"> 6515</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_1                     ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0dd3908033d1ce13e014af1717f1daf"> 6516</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_2                     ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15ab2076eeba0416555a22092c48d14d"> 6517</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_3                     ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2adca5d3c832804f55b3b6a64a568404"> 6518</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_4                     ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cec647b2b62709c4518c4f82eb38b1d"> 6521</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_TEF                          ((uint32_t)0x00000001U)             </span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c813dad6149701606c0ff42663b64c9"> 6522</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_TCF                          ((uint32_t)0x00000002U)             </span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96f31e896e12ca3a3f2e836a115bb09"> 6523</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FTF                          ((uint32_t)0x00000004U)             </span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33328be6c9c4f951ba6d04c80ed846a5"> 6524</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_SMF                          ((uint32_t)0x00000008U)             </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76452c78d891392aad440842dc2882f6"> 6525</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_TOF                          ((uint32_t)0x00000010U)             </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27254c6ca941e4ca5d2f46e5bc7fdf0d"> 6526</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_BUSY                         ((uint32_t)0x00000020U)             </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d4c03a504a1e187cdac3f993580f050"> 6527</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL                       ((uint32_t)0x00003F00U)             </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b543df87964f189007a43b9e40ceff0"> 6528</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_0                     ((uint32_t)0x00000100U)             </span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c1c98656f98d83a8dcd02de01e31fd4"> 6529</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_1                     ((uint32_t)0x00000200U)             </span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0536d647e076719c92d916fc942ccff"> 6530</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_2                     ((uint32_t)0x00000400U)             </span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042090b1d941f98c41c9f44f907213d2"> 6531</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_3                     ((uint32_t)0x00000800U)             </span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1f36a9447834f08924f5f609f0e483"> 6532</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_4                     ((uint32_t)0x00001000U)             </span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43bb0b38eadd7011cec082ac07b9ed45"> 6533</a></span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_5                     ((uint32_t)0x00002000U)             </span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_FCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4884ff79878b8b4a9bbf4cab3719b72f"> 6536</a></span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CTEF                        ((uint32_t)0x00000001U)             </span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c6130ef9224cad78ad7c8161782886"> 6537</a></span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CTCF                        ((uint32_t)0x00000002U)             </span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4a83d65aa38256bcfa4e88621bc514"> 6538</a></span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CSMF                        ((uint32_t)0x00000008U)             </span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6694075780a7586b8a4dcaa97fd86dd"> 6539</a></span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CTOF                        ((uint32_t)0x00000010U)             </span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_DLR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fb9f95ad0078959c752e92cde27249"> 6542</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DLR_DL                        ((uint32_t)0xFFFFFFFFU)               </span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_CCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ed7a5064224daa407ad9029eb42b28"> 6545</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION                  ((uint32_t)0x000000FFU)            </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f02ca9ee2de236bf101677c7315f64"> 6546</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_0                ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b93936ee2691606c060068cc1582a2"> 6547</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_1                ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e3da4ebb8dcd8812b16642fef6151d"> 6548</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_2                ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61a0c03ebaa84cfc9a0b09a1694338f2"> 6549</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_3                ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d4bce02550b27b5f077062bda0f49"> 6550</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_4                ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347e33c15c4c8cf9e095742bc1a61b55"> 6551</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_5                ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bfd0ee905a21c2005ddc256e30612e"> 6552</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_6                ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8478c052a513583310db408860a57189"> 6553</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_7                ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f4596d166dc7ab94d2da7a5dd7539d"> 6554</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_IMODE                        ((uint32_t)0x00000300U)            </span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab695f13859f6781ad3e7628bf3a49e"> 6555</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_IMODE_0                      ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823ea8041e96d5f07da42bab62eff812"> 6556</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_IMODE_1                      ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9864b837f30e0a71c01f2e0bdb2aca"> 6557</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADMODE                       ((uint32_t)0x00000C00U)            </span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf621124ab63b71e0eb81bd3f5de5a692"> 6558</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADMODE_0                     ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b17d18d09eaa2d0b3964a8bba2987f"> 6559</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADMODE_1                     ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c1450a577fbd8a23f4eae6bacd19e0e"> 6560</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADSIZE                       ((uint32_t)0x00003000U)            </span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa8bcf22a33048f216cb2f4cb04a804c"> 6561</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADSIZE_0                     ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac494d4650497b178db83a0d2e2f76523"> 6562</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADSIZE_1                     ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f909348c71158503ac2c88920a83b47"> 6563</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABMODE                       ((uint32_t)0x0000C000U)            </span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479cace0fc2a6484e4d8972a5f6527f"> 6564</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABMODE_0                     ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5152b4a6f79afebad47e48b3b00164c"> 6565</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABMODE_1                     ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07e06ab4a72b1a656dc5109865c094cd"> 6566</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABSIZE                       ((uint32_t)0x00030000U)            </span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc04385fd4c11faea9bfc69abdaeffd4"> 6567</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABSIZE_0                     ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9edfe20cd5f17adf58431043c60e8e4d"> 6568</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABSIZE_1                     ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668f5eab7fce95556ef4a5d963b816e5"> 6569</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC                         ((uint32_t)0x007C0000U)            </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba2635c69450cc12a504e88d8dbd664"> 6570</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_0                       ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0567cffca85f5494bb9ec4e912f4c3"> 6571</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_1                       ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a065c845de2a5550f9acc413393a7fe"> 6572</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_2                       ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b45be145fa74cec1587c6193aeeae89"> 6573</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_3                       ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8544393d35dd78d4f3dcc51c4c1d20e"> 6574</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_4                       ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c416cd5ebdbcf7ba0a4c909dc83d9b6"> 6575</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DMODE                        ((uint32_t)0x03000000U)            </span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8dd1cabe88ebfc68fec73a3323fda"> 6576</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DMODE_0                      ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga620fa9db75387cc03044997325b2c291"> 6577</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DMODE_1                      ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bc946580d9e262135bec9bd61deef0"> 6578</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_FMODE                        ((uint32_t)0x0C000000U)            </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fffb292781550aa45bfa9c7794fd831"> 6579</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_FMODE_0                      ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ddd04f00327d4b6110472fc5627d7d0"> 6580</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_FMODE_1                      ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688f887b33af465540dbaf97ee924497"> 6581</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_SIOO                         ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcb43a53d42e435f766e61dd6dabb73e"> 6582</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DHHC                         ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884faae87510ac6026871e24a517f3d8"> 6583</a></span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DDRM                         ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac204c686bdf36b5d6e848467d4ce3d86"> 6585</a></span>&#160;<span class="preprocessor">#define  QUADSPI_AR_ADDRESS                       ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_ABR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec428dde9b33f356fb630b6944d9ab4"> 6588</a></span>&#160;<span class="preprocessor">#define  QUADSPI_ABR_ALTERNATE                    ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae10dc21fda848c12e954e5627f73fb1c"> 6591</a></span>&#160;<span class="preprocessor">#define  QUADSPI_DR_DATA                          ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PSMKR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b390cb9922c1fc26e0c2140f783806"> 6594</a></span>&#160;<span class="preprocessor">#define  QUADSPI_PSMKR_MASK                       ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PSMAR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539a30463ce63b7e73fdf85292296d1c"> 6597</a></span>&#160;<span class="preprocessor">#define  QUADSPI_PSMAR_MATCH                      ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PIR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c199545122e685c22c56c3cb89cb22"> 6600</a></span>&#160;<span class="preprocessor">#define  QUADSPI_PIR_INTERVAL                     ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_LPTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18ac0dc4be5d70af1fbbfb7443d8c49"> 6603</a></span>&#160;<span class="preprocessor">#define  QUADSPI_LPTR_TIMEOUT                     ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 6611</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 6612</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;</div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 6614</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8U)</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 6615</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_0                    ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 6616</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_1                    ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 6617</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_2                    ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 6618</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_3                    ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 6619</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_4                    ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 6621</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00U)</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 6622</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 6623</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 6624</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_2                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 6625</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_3                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 6626</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_4                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 6627</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_5                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 6628</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_6                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 6629</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_7                     ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 6631</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 6632</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 6633</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 6634</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 6635</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 6636</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133"> 6637</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLI2SON                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46"> 6638</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLI2SRDY                    ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b"> 6639</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLSAION                     ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d"> 6640</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLSAIRDY                    ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 6643</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM                    ((uint32_t)0x0000003FU)</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 6644</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_0                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 6645</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_1                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 6646</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_2                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 6647</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_3                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 6648</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_4                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 6649</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_5                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;</div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 6651</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN                     ((uint32_t)0x00007FC0U)</span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 6652</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_0                   ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 6653</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_1                   ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 6654</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_2                   ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 6655</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_3                   ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 6656</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_4                   ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 6657</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_5                   ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 6658</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_6                   ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54"> 6659</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_7                   ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 6660</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_8                   ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;</div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d"> 6662</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP                    ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 6663</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_0                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 6664</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_1                  ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;</div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 6666</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587"> 6667</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSE              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 6668</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSI              ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;</div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1"> 6670</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ                    ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 6671</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_0                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 6672</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_1                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 6673</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_2                  ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 6674</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_3                  ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;</div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050"> 6676</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR                    ((uint32_t)0x70000000U)</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 6677</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_0                  ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 6678</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_1                  ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39"> 6679</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_2                  ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;</div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;</div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 6684</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003U)        </span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 6685</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 6686</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 6688</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 6689</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 6690</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 6693</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 6694</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 6695</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 6697</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 6698</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 6699</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 6702</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 6703</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 6704</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 6705</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 6706</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 6708</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 6709</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 6710</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090U)        </span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 6711</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0U)        </span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 6712</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0U)        </span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 6713</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0U)        </span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 6714</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0U)        </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 6715</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0U)        </span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 6716</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0U)        </span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 6719</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00001C00U)        </span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 6720</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 6721</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 6722</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 6724</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 6725</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 6726</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00001400U)        </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 6727</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00001800U)        </span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 6728</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00001C00U)        </span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 6731</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x0000E000U)        </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 6732</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 6733</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 6734</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 6736</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 6737</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 6738</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x0000A000U)        </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 6739</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x0000C000U)        </span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 6740</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x0000E000U)        </span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83"> 6743</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE                     ((uint32_t)0x001F0000U)</span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 6744</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_0                   ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 6745</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_1                   ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb"> 6746</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_2                   ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 6747</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_3                   ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 6748</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_4                   ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;</div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4"> 6751</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1                       ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 6752</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_0                     ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 6753</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_1                     ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;</div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412"> 6755</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_I2SSRC                     ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;</div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5"> 6757</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE                    ((uint32_t)0x07000000U)</span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 6758</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_0                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 6759</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_1                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 6760</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_2                  ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;</div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae387252f29b6f98cc1fffc4fa0719b6e"> 6762</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE                    ((uint32_t)0x38000000U)</span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 6763</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_0                  ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 6764</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_1                  ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 6765</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_2                  ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;</div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244"> 6767</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2                       ((uint32_t)0xC0000000U)</span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd"> 6768</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_0                     ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a"> 6769</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_1                     ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;</div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 6772</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 6773</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 6774</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 6775</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 6776</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad338d8663c078cf3d73e4bfaa44da093"> 6777</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYF                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33085822ed319bf2549742043e56f55f"> 6778</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYF                  ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 6779</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 6780</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 6781</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 6782</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 6783</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 6784</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc"> 6785</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYIE                 ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470"> 6786</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYIE                 ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 6787</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 6788</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 6789</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 6790</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 6791</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e79cc7236f5f76cb97c8012771e6bb"> 6792</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYC                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425b11a624411ace33a1884128175f4f"> 6793</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYC                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 6794</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;</div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e"> 6797</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOARST               ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97"> 6798</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOBRST               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef"> 6799</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOCRST               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337"> 6800</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIODRST               ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184"> 6801</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOERST               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00b21dc4408295d374a4970ea5ae751"> 6802</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOFRST               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50322b0db25b2204aa114c4c29847051"> 6803</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOGRST               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd"> 6804</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOHRST               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5180658a02a87b501ab3f250593905b"> 6805</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOIRST               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fbf13bedd2885311c00811bbfbf2fa"> 6806</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOJRST               ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d8007c0dd310682062de13518751b"> 6807</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOKRST               ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b"> 6808</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_CRCRST                 ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0"> 6809</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA1RST                ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b"> 6810</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2RST                ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25aa9e4bf01883c7fbc224b925ee4fc7"> 6811</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2DRST               ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1dca7f08a971d2c3bf39a928c49586"> 6812</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_ETHMACRST              ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236682929d2641e851f175ab3aa1f520"> 6813</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_OTGHRST                ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;</div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae909f90338c129e116b7d49bebfb31c5"> 6816</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_DCMIRST                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace46c6461c8b4ddd78510bc2c529c91b"> 6817</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_RNGRST                 ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a"> 6818</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_OTGFSRST               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;</div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cb6a1a0d4de22b92621b759af3febd"> 6821</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_FMCRST                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234abc40ffa9bdac10d20e46feedb697"> 6822</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_QSPIRST               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;</div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 6825</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 6826</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 6827</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 6828</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 6829</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 6830</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067deb756dd4100c901c6b25229678e4"> 6831</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59f66b35bdc0953428eb8c345397a7f"> 6832</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 6833</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 6834</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 6835</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 6836</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 6837</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 6838</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 6839</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 6840</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 6841</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 6842</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f"> 6843</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C3RST                ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242"> 6844</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b5d7042e23d54c7ecfcef2fbedad6e"> 6845</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN2RST                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 6846</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 6847</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8082ea21d27919bf78784f4f5be8734"> 6848</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART7RST               ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6667dd4c4cd43641139966d6d455d71f"> 6849</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART8RST               ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;</div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 6852</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa129b34dbaf6c5301f751410ab4668ca"> 6853</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST                ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 6854</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178"> 6855</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART6RST              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 6856</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADCRST                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d"> 6857</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SDIORST                ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 6858</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08"> 6859</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI4RST                ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 6860</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af"> 6861</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42"> 6862</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM10RST               ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 6863</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe"> 6864</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI5RST                ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e554201b98c7594e5e59e93a6dff4b8"> 6865</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI6RST                ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d8a170e7d5198bcb82b35af0e38395"> 6866</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SAI1RST                ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3f9f5166053bfd3bd193ce9d97b4c8"> 6867</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_LTDCRST                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d99065e4fdd06b030261b3ba84d0b6e"> 6868</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_DSIRST                 ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;</div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="comment">/* Old SPI1RST bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f676c6c842fc9471d51a50584fbe91"> 6871</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;</div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5"> 6874</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOAEN                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5"> 6875</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOBEN                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733"> 6876</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOCEN                 ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916"> 6877</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIODEN                 ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6"> 6878</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOEEN                 ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefa8e0fbecedb4167a4d7ef51e2a48b5"> 6879</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOFEN                 ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5304e897036391c916ef82258919a08b"> 6880</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOGEN                 ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6"> 6881</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOHEN                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee44347a6a62429ee74753fe1dea5d7"> 6882</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOIEN                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41171e8e5a809e65856d4011c19f05c5"> 6883</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOJEN                 ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa96ed213c5662ddd36feb20480137979"> 6884</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOKEN                 ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;</div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83"> 6886</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CRCEN                   ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233"> 6887</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_BKPSRAMEN               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65"> 6888</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CCMDATARAMEN            ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba"> 6889</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA1EN                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d"> 6890</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2EN                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bef4fb42adb3343f4f22b298cb9b1fd"> 6891</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2DEN                 ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;</div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga507020c3c3945dfbf3d628ffa42afdba"> 6893</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACEN                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001f617c29d950ee1aa91773331ae6f6"> 6894</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACTXEN              ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8933482a90a769d0cdd332b170132b77"> 6895</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACRXEN              ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf11a8d105bc59e4f509d91cbf05e0e"> 6896</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACPTPEN             ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d15ea68876f7a42ee7350074b05f4"> 6897</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_OTGHSEN                 ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784be313f54862d3670723f2334fa51f"> 6898</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_OTGHSULPIEN             ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;</div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe6b7edde44307072327fcae3c15c8d0"> 6901</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_DCMIEN                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea5123ece7df53e695697e3a7d11a6b"> 6902</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_RNGEN                   ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d"> 6903</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_OTGFSEN                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;</div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1fdd9380ad0ec9a3625ccd2383371da"> 6906</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_FMCEN                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f25e0d1a24e53f53405dd9b67b84c7"> 6907</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_QSPIEN                 ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;</div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 6910</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 6911</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 6912</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 6913</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 6914</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 6915</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd88b56485ee4ee3e406b1d6c062081"> 6916</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM12EN                 ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a95079e68e7c76584ef0b3de371288a"> 6917</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM13EN                 ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 6918</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM14EN                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 6919</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 6920</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 6921</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 6922</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 6923</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 6924</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 6925</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 6926</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 6927</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7"> 6928</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C3EN                  ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29"> 6929</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64f792b7a3401cff4d95e31d3867422"> 6930</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN2EN                  ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 6931</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 6932</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7a022fda0cc030a4450f16243711eb"> 6933</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART7EN                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2f21176461a0d7c96fc6d80bee4b02"> 6934</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART8EN                 ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;</div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 6937</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3669393b3538bc4543184d4bccd0b292"> 6938</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 6939</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459"> 6940</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART6EN                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 6941</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445"> 6942</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df23f931ddad97274ce7e2050b90a5a"> 6943</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                  ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8"> 6944</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SDIOEN                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 6945</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16"> 6946</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI4EN                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 6947</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065"> 6948</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055"> 6949</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM10EN                 ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 6950</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea"> 6951</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI5EN                  ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a69871fe2c246de87d6330085f8fb2"> 6952</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI6EN                  ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31543bbdce9d1385c43dedde182f6aa9"> 6953</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SAI1EN                  ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355bd72d57bef878611abbd68c5e2fa8"> 6954</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_LTDCEN                  ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28021cccefec882ec2a57aad19ad761c"> 6955</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_DSIEN                   ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;</div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb"> 6958</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOALPEN             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545"> 6959</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOBLPEN             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1"> 6960</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOCLPEN             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470"> 6961</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIODLPEN             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c"> 6962</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOELPEN             ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50c0506b1014d89224933c6c42e6f"> 6963</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOFLPEN             ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1dc004ecb0a2950100a062cda47586f"> 6964</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOGLPEN             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9"> 6965</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOHLPEN             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d927cfb1d110133bd64989b216a375"> 6966</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOILPEN             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74296df157ab63437fbfd22c391e93f"> 6967</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOJLPEN             ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdc0a0df366953541eb273a2abddf80"> 6968</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOKLPEN             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;</div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052"> 6970</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_CRCLPEN               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796"> 6971</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_FLITFLPEN             ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c"> 6972</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM1LPEN             ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7a4c822fa3073035a04487c4cca320"> 6973</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM2LPEN             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4"> 6974</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_BKPSRAMLPEN           ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee817715d402e9c41037a29e99e916c"> 6975</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM3LPEN             ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77"> 6976</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA1LPEN              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207"> 6977</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2LPEN              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eaf334d499a56654b4471dedcf07ab2"> 6978</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2DLPEN             ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;</div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421fd0aec3671e054ef18cd290bc164e"> 6980</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACLPEN            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09935984b92821f18c3e00f7e4fbeb62"> 6981</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACTXLPEN          ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dc3cec4693215c0db36dcfd8a55ee8"> 6982</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACRXLPEN          ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04c4dfda05aebb5efe66518a28e29de"> 6983</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACPTPLPEN         ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934a7c19bd6f6b34941058c5c3552b91"> 6984</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSLPEN             ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9567cabb8058c53bae64ed4b77c05dd"> 6985</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSULPILPEN         ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ec4f41dcfdedeedef75a64ec65863a"> 6988</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_DCMILPEN              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab54623c517f1450a7fde279c2cae864"> 6989</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_RNGLPEN               ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3"> 6990</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_OTGFSLPEN             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1ad4387b2e45aa706f817544721a6e2"> 6993</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_FMCLPEN              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76aaaa1c617dd27ca243aa76d447d9d1"> 6994</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_QSPILPEN             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;</div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 6997</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM2LPEN              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 6998</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM3LPEN              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 6999</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM4LPEN              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 7000</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89"> 7001</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f"> 7002</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM7LPEN              ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b47fde44967a5a600a042398a9cf3c6"> 7003</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM12LPEN             ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9897d5f0033623a05997ca222d3a132b"> 7004</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM13LPEN             ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd1af8912fedadb9edead5b31167a310"> 7005</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM14LPEN             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 7006</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 7007</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472"> 7008</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI3LPEN              ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671"> 7009</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052"> 7010</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART3LPEN            ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 7011</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART4LPEN             ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 7012</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART5LPEN             ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 7013</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637"> 7014</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9"> 7015</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C3LPEN              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb93b42a94b988f4a03bed9ea78b4519"> 7016</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CAN1LPEN              ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167ad9fc43674d6993a9550ac3b6e70f"> 7017</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CAN2LPEN              ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4"> 7018</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4"> 7019</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga880ef558dbbf424fb90c409b04c48226"> 7020</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART7LPEN             ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97752f7c9da5bfb81da7f1724b5e3192"> 7021</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART8LPEN             ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd"> 7024</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM1LPEN              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1"> 7025</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM8LPEN              ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98"> 7026</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d"> 7027</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART6LPEN            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab"> 7028</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d578d9d9a12e3f0b4246e196040c13"> 7029</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC2LPEN              ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127"> 7030</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC3LPEN              ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc"> 7031</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SDIOLPEN              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 7032</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13"> 7033</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI4LPEN              ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 7034</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 7035</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 7036</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM10LPEN             ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 7037</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328b8ccda77ab9f0ce965888646df17c"> 7038</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI5LPEN              ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff3ef243e422da69d9ab80e6c646da4"> 7039</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI6LPEN              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd"> 7040</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SAI1LPEN              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ec8b19c763bcab7af4e56cc5875799"> 7041</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_LTDCLPEN              ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fb7914016cebedae9d87a23146c505"> 7042</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_DSILPEN               ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;</div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 7045</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 7046</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 7047</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583"> 7048</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEMOD                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;</div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 7050</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                    ((uint32_t)0x00000300U)</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 7051</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                  ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 7052</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                  ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;</div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 7054</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 7055</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;</div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 7058</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 7059</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 7060</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39"> 7061</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_BORRSTF                     ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf600bc53fc80265347f6c76c6b8b728a"> 7062</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PADRSTF                     ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 7063</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 7064</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1507e79ffc475547f2a9c9238965b57f"> 7065</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WDGRSTF                     ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 7066</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 7067</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c"> 7070</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_MODPER                    ((uint32_t)0x00001FFFU)</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806"> 7071</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_INCSTEP                   ((uint32_t)0x0FFFE000U)</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687"> 7072</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SPREADSEL                 ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0"> 7073</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SSCGEN                    ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;</div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef"> 7076</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN              ((uint32_t)0x00007FC0U)</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d"> 7077</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_0            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eec842a298febfaadd7b5f79898b00"> 7078</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_1            ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2be70f723d8e89b4566a9438a671f49"> 7079</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_2            ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63743438e947f632c0757a6daf2838af"> 7080</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_3            ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f94003cdc00380b298b54c485ca743"> 7081</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_4            ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03c368d0e6199b212e7c185663dd2aa8"> 7082</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_5            ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf"> 7083</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_6            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b"> 7084</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_7            ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a"> 7085</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_8            ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;</div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3d21c4f7d5bef1eff3f7e8184c5a78"> 7087</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ              ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00e8e8971e8964f0de6326323501b43"> 7088</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_0            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f7d35f943eefa64c93aaea53c129ca"> 7089</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_1            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a682cfa9545f071364f21be0b58f87"> 7090</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_2            ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9296ea9a977caf0d794104a7e79dc376"> 7091</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_3            ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;</div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50"> 7093</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR              ((uint32_t)0x70000000U)</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b9c8dc6b0e853ace99e16818d55d12"> 7094</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_0            ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86"> 7095</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_1            ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e58dd5ac710e271fc6ca9113b7e846"> 7096</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_2            ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;</div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLSAICFGR register  ************/</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4"> 7100</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN              ((uint32_t)0x00007FC0U)</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5c1d110c1d2fde7ccd85624fb3a136"> 7101</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_0            ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa688a5654a7b9cb2701bf1ff9bb20b9f"> 7102</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_1            ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2ca33b66272b488ae3f1343cbeb157"> 7103</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_2            ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd473398038240a0ca595036dd802f4"> 7104</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_3            ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f01cb1643b967ccea0c4bdfee8a5d2"> 7105</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_4            ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842f52bbfa627ccdfdb2a8f84ca00384"> 7106</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_5            ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5e107420b55cb461ac7010909c4c8b"> 7107</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_6            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166ced33a990038256b643c0054b118b"> 7108</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_7            ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd342d1148729a6519b7e10823adaa4d"> 7109</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_8            ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;</div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee790c310f361344a46422193395094f"> 7111</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP              ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab849acb888efcde6ee0b6a96a795492b"> 7112</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP_0            ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c0c3a119763beb34e0e2d067a4de3c"> 7113</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP_1            ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;</div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155627f8db4927361e1a1e6046b409dc"> 7115</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ              ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5043268b4da44b49fad35b7f94c811d"> 7116</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_0            ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a88a20d3ff2d9eedad0f880e84fdb72"> 7117</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_1            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2faa0ef57b6622fc9f0171b13a51bfc"> 7118</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_2            ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf449fd540823d6bc2b04ba85438f4974"> 7119</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_3            ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;</div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebe89c42110c8e2deca3268b7a4d9af1"> 7121</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR              ((uint32_t)0x70000000U)</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6aa6c88568cdf3203e7582829b99e3"> 7122</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_0            ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4474d725d50cc4c62e1e684d87384de"> 7123</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_1            ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e0fda8dc6c340dc993417a24006bc6"> 7124</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_2            ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;</div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18080f9f063307e69574aa540d77c4c1"> 7127</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVQ              ((uint32_t)0x0000001FU)</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881b528af3124735a1f78fad18b27f0f"> 7128</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVQ              ((uint32_t)0x00001F00U)</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1847e94395a45ce60745fd743a03a7d3"> 7129</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVR              ((uint32_t)0x00030000U)</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a161d956bb71f8bba6aba7deb168b7"> 7130</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC                ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d8c90672d1d61ecaf1459b515f141f"> 7131</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC_0              ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dd37fcf162cd5b9759fc1889fd7e92"> 7132</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC_1              ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9ec8ec157168395df6b770775ead86"> 7133</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC                ((uint32_t)0x00C00000U)</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52027f4e12bb06bc7c75a84fc6e4c410"> 7134</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC_0              ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf438684bbeb0c6bdcfc2bd5a7b6663"> 7135</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC_1              ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78cc4107f023df9a3168daf04ba1c2da"> 7136</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_TIMPRE                  ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4435e811dc07d95c883dc3608f39250"> 7137</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_CK48MSEL                ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea12ec0595716113ee0bc628191065"> 7138</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SDIOSEL                 ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25b0b69ad14d4c97dc6b8efe612fa1b5"> 7139</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_DSISEL                  ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;</div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="comment">/*                                    RNG                                     */</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 7147</a></span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN                         ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 7148</a></span>&#160;<span class="preprocessor">#define RNG_CR_IE                            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;</div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 7151</a></span>&#160;<span class="preprocessor">#define RNG_SR_DRDY                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 7152</a></span>&#160;<span class="preprocessor">#define RNG_SR_CECS                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2"> 7153</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECS                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 7154</a></span>&#160;<span class="preprocessor">#define RNG_SR_CEIS                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 7155</a></span>&#160;<span class="preprocessor">#define RNG_SR_SEIS                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;</div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 7163</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 7164</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 7165</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 7166</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 7167</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 7168</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 7169</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 7170</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 7171</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 7172</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 7173</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 7174</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 7175</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 7176</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 7177</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 7178</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 7179</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 7180</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 7181</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 7182</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 7183</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 7184</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 7185</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 7186</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 7187</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 7188</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 7189</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;</div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 7192</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000U)</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 7193</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 7194</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 7195</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 7196</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 7197</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 7198</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 7199</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 7200</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 7201</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 7202</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000U)</span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 7203</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 7204</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 7205</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 7206</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 7207</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 7208</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 7209</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 7210</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 7211</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 7212</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 7213</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 7214</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 7215</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 7216</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 7217</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 7218</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 7219</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;</div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 7222</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 7223</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000U)</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 7224</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 7225</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 7226</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 7227</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 7228</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 7229</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 7230</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 7231</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 7232</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 7233</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 7234</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 7235</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 7236</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 7237</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 7238</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce7cb8b575142e125863d61ea4765ba"> 7239</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 7240</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 7241</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 7242</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 7243</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 7244</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007U)</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 7245</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 7246</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 7247</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;</div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 7250</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 7251</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 7252</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 7253</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 7254</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 7255</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 7256</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 7257</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 7258</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 7259</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 7260</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 7261</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 7262</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 7263</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 7264</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 7265</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;</div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 7268</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000U)</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 7269</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;</div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 7272</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0"> 7275</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5523cf582ebc0a987c6a2c2007bc10d"> 7276</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001FU)</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;</div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 7279</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 7280</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 7281</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 7282</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 7283</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 7284</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 7285</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 7286</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 7287</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 7288</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 7289</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 7290</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 7291</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 7292</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 7293</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 7294</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 7295</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 7296</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 7297</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 7298</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 7299</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 7300</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 7301</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 7302</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 7303</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 7304</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 7305</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 7306</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 7307</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 7308</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 7309</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 7310</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 7311</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 7312</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 7313</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 7314</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 7315</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 7316</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 7317</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 7318</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;</div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 7321</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 7322</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000U)</span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 7323</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000U)</span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 7324</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000U)</span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 7325</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 7326</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 7327</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 7328</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 7329</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 7330</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 7331</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 7332</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 7333</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 7334</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 7335</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 7336</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 7337</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 7338</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 7339</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 7340</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 7341</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 7342</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 7343</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 7344</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 7345</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 7346</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 7347</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 7348</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 7349</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 7350</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 7351</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 7352</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 7353</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 7354</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 7355</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 7356</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 7357</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 7358</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 7359</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 7360</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 7363</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FFU)</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;</div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 7366</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;</div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 7369</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 7370</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000U)</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 7373</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 7374</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000U)</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 7375</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 7376</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 7377</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000U)</span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 7378</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 7379</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 7380</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 7381</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 7382</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000U)</span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 7383</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 7384</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 7385</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 7386</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 7387</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 7388</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 7389</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 7390</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 7391</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070U)</span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 7392</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 7393</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 7394</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 7395</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 7396</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 7397</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 7398</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 7399</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;</div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 7402</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000U)</span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 7403</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 7404</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 7405</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 7406</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 7407</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00U)</span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 7408</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 7409</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 7410</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 7411</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 7412</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030U)</span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 7413</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 7414</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 7415</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000FU)</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 7416</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 7417</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 7418</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 7419</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;</div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 7422</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFFU)</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;</div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 7425</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 7426</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 7427</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 7428</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FFU)</span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 7429</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 7430</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 7431</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 7432</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 7433</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 7434</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 7435</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 7436</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 7437</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;</div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070"> 7440</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872cbfe2e79e7fe2a4bfad6086f4ac49"> 7441</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL                    ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989cde7332b2ec0b3934cb909514938d"> 7442</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPINSEL                  ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72"> 7443</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222"> 7444</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000U)</span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 7445</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 7446</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67"> 7447</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800U)</span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 7448</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 7449</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1"> 7450</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700U)</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 7451</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 7452</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 7453</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49"> 7454</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d"> 7455</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c"> 7456</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085"> 7457</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33"> 7458</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852"> 7459</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;</div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 7462</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 7463</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 7464</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 7465</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 7466</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 7467</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;</div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 7470</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000U)</span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 7471</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000U)</span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 7472</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 7473</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 7474</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000U)</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 7475</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFFU)</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;</div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59"> 7478</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;</div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56"> 7481</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89"> 7484</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841"> 7487</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;</div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c"> 7490</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;</div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c"> 7493</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;</div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b"> 7496</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;</div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f1ae07f7b1815bf58b464dc7366731"> 7499</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82"> 7502</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;</div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"> 7505</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;</div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2179063a3078a211c3b697ce012ab5a0"> 7508</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;</div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab250f9423dee41b165aa8f02d2fc1fe7"> 7511</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b"> 7514</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;</div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d"> 7517</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;</div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f07ee6d227deaa11e0ae035121185b0"> 7520</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;</div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae543b0dd58f03c2f70bb6b3b65232863"> 7523</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0add0c768094f0de71bb4e50fbcce6e"> 7526</a></span>&#160;<span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;</div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059aaedb55963f39e8724d50d55d5282"> 7529</a></span>&#160;<span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66154eb091275e87a4bd53e87ef9214e"> 7532</a></span>&#160;<span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;</div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa4c31e33d851fde2715059ea28dac6f"> 7535</a></span>&#160;<span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFFU)</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment">/*                          Serial Audio Interface                            */</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc29912477e15bf48a732a8a3b55ae81"> 7543</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN                  ((uint32_t)0x00000003U)        </span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d53daedcc93ebd30f9c358955cd3362"> 7544</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN_0                ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69"> 7545</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN_1                ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e"> 7547</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT                 ((uint32_t)0x00000030U)        </span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3a859999059ec321655a71ff53440f"> 7548</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT_0               ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c03899faccbae6c741743eb032dedc"> 7549</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT_1               ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51af4b787c1e5e049f3bb22b82902866"> 7552</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE                    ((uint32_t)0x00000003U)        </span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24269e60d3836bf6524a8e56b2f8bba1"> 7553</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE_0                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c25169081899de44a05e793e46d7ca5"> 7554</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE_1                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8432db16a815678078cb1ffbd31a6f"> 7556</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG                  ((uint32_t)0x0000000CU)        </span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d920226316389ecf03b9854ddf9755"> 7557</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG_0                ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8714977ece0c80ddb952222a0923d81d"> 7558</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG_1                ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1204482a8c5427bffe720848696097"> 7560</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS                      ((uint32_t)0x000000E0U)        </span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d"> 7561</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_0                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a"> 7562</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_1                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50b27e8638b16d12ef00e80bf0f097e"> 7563</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_2                    ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86dbec701e43531946ca96792b63e5ff"> 7565</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_LSBFIRST                ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7"> 7566</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_CKSTR                   ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0179f00f5bd962763b6425d930d449db"> 7568</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN                  ((uint32_t)0x00000C00U)        </span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62d1d3571fbfe85bdaa913b2911856e"> 7569</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN_0                ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59a87c05a0e147d3ed2364ccf91b18b"> 7570</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN_1                ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2"> 7572</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MONO                    ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c79a642d52f20f97ab575f655b1ddea"> 7573</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_OUTDRIV                 ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916f81ebe07b5109b0ca405d41eb95b"> 7574</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SAIEN                   ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd"> 7575</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DMAEN                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98132c4a713c61f232c51b5c5e73622d"> 7576</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_NODIV                   ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d3161434e2c4613f37ebe676735aaf"> 7578</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV                  ((uint32_t)0x00F00000U)        </span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a62dda2c1af628ead9fd7db830c69"> 7579</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_0                ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa253fffbd9bb4a514266afd305016485"> 7580</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_1                ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fa7d8a7306afaacd841374f5baa3e9"> 7581</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_2                ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac064c863cb6d75c11728a4642079fe99"> 7582</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_3                ((uint32_t)0x00800000U)        </span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713102e56f4bb8c7c942662c82d04463"> 7585</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH                     ((uint32_t)0x00000007U)        </span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71082a8712881f93ee19875609c699a"> 7586</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_0                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada48fb2897794cd0d5436909c9706046"> 7587</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_1                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5eb07982aa5bbfff3e392351ad7735"> 7588</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_2                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2baa86fa37d7709b06a04664a52be0a1"> 7590</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FFLUSH                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb67ecd983af1e4f8c9a5935c013752d"> 7591</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_TRIS                    ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga000d56139b0c8d823a8000c8c210b247"> 7592</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTE                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba4ba2073e0737d432aeca306cc47e2"> 7593</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTEVAL                 ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeea35e023c198d82d24fa64ab3081d9"> 7595</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT                  ((uint32_t)0x00001F80U)       </span></div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738aaa45d7140ea8adb69990c6b73f11"> 7596</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_0               ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8646398473c7b5d42ae6172796848562"> 7597</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_1               ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008e089b87f5e7a0a63c565e1f59c206"> 7598</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_2               ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1271dbdafa65f001779fedc9c9320166"> 7599</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_3               ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64fa52897b581b1d2f36a23027f74770"> 7600</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_4               ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f"> 7601</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_5               ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1"> 7603</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_CPL                     ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8732274be296455ea01ac0b95232c4d"> 7605</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP                    ((uint32_t)0x0000C000U)        </span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e73ed73e3404aa41ae0edad8af036f8"> 7606</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP_0                  ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d441ea4c041f91e4879a5b32278128"> 7607</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP_1                  ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7145cd48fe5f1135082db1dd5bab5697"> 7610</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL                    ((uint32_t)0x000000FFU)        </span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d"> 7611</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_0                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9"> 7612</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_1                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e705e32fff1ba410938636af8b5bc38"> 7613</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_2                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad568d991beac0d0f1970ec66731c974b"> 7614</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_3                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c72db15f0f18329f497d1809be47298"> 7615</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_4                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a"> 7616</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_5                  ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e4b5d4429a6b6558bf92565a16de6a"> 7617</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_6                  ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544"> 7618</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_7                  ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5da4d6d92e108bac869ca37a1d9510c"> 7620</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL                  ((uint32_t)0x00007F00U)        </span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a6c7e235ee451ed574092b0ceb974e1"> 7621</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_0                ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a74c00e149382365fa40c1fe4535794"> 7622</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_1                ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a7f33c72264a5adeb95cb02e413601"> 7623</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_2                ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a31862f1e9c31bf35e35eea8920f38"> 7624</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_3                ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcbbf60f36e99c371327f02a9d151ae"> 7625</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_4                ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa"> 7626</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_5                ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a"> 7627</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_6                ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b9e1700cf196e3dec87c1362023ca29"> 7629</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSDEF                  ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a91a67abdf0da4d675611ec50a06d0"> 7630</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSPO                   ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga250708d79ab12828bb6388390790a406"> 7631</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSOFF                  ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7765ebf87061237afaa5995af169e52"> 7634</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF                 ((uint32_t)0x0000001FU)        </span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b408483c0ead128ebc644ae18f56640"> 7635</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_0               ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bccac768ad131f506077eb62bae5735"> 7636</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_1               ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a"> 7637</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_2               ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49d37e327ea19b508974044944370f67"> 7638</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_3               ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4dc62365e1f26821a794a1d6d445e65"> 7639</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_4               ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5a75af6a1bddfb90900eb32a954b79"> 7641</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ                ((uint32_t)0x000000C0U)        </span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab43df0af67bd0155111e18bcecbdf7ad"> 7642</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_0              ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf84f10c4f64d886eed350d7227f112a2"> 7643</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_1              ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb9f8174d764be83e5317d3e1035d7"> 7645</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT                ((uint32_t)0x00000F00U)        </span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4da866d6d37aa5bf683719627e987d"> 7646</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_0              ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb"> 7647</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_1              ((uint32_t)0x00000200U)        </span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0"> 7648</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_2              ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b"> 7649</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_3              ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3be5abc4ae85eb99423ad87c2742813"> 7651</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTEN                ((uint32_t)0xFFFF0000U)        </span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19cf98322a8a9297bf189674085a3c4d"> 7654</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_OVRUDRIE                ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d1812361eb7081a60d575fbc1c664e"> 7655</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_MUTEDETIE               ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce2334c9381068661356c84b947507"> 7656</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_WCKCFGIE                ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ddbd32ec7f069219827247614454f9"> 7657</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_FREQIE                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c51a8eacd28e521cf3da6d3a427a32"> 7658</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_CNRDYIE                 ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c"> 7659</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_AFSDETIE                ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac59347c7f574af79b586a793b2160f"> 7660</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_LFSDETIE                ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac935e26343913d548d1fa4a1d53d37df"> 7663</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_OVRUDR                   ((uint32_t)0x00000001U)         </span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f97a8a22c3301d76e3704fb70d1234"> 7664</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_MUTEDET                  ((uint32_t)0x00000002U)         </span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85199d384ead397bc7e5874b948e798"> 7665</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_WCKCFG                   ((uint32_t)0x00000004U)         </span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5530f57526edd6dc0d2774042f8f5cc"> 7666</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FREQ                     ((uint32_t)0x00000008U)         </span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59176cbf38a7bf9913215ca9cc716da7"> 7667</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_CNRDY                    ((uint32_t)0x00000010U)         </span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc2e10428061bed46dc98ae7aa7f31"> 7668</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_AFSDET                   ((uint32_t)0x00000020U)         </span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d45adbe2be27461e25ecbf736e0500"> 7669</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_LFSDET                   ((uint32_t)0x00000040U)         </span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59818375f1cff9c6f6f7236282786e05"> 7671</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL                     ((uint32_t)0x00070000U)         </span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997ab54aae94ba235453fdfabd9d87ce"> 7672</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_0                   ((uint32_t)0x00010000U)         </span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506ef457d3e6a1b29c0d2d823574d30a"> 7673</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_1                   ((uint32_t)0x00020000U)         </span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ba36509d0ee8a339bd65002529fe5d"> 7674</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_2                   ((uint32_t)0x00040000U)         </span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2055a162a6d48320dd850efe26666986"> 7677</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_COVRUDR               ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc93014165f8d5f1543f08ee91602b8"> 7678</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CMUTEDET              ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac253542238f77deb2ea84843653cb06b"> 7679</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CWCKCFG               ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594324f23f4ead6abc8fec3b94e4606"> 7680</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CFREQ                 ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef77e53ee176c9ba61416ca5503ac717"> 7681</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CCNRDY                ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc76390a8daf386c8932b54957a6569"> 7682</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CAFSDET               ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27f000890347520975d00db031f8998"> 7683</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CLFSDET               ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01089cc7783e04655bd5cfbf25c6f52"> 7686</a></span>&#160;<span class="preprocessor">#define  SAI_xDR_DATA                     ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;</div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;</div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 7695</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint32_t)0x03U)               </span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 7696</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint32_t)0x01U)               </span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 7697</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint32_t)0x02U)               </span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 7700</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f"> 7701</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 7702</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 7703</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 7705</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint32_t)0x1800U)            </span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 7706</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21"> 7707</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 7709</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 7710</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 7713</a></span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 7716</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint32_t)0x003FU)            </span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 7718</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint32_t)0x00C0U)            </span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa"> 7719</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 7720</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58"> 7722</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 7723</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 7724</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368"> 7725</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7"> 7728</a></span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint32_t)0x3FU)               </span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc"> 7731</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1"> 7734</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066"> 7737</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf"> 7740</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 7743</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690"> 7746</a></span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 7749</a></span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFFU)        </span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 7752</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 7753</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 7754</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 7755</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a"> 7757</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint32_t)0x00F0U)            </span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 7758</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 7759</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec"> 7760</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 7761</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 7763</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 7764</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 7765</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 7766</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 7769</a></span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFFU)        </span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 7772</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 7773</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 7774</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 7775</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 7776</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 7777</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 7778</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 7779</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 7780</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 7781</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 7782</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 7783</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 7784</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd"> 7785</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 7786</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 7787</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 7788</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 7789</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 7790</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 7791</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 7792</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 7793</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 7796</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 7797</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 7798</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 7799</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 7800</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 7801</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 7802</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 7803</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 7804</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 7805</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 7806</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 7809</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001U)        </span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 7810</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002U)        </span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 7811</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004U)        </span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 7812</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008U)        </span></div><div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 7813</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010U)        </span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 7814</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020U)        </span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 7815</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040U)        </span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 7816</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080U)        </span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 7817</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100U)        </span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 7818</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400U)        </span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 7819</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800U)        </span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 7820</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000U)        </span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 7821</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000U)        </span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7"> 7822</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000U)        </span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 7823</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000U)        </span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 7824</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000U)        </span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 7825</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000U)        </span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 7826</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000U)        </span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 7827</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000U)        </span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da"> 7828</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000U)        </span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 7829</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000U)        </span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 7830</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000U)        </span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 7833</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFFU)        </span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 7836</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFFU)        </span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 7844</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 7845</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 7846</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 7848</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint32_t)0x00000038U)            </span></div><div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 7849</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 7850</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 7851</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 7853</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 7854</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 7855</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 7856</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 7857</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 7858</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 7859</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 7860</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 7861</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 7862</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 7865</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 7866</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 7867</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 7868</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_FRF                         ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 7869</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 7870</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 7871</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 7874</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint32_t)0x00000001U)               </span></div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 7875</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint32_t)0x00000002U)               </span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 7876</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint32_t)0x00000004U)               </span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 7877</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint32_t)0x00000008U)               </span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 7878</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint32_t)0x00000010U)               </span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 7879</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint32_t)0x00000020U)               </span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 7880</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint32_t)0x00000040U)               </span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 7881</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint32_t)0x00000080U)               </span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 7882</a></span>&#160;<span class="preprocessor">#define  SPI_SR_FRE                          ((uint32_t)0x00000100U)               </span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 7885</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 7888</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 7891</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 7894</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 7897</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 7899</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint32_t)0x00000006U)            </span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 7900</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 7901</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 7903</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 7905</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint32_t)0x00000030U)            </span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 7906</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 7907</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 7909</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 7911</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint32_t)0x00000300U)            </span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 7912</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 7913</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 7915</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 7916</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37"> 7917</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_ASTRTEN                 ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 7920</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint32_t)0x000000FFU)            </span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 7921</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 7922</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="comment">/*                                 SYSCFG                                     */</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span>  </div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 7930</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000007U) </span></div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 7931</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 7932</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42eb2e54640311449d074871dc352819"> 7933</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;</div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb399246a6984e7ecabd03f9949c0994"> 7935</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_UFB_MODE          ((uint32_t)0x00000100U) </span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8510cb0aeae30449d6064cf1110c45d4"> 7936</a></span>&#160;<span class="preprocessor">#define SYSCFG_SWP_FMC                  ((uint32_t)0x00000C00U) </span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44bae7ffc1cdebd5efbefbf679881df"> 7939</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADCxDC2              ((uint32_t)0x00070000U) </span></div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e"> 7940</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2              ((uint32_t)0x00010000U) </span></div><div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2da0bee4d174489ae10478531aee6ee"> 7941</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC2DC2              ((uint32_t)0x00020000U) </span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0af481dc291ff0419926ec1044bf5"> 7942</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC3DC2              ((uint32_t)0x00040000U) </span></div><div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8ca35cdab213cb2400c49434de326"> 7944</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_MII_RMII_SEL         ((uint32_t)0x00800000U) </span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 7947</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint32_t)0x000FU) </span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 7948</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 7949</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 7950</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint32_t)0xF000U) </span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 7954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 7955</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint32_t)0x0001U) </span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 7956</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint32_t)0x0002U) </span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 7957</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint32_t)0x0003U) </span></div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 7958</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint32_t)0x0004U) </span></div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4"> 7959</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint32_t)0x0005U) </span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094"> 7960</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         ((uint32_t)0x0006U) </span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 7961</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint32_t)0x0007U) </span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc4b69ff5f5d9b35bf01f26d6aa4e60"> 7962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PI         ((uint32_t)0x0008U) </span></div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e700a5f59f337d03c187fa0362b7e25"> 7963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PJ         ((uint32_t)0x0009U) </span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc647540eb5508cb2ab48912d8109d6"> 7964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PK         ((uint32_t)0x000AU) </span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 7969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 7970</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint32_t)0x0010U) </span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 7971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint32_t)0x0020U) </span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 7972</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint32_t)0x0030U) </span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 7973</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint32_t)0x0040U) </span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b"> 7974</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint32_t)0x0050U) </span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d"> 7975</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         ((uint32_t)0x0060U) </span></div><div class="line"><a name="l07976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 7976</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint32_t)0x0070U) </span></div><div class="line"><a name="l07977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga010784c7bdee3c742b48c500ee52e223"> 7977</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PI         ((uint32_t)0x0080U) </span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232102a76f0a0ccb0324f44e64f4319"> 7978</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PJ         ((uint32_t)0x0090U) </span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeafb8444f108af88702f80fb2e4e8b7"> 7979</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PK         ((uint32_t)0x00A0U) </span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 7985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 7986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint32_t)0x0100U) </span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 7987</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint32_t)0x0200U) </span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 7988</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint32_t)0x0300U) </span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 7989</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint32_t)0x0400U) </span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252"> 7990</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint32_t)0x0500U) </span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05"> 7991</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         ((uint32_t)0x0600U) </span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 7992</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint32_t)0x0700U) </span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00bc1224b7bfd46dcec32676a601de51"> 7993</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PI         ((uint32_t)0x0800U) </span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53128c2b1f3e639d35a1f8e631fa2c13"> 7994</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PJ         ((uint32_t)0x0900U) </span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a107628f66d66e8df22fd6811a345bd"> 7995</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PK         ((uint32_t)0x0A00U) </span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 8001</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 8002</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint32_t)0x1000U) </span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 8003</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint32_t)0x2000U) </span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 8004</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint32_t)0x3000U) </span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 8005</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint32_t)0x4000U) </span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 8006</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         ((uint32_t)0x5000U) </span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5"> 8007</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         ((uint32_t)0x6000U) </span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94"> 8008</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH         ((uint32_t)0x7000U) </span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337e37f58e8710ea8305a16c08e390b9"> 8009</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PI         ((uint32_t)0x8000U) </span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdad8f490346214ec7b3d61b4ea1c7ad"> 8010</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PJ         ((uint32_t)0x9000U) </span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1bc7d66cef7e2c38001e533b5a2cb3"> 8011</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PK         ((uint32_t)0xA000U) </span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 8015</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint32_t)0x000FU) </span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 8016</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 8017</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 8018</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint32_t)0xF000U) </span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 8022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 8023</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint32_t)0x0001U) </span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 8024</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint32_t)0x0002U) </span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 8025</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint32_t)0x0003U) </span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 8026</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint32_t)0x0004U) </span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e"> 8027</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint32_t)0x0005U) </span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b"> 8028</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         ((uint32_t)0x0006U) </span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0"> 8029</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH         ((uint32_t)0x0007U) </span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad36a509bf6deabd5446a07c20964f83"> 8030</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PI         ((uint32_t)0x0008U) </span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d44847f15e222328912aa17c89011ba"> 8031</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PJ         ((uint32_t)0x0009U) </span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725442e7062a50081e6cde9824ef8dda"> 8032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PK         ((uint32_t)0x000AU) </span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 8037</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 8038</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint32_t)0x0010U) </span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 8039</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint32_t)0x0020U) </span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 8040</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint32_t)0x0030U) </span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 8041</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint32_t)0x0040U) </span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3"> 8042</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint32_t)0x0050U) </span></div><div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8"> 8043</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         ((uint32_t)0x0060U) </span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9"> 8044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH         ((uint32_t)0x0070U) </span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f3c4ebe4d750f89465acd067ab0ee30"> 8045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PI         ((uint32_t)0x0080U) </span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46385d25f48fdde97f44899f2b4e575"> 8046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PJ         ((uint32_t)0x0090U) </span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dacedcac988ae8fdf497c8ffcd4abd6"> 8047</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PK         ((uint32_t)0x00A0U) </span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 8052</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 8053</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint32_t)0x0100U) </span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 8054</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint32_t)0x0200U) </span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 8055</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint32_t)0x0300U) </span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 8056</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint32_t)0x0400U) </span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6"> 8057</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint32_t)0x0500U) </span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5"> 8058</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         ((uint32_t)0x0600U) </span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63"> 8059</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH         ((uint32_t)0x0700U) </span></div><div class="line"><a name="l08060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4222e7d9ed672ea2de3a038c23f9566b"> 8060</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PI         ((uint32_t)0x0800U) </span></div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3cdd7a752a460390d6ac94674d1ba0"> 8061</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PJ         ((uint32_t)0x0900U) </span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f0361d9e37199eea2e73bb113b7a48"> 8062</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PK         ((uint32_t)0x0A00U) </span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 8068</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 8069</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint32_t)0x1000U) </span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 8070</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint32_t)0x2000U) </span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 8071</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint32_t)0x3000U) </span></div><div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 8072</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint32_t)0x4000U) </span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4"> 8073</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint32_t)0x5000U) </span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539"> 8074</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         ((uint32_t)0x6000U) </span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99"> 8075</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH         ((uint32_t)0x7000U) </span></div><div class="line"><a name="l08076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68ca6758cf36232dd5ac63afae97cbc"> 8076</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PI         ((uint32_t)0x8000U) </span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22fad11dd80a70bfb0a91f56ff0e416"> 8077</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PJ         ((uint32_t)0x9000U) </span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac51ba73786abb388c733ee96ee024de7"> 8078</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PK         ((uint32_t)0xA000U) </span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 8081</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint32_t)0x000FU) </span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 8082</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 8083</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 8084</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint32_t)0xF000U) </span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 8089</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 8090</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint32_t)0x0001U) </span></div><div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 8091</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint32_t)0x0002U) </span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 8092</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint32_t)0x0003U) </span></div><div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 8093</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint32_t)0x0004U) </span></div><div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81"> 8094</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         ((uint32_t)0x0005U) </span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d"> 8095</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         ((uint32_t)0x0006U) </span></div><div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"> 8096</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH         ((uint32_t)0x0007U) </span></div><div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b679636c97041f5584012c78f6d7a3"> 8097</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PI         ((uint32_t)0x0008U) </span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94bb21b628890c9cec186f42c7ead755"> 8098</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PJ         ((uint32_t)0x0009U) </span></div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 8103</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 8104</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint32_t)0x0010U) </span></div><div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 8105</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint32_t)0x0020U) </span></div><div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 8106</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint32_t)0x0030U) </span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 8107</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint32_t)0x0040U) </span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311"> 8108</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint32_t)0x0050U) </span></div><div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c"> 8109</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         ((uint32_t)0x0060U) </span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 8110</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH         ((uint32_t)0x0070U) </span></div><div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd8a0da1b9ede601094f6c651a499e4"> 8111</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PI         ((uint32_t)0x0080U) </span></div><div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344339c633d16052647ab51a275922fa"> 8112</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PJ         ((uint32_t)0x0090U) </span></div><div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 8118</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 8119</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint32_t)0x0100U) </span></div><div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 8120</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint32_t)0x0200U) </span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 8121</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint32_t)0x0300U) </span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 8122</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint32_t)0x0400U) </span></div><div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99"> 8123</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint32_t)0x0500U) </span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc"> 8124</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        ((uint32_t)0x0600U) </span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255"> 8125</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH        ((uint32_t)0x0700U) </span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bee76cf4bed88ff7b51145393b2cd19"> 8126</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PI        ((uint32_t)0x0800U) </span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59606bc6eef1b380640138cffd98979b"> 8127</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PJ        ((uint32_t)0x0900U) </span></div><div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 8133</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 8134</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint32_t)0x1000U) </span></div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 8135</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint32_t)0x2000U) </span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 8136</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint32_t)0x3000U) </span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 8137</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint32_t)0x4000U) </span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64"> 8138</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        ((uint32_t)0x5000U) </span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3"> 8139</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        ((uint32_t)0x6000U) </span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf"> 8140</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH        ((uint32_t)0x7000U) </span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadb14df8764208abeeaf6197489f1b4"> 8141</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PI        ((uint32_t)0x8000U) </span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8543b917331198709a24b7187dfb754f"> 8142</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PJ        ((uint32_t)0x9000U) </span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 8146</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint32_t)0x000FU) </span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 8147</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint32_t)0x00F0U) </span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 8148</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint32_t)0x0F00U) </span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 8149</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint32_t)0xF000U) </span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 8153</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 8154</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint32_t)0x0001U) </span></div><div class="line"><a name="l08155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 8155</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint32_t)0x0002U) </span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 8156</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint32_t)0x0003U) </span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 8157</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint32_t)0x0004U) </span></div><div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837"> 8158</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        ((uint32_t)0x0005U) </span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c"> 8159</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        ((uint32_t)0x0006U) </span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6"> 8160</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH        ((uint32_t)0x0007U) </span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b0a128e5f877059ee8ca447e0baf64"> 8161</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PI        ((uint32_t)0x0008U) </span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec7d68aea236bccd244e00c3fced03c4"> 8162</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PJ        ((uint32_t)0x0009U) </span></div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 8168</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 8169</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint32_t)0x0010U) </span></div><div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 8170</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint32_t)0x0020U) </span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 8171</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint32_t)0x0030U) </span></div><div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 8172</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint32_t)0x0040U) </span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627"> 8173</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        ((uint32_t)0x0050U) </span></div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155"> 8174</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        ((uint32_t)0x0060U) </span></div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6"> 8175</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH        ((uint32_t)0x0070U) </span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae849a9a49305e7d6cbdf64843f689fe8"> 8176</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PI        ((uint32_t)0x0008U) </span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab24991447f0782993e757f4b40f9a240"> 8177</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PJ        ((uint32_t)0x0009U) </span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 8183</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 8184</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint32_t)0x0100U) </span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 8185</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint32_t)0x0200U) </span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 8186</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint32_t)0x0300U) </span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 8187</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint32_t)0x0400U) </span></div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9"> 8188</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        ((uint32_t)0x0500U) </span></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a"> 8189</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        ((uint32_t)0x0600U) </span></div><div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377"> 8190</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH        ((uint32_t)0x0700U) </span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eac0e4606773207d17bae55b9c98c48"> 8191</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PI        ((uint32_t)0x0800U) </span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a22133144911fc2a0f2f4ba3169978"> 8192</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PJ        ((uint32_t)0x0900U) </span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 8198</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint32_t)0x0000U) </span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 8199</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint32_t)0x1000U) </span></div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 8200</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint32_t)0x2000U) </span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 8201</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint32_t)0x3000U) </span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 8202</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint32_t)0x4000U) </span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 8203</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        ((uint32_t)0x5000U) </span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b"> 8204</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        ((uint32_t)0x6000U) </span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3"> 8205</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH        ((uint32_t)0x7000U) </span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10744f0cf063194bad45f820287ade46"> 8206</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PI        ((uint32_t)0x8000U) </span></div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa9c5da4a6103fc4e5bded02646de74"> 8207</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PJ        ((uint32_t)0x9000U) </span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806"> 8210</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD             ((uint32_t)0x00000001U) </span></div><div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215"> 8211</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY              ((uint32_t)0x00000100U) </span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 8219</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 8220</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 8221</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 8222</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 8223</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 8225</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint32_t)0x0060U)            </span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 8226</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 8227</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 8229</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 8231</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 8232</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 8233</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 8236</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 8237</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 8238</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 8240</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 8241</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 8242</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 8243</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 8245</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 8246</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 8247</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 8248</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 8249</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 8250</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 8251</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 8252</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 8255</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint32_t)0x0007U)            </span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 8256</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 8257</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 8258</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 8260</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 8261</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 8262</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 8263</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 8265</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 8267</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint32_t)0x0F00U)            </span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 8268</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 8269</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 8270</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 8271</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 8273</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint32_t)0x3000U)            </span></div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 8274</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 8275</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 8277</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 8278</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 8281</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 8282</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 8283</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 8284</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 8285</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 8286</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 8287</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 8288</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 8289</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 8290</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 8291</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 8292</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 8293</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 8294</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 8295</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 8298</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 8299</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 8300</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 8301</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 8302</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 8303</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 8304</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 8305</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 8306</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 8307</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 8308</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 8309</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 8312</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint32_t)0x01U)               </span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 8313</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint32_t)0x02U)               </span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 8314</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint32_t)0x04U)               </span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 8315</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint32_t)0x08U)               </span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 8316</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint32_t)0x10U)               </span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 8317</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint32_t)0x20U)               </span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 8318</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint32_t)0x40U)               </span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 8319</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint32_t)0x80U)               </span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 8322</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint32_t)0x0003U)            </span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 8323</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 8324</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 8326</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 8327</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 8329</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 8330</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 8331</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 8332</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 8334</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 8336</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 8337</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 8338</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 8340</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 8341</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 8343</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint32_t)0x7000U)            </span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 8344</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 8345</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 8346</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 8348</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;</div><div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 8352</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint32_t)0x000CU)            </span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 8353</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 8354</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 8356</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint32_t)0x00F0U)            </span></div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 8357</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 8358</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 8359</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 8360</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 8362</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint32_t)0x0C00U)            </span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 8363</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 8364</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 8366</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint32_t)0xF000U)            </span></div><div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 8367</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 8368</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 8369</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 8370</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 8373</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint32_t)0x0003U)            </span></div><div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 8374</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 8375</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 8377</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 8378</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 8380</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint32_t)0x0070U)            </span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 8381</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 8382</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 8383</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 8385</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 8387</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 8388</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 8389</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 8391</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 8392</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 8394</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint32_t)0x7000U)            </span></div><div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 8395</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 8396</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 8397</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 8399</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;</div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 8403</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint32_t)0x000CU)            </span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 8404</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 8405</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 8407</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint32_t)0x00F0U)            </span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 8408</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 8409</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 8410</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 8411</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 8413</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint32_t)0x0C00U)            </span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 8414</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 8415</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 8417</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint32_t)0xF000U)            </span></div><div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 8418</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 8419</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 8420</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 8421</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 8424</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 8425</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 8426</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 8427</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 8428</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 8429</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 8430</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 8431</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 8432</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 8433</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 8434</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 8435</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 8436</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 8437</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 8438</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 8441</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 8444</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 8447</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 8450</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint32_t)0xFFU)               </span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 8453</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 8456</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 8459</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 8462</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 8465</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 8466</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 8467</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 8468</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 8469</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 8470</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 8471</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 8472</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 8473</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 8475</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint32_t)0x0300U)            </span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 8476</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 8477</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 8479</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 8480</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 8481</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 8482</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 8483</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 8484</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 8487</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint32_t)0x001FU)            </span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 8488</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 8489</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 8490</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 8491</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 8492</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 8494</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint32_t)0x1F00U)            </span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 8495</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 8496</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 8497</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 8498</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 8499</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 8502</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint32_t)0xFFFFU)            </span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20"> 8505</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP                       ((uint32_t)0x00C0U)            </span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120"> 8506</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_0                     ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629"> 8507</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_1                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f413eac7f503dfddc9a9914efa555ac"> 8508</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP                      ((uint32_t)0x0C00U)            </span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7141f22c81a83134d9bb35cdeca5549"> 8509</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_0                    ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0"> 8510</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_1                    ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 8519</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 8520</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 8521</a></span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 8522</a></span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 8523</a></span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 8524</a></span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 8525</a></span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 8526</a></span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 8527</a></span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 8528</a></span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 8531</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint32_t)0x01FFU)            </span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 8534</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint32_t)0x000FU)            </span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 8535</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint32_t)0xFFF0U)            </span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 8538</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 8539</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 8540</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 8541</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 8542</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 8543</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 8544</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 8545</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 8546</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 8547</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 8548</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 8549</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 8550</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 8551</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 8552</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint32_t)0x8000U)            </span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 8555</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint32_t)0x000FU)            </span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 8556</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 8557</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 8558</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 8559</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 8560</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 8561</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 8563</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint32_t)0x3000U)            </span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 8564</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint32_t)0x1000U)            </span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 8565</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint32_t)0x2000U)            </span></div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 8567</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint32_t)0x4000U)            </span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 8570</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 8571</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 8572</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 8573</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 8574</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 8575</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 8576</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 8577</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 8578</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 8579</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 8580</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint32_t)0x0400U)            </span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 8581</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint32_t)0x0800U)            </span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 8584</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint32_t)0x00FFU)            </span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 8585</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 8586</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 8587</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 8588</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 8589</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 8590</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 8591</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 8592</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 8594</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint32_t)0xFF00U)            </span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 8602</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint32_t)0x7FU)               </span></div><div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 8603</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint32_t)0x01U)               </span></div><div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 8604</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint32_t)0x02U)               </span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 8605</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint32_t)0x04U)               </span></div><div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 8606</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint32_t)0x08U)               </span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 8607</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint32_t)0x10U)               </span></div><div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 8608</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint32_t)0x20U)               </span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 8609</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint32_t)0x40U)               </span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 8611</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint32_t)0x80U)               </span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 8614</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint32_t)0x007FU)            </span></div><div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 8615</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint32_t)0x0001U)            </span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 8616</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint32_t)0x0002U)            </span></div><div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 8617</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint32_t)0x0004U)            </span></div><div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 8618</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint32_t)0x0008U)            </span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 8619</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint32_t)0x0010U)            </span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 8620</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint32_t)0x0020U)            </span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 8621</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint32_t)0x0040U)            </span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 8623</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint32_t)0x0180U)            </span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 8624</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint32_t)0x0080U)            </span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 8625</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint32_t)0x0100U)            </span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 8627</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint32_t)0x0200U)            </span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 8630</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint32_t)0x01U)               </span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="comment">/*                                DBG                                         */</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 8639</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFFU)</span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 8640</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000U)</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;</div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 8643</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 8644</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 8645</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 8646</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;</div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 8648</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0U)</span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 8649</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 8650</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 8653</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP            ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 8654</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP            ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac65bf9342bb8acbcb25938e93abc45"> 8655</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP            ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf"> 8656</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP            ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 8657</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b"> 8658</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ca0e04ad8c94e5b7fe29d8b9c20ebff"> 8659</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP           ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef63b3c086ede54396596798553299"> 8660</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP           ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871"> 8661</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP           ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 8662</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP             ((uint32_t)0x00000400U)</span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 8663</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP            ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 8664</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP            ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e"> 8665</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000U)</span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6320aba695f6c3f97608e478533e96"> 8666</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   ((uint32_t)0x00400000U)</span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f7e5c708387aa1ddae35b892811b4e9"> 8667</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   ((uint32_t)0x00800000U)</span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b404dcea4857bccabbb03d6cce6be8c"> 8668</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP            ((uint32_t)0x02000000U)</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a"> 8669</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP            ((uint32_t)0x04000000U)</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe48f858edb831fbcb8769421df7d8e9"> 8671</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;</div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div><div class="line"><a name="l08674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e"> 8674</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l08675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37128bf689254919b07f64ee41cad1cf"> 8675</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM8_STOP        ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12c17533a1e3262ee11f760e44f5127"> 8676</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM9_STOP        ((uint32_t)0x00010000U)</span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d4bbf803a65e8202b0019ed0ce0ebb"> 8677</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM10_STOP       ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354671c942db40e69820fd783ef955b4"> 8678</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB2_FZ_DBG_TIM11_STOP       ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;</div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">/*                Ethernet MAC Registers bits definitions                     */</span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Control Register register */</span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90fbae827b1368b83cd9b0d9c64cc8"> 8686</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_WD      ((uint32_t)0x00800000U)  </span><span class="comment">/* Watchdog disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef1243e257142caa99c086b07fa5d42"> 8687</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_JD      ((uint32_t)0x00400000U)  </span><span class="comment">/* Jabber disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989c71f66d1361519d2b0586f30b148f"> 8688</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG     ((uint32_t)0x000E0000U)  </span><span class="comment">/* Inter-frame gap */</span><span class="preprocessor"></span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004e9dab4a5e1ed4f165facca6fd80aa"> 8689</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG_96Bit     ((uint32_t)0x00000000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 96Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0f2ad0cd583f00dd2739cbb3dbdeea"> 8690</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_88Bit     ((uint32_t)0x00020000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 88Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56adc3166c71f29d2d30efc6ed3a4369"> 8691</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_80Bit     ((uint32_t)0x00040000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 80Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2e77bc6fa5effe78706bfda4a51d1e2"> 8692</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_72Bit     ((uint32_t)0x00060000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 72Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c191358878ffd90ad6a6af336b935b"> 8693</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_64Bit     ((uint32_t)0x00080000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 64Bit */</span><span class="preprocessor">        </span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebea1ff24623d7ba11f9eea98cd5466b"> 8694</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_56Bit     ((uint32_t)0x000A0000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 56Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8984fcb3cf6fb85c26878d9341324d77"> 8695</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_48Bit     ((uint32_t)0x000C0000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 48Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc414a4c1360538a9ccbea64009d581"> 8696</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_40Bit     ((uint32_t)0x000E0000U)  </span><span class="comment">/* Minimum IFG between frames during transmission is 40Bit */</span><span class="preprocessor">              </span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad298d344663cc1213716b5981c61682c"> 8697</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_CSD     ((uint32_t)0x00010000U)  </span><span class="comment">/* Carrier sense disable (during transmission) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa2d12a706f5c166e1ed620ec53177c"> 8698</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_FES     ((uint32_t)0x00004000U)  </span><span class="comment">/* Fast ethernet speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f0065edda127d3f1fb6e88ca6f465b"> 8699</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_ROD     ((uint32_t)0x00002000U)  </span><span class="comment">/* Receive own disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ad823b7d50c85fc620a9a93d250d54"> 8700</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_LM      ((uint32_t)0x00001000U)  </span><span class="comment">/* loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83e463b0497de6801773acd7984722b2"> 8701</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_DM      ((uint32_t)0x00000800U)  </span><span class="comment">/* Duplex mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd6f6975a04c0ded0e1a9e98035e802"> 8702</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_IPCO    ((uint32_t)0x00000400U)  </span><span class="comment">/* IP Checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2771077782e2dcac94367e54353696e"> 8703</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_RD      ((uint32_t)0x00000200U)  </span><span class="comment">/* Retry disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5d2fe7260609d8186a7005f925dc28"> 8704</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_APCS    ((uint32_t)0x00000080U)  </span><span class="comment">/* Automatic Pad/CRC stripping */</span><span class="preprocessor"></span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fab432a0d01c8c1786b3d48489c0f9"> 8705</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_BL      ((uint32_t)0x00000060U)  </span><span class="comment">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="comment">                                                       a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span><span class="preprocessor"></span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc0bcf13d6a51de76a67299ba40561f"> 8707</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_10    ((uint32_t)0x00000000U)  </span><span class="comment">/* k = min (n, 10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga135a78ac267e35d598ed17aa776a1505"> 8708</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_8     ((uint32_t)0x00000020U)  </span><span class="comment">/* k = min (n, 8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5f35dc63a68792a4abfaf9d11a2feb"> 8709</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_4     ((uint32_t)0x00000040U)  </span><span class="comment">/* k = min (n, 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4db303c5f5822875770938f7cfb7c5"> 8710</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_1     ((uint32_t)0x00000060U)  </span><span class="comment">/* k = min (n, 1) */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90347f47e9623d4714e0631b1afbccc9"> 8711</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_DC      ((uint32_t)0x00000010U)  </span><span class="comment">/* Defferal check */</span><span class="preprocessor"></span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c3818396ef51cad8be1f4c68fff164"> 8712</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_TE      ((uint32_t)0x00000008U)  </span><span class="comment">/* Transmitter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77984e7a5202bdc300bccc9cc90fad3e"> 8713</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_RE      ((uint32_t)0x00000004U)  </span><span class="comment">/* Receiver enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;</div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Frame Filter Register */</span></div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7970ce2fd938029f0a58cf668a82a0fb"> 8716</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_RA     ((uint32_t)0x80000000U)  </span><span class="comment">/* Receive all */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b902b5561e392e47ce5d66275902e29"> 8717</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_HPF    ((uint32_t)0x00000400U)  </span><span class="comment">/* Hash or perfect filter */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e710eda13cca42c8da46d5d37f34552"> 8718</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAF    ((uint32_t)0x00000200U)  </span><span class="comment">/* Source address filter enable */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa351de2818df9599ce6b3378ca31f87"> 8719</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAIF   ((uint32_t)0x00000100U)  </span><span class="comment">/* SA inverse filtering */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25724ed070e5948cb5541d890d2af603"> 8720</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_PCF    ((uint32_t)0x000000C0U)  </span><span class="comment">/* Pass control frames: 3 cases */</span><span class="preprocessor"></span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bcec681af42037508574944fe68d6ff"> 8721</a></span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_BlockAll                ((uint32_t)0x00000040U)  </span><span class="comment">/* MAC filters all control frames from reaching the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf694466716e26c52452e21ce2a76f2fe"> 8722</a></span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardAll              ((uint32_t)0x00000080U)  </span><span class="comment">/* MAC forwards all control frames to application even if they fail the Address Filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e83e62d864be50e58455719d6df217"> 8723</a></span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0U)  </span><span class="comment">/* MAC forwards control frames that pass the Address Filter. */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fea3f3e6b264e362a84675e09f33cbd"> 8724</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_BFD    ((uint32_t)0x00000020U)  </span><span class="comment">/* Broadcast frame disable */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafaa7da9e50e9ecf39bdc614c01bc22e"> 8725</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_PAM    ((uint32_t)0x00000010U)  </span><span class="comment">/* Pass all mutlicast */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f50c885917d6df63e6250a530a9ce0c"> 8726</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_DAIF   ((uint32_t)0x00000008U)  </span><span class="comment">/* DA Inverse filtering */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab1e7a61949844d578d7580b9d2c143"> 8727</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_HM     ((uint32_t)0x00000004U)  </span><span class="comment">/* Hash multicast */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d925e8aa55a6b07772f86abce601529"> 8728</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_HU     ((uint32_t)0x00000002U)  </span><span class="comment">/* Hash unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga168f5e4a3eb11474c65396d75c07e086"> 8729</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_PM     ((uint32_t)0x00000001U)  </span><span class="comment">/* Promiscuous mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;</div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table High Register */</span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee61bc9033449996ae9f8f701b3bae23"> 8732</a></span>&#160;<span class="preprocessor">#define ETH_MACHTHR_HTH   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Hash table high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;</div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table Low Register */</span></div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac90cb3090f29ee9e5e7d935e8a3f2340"> 8735</a></span>&#160;<span class="preprocessor">#define ETH_MACHTLR_HTL   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Hash table low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;</div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Address Register */</span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga712f44a77db4edfaf961e469153e34a4"> 8738</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_PA   ((uint32_t)0x0000F800U)  </span><span class="comment">/* Physical layer address */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ab5db007b55dca29e98ba3b31f7e66"> 8739</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MR   ((uint32_t)0x000007C0U)  </span><span class="comment">/* MII register in the selected PHY */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0747e464ca8bb685ee34d28eb2677c40"> 8740</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_CR   ((uint32_t)0x0000001CU)  </span><span class="comment">/* CR clock range: 6 cases */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc1c108e8e7faa35839b3f72b5570d7"> 8741</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div42   ((uint32_t)0x00000000U)  </span><span class="comment">/* HCLK:60-100 MHz; MDC clock= HCLK/42 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0002142eea07988f854915782bd691c9"> 8742</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div62   ((uint32_t)0x00000004U)  </span><span class="comment">/* HCLK:100-150 MHz; MDC clock= HCLK/62 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49474ccdc05637adbc870989373c6535"> 8743</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div16   ((uint32_t)0x00000008U)  </span><span class="comment">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a9da5dbeb77d96a729afc82d4f246d"> 8744</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div26   ((uint32_t)0x0000000CU)  </span><span class="comment">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372d485677cd2e3a995dab470abe66b8"> 8745</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div102  ((uint32_t)0x00000010U)  </span><span class="comment">/* HCLK:150-168 MHz; MDC clock= HCLK/102 */</span><span class="preprocessor">  </span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdb940b35822107a5959cdd1ab06482"> 8746</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MW   ((uint32_t)0x00000002U)  </span><span class="comment">/* MII write */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3bd36fdbb97a3ec5b541997bf952aa"> 8747</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MB   ((uint32_t)0x00000001U)  </span><span class="comment">/* MII busy */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;  </div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Data Register */</span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1226bcd1fc955b69191cd84c1ffe6e"> 8750</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIDR_MD   ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* MII data: read/write data from/to PHY */</span><span class="preprocessor"></span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;</div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Flow Control Register */</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3bc8574eee69d1bf01d5ab91644bbc"> 8753</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_PT     ((uint32_t)0xFFFF0000U)  </span><span class="comment">/* Pause time */</span><span class="preprocessor"></span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34f51c72bc9733694ca11993cc384e1"> 8754</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_ZQPD   ((uint32_t)0x00000080U)  </span><span class="comment">/* Zero-quanta pause disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa299b14f248991ea740c352c2e2ec1e5"> 8755</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_PLT    ((uint32_t)0x00000030U)  </span><span class="comment">/* Pause low threshold: 4 cases */</span><span class="preprocessor"></span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23d3e1992eec79fe65413ab67d3a3850"> 8756</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus4   ((uint32_t)0x00000000U)  </span><span class="comment">/* Pause time minus 4 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga006139afdeadd79e8ead0233a202b3aa"> 8757</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus28  ((uint32_t)0x00000010U)  </span><span class="comment">/* Pause time minus 28 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d71124fba7219f43938d8cc25ba4fad"> 8758</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020U)  </span><span class="comment">/* Pause time minus 144 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf55b57c1a06e060afd934e7883a6ebca"> 8759</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030U)  </span><span class="comment">/* Pause time minus 256 slot times */</span><span class="preprocessor">      </span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50539e6dcdc828a70c91ab0cb0c1c27c"> 8760</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_UPFD   ((uint32_t)0x00000008U)  </span><span class="comment">/* Unicast pause frame detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eec52cb081cdba237e1195fe8c324b"> 8761</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_RFCE   ((uint32_t)0x00000004U)  </span><span class="comment">/* Receive flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd88b7b637bef7a8022270ee02c64a"> 8762</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_TFCE   ((uint32_t)0x00000002U)  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dccd98a15d90caf17bcaa6ae13d60a3"> 8763</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001U)  </span><span class="comment">/* Flow control busy/backpressure activate */</span><span class="preprocessor"></span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;</div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC VLAN Tag Register */</span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd45480752cd22efecf0d7465bf49500"> 8766</a></span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000U)  </span><span class="comment">/* 12-bit VLAN tag comparison */</span><span class="preprocessor"></span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50874dc921fd523d84621a337aebc53d"> 8767</a></span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* VLAN tag identifier (for receive frames) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;</div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span> </div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae49a607f4dc4ba71c695b3aa2fc0968"> 8770</a></span>&#160;<span class="preprocessor">#define ETH_MACRWUFFR_D   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Wake-up frame filter register data */</span><span class="preprocessor"></span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="comment">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="comment">   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="comment">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - </span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="comment">                              RSVD - Filter1 Command - RSVD - Filter0 Command</span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="comment">   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="comment">   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="comment">   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;</div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span> </div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa7046c581aa1b663c819352930cdd8"> 8784</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000U)  </span><span class="comment">/* Wake-Up Frame Filter Register Pointer Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2d01faf67db27fb0b2cfeaf94242b4"> 8785</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_GU     ((uint32_t)0x00000200U)  </span><span class="comment">/* Global Unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga597abfcc1408cb51980fa7a594a6cf30"> 8786</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFR    ((uint32_t)0x00000040U)  </span><span class="comment">/* Wake-Up Frame Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab855f00737fb7f828752e1353c3a1031"> 8787</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPR    ((uint32_t)0x00000020U)  </span><span class="comment">/* Magic Packet Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998f1f5665f94008e39dfabb489faf8e"> 8788</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFE    ((uint32_t)0x00000004U)  </span><span class="comment">/* Wake-Up Frame Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81540e67436a755a7692b32a33871f63"> 8789</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPE    ((uint32_t)0x00000002U)  </span><span class="comment">/* Magic Packet Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab454be372dc141b6e515c4389cd18a12"> 8790</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_PD     ((uint32_t)0x00000001U)  </span><span class="comment">/* Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;</div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Status Register */</span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e4af1a52a19f5b2d8f3ce74dd5c85e"> 8793</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_TSTS      ((uint32_t)0x00000200U)  </span><span class="comment">/* Time stamp trigger status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f628abfb1f1076cd89ac76a373d48d6"> 8794</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCTS     ((uint32_t)0x00000040U)  </span><span class="comment">/* MMC transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9faeaa8069b56260ffc8ed2daa06fcd"> 8795</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_MMMCRS    ((uint32_t)0x00000020U)  </span><span class="comment">/* MMC receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764dd9b736867f6c5b590c7ca49017c2"> 8796</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCS      ((uint32_t)0x00000010U)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee99dd08ad3581436f53b7f22452dcb9"> 8797</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_PMTS      ((uint32_t)0x00000008U)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;</div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span></div><div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f17c13903c30bc301c7897b93a16a24"> 8800</a></span>&#160;<span class="preprocessor">#define ETH_MACIMR_TSTIM     ((uint32_t)0x00000200U)  </span><span class="comment">/* Time stamp trigger interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2cdb4ba6c97aba3e82e8192ebddcb5f"> 8801</a></span>&#160;<span class="preprocessor">#define ETH_MACIMR_PMTIM     ((uint32_t)0x00000008U)  </span><span class="comment">/* PMT interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;</div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 High Register */</span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142dbcbb7da81e8549dde3c239ed8251"> 8804</a></span>&#160;<span class="preprocessor">#define ETH_MACA0HR_MACA0H   ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* MAC address0 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;</div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 Low Register */</span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ed9dbd9711ee9c19f40c73d8f33be3"> 8807</a></span>&#160;<span class="preprocessor">#define ETH_MACA0LR_MACA0L   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* MAC address0 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;</div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 High Register */</span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f88c5ead1109f1e0abac07bcb2e44ea"> 8810</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_AE       ((uint32_t)0x80000000U)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3840a96465b73115d34360abf3704c5"> 8811</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_SA       ((uint32_t)0x40000000U)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf2fe1242cce62c3fe1cc49ce513b6a"> 8812</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MBC      ((uint32_t)0x3F000000U)  </span><span class="comment">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e731440906539ecb1c52a84df889c5"> 8813</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits15_8    ((uint32_t)0x20000000U)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ebf87cc6584613fea5a49a382b2d67"> 8814</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits7_0     ((uint32_t)0x10000000U)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa211fa742d34dd8e8d2ca2ea5e865a"> 8815</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits31_24   ((uint32_t)0x08000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3767ea17fd333409e63262ab5f6878"> 8816</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits23_16   ((uint32_t)0x04000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3520a54e7e68617539b51885b7bb918"> 8817</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits15_8    ((uint32_t)0x02000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3894de2dc133fd5e03e4d4817852adfd"> 8818</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits7_0     ((uint32_t)0x01000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [7:0] */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd4d059d3d4734c2528ef12cadbd769"> 8819</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MACA1H   ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;</div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 Low Register */</span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce742aa0eabc2a8b23ba4f79f18409a"> 8822</a></span>&#160;<span class="preprocessor">#define ETH_MACA1LR_MACA1L   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* MAC address1 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;</div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 High Register */</span></div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5713abb4f70f5514d2d44c44ea17254e"> 8825</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_AE       ((uint32_t)0x80000000U)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3f0a2b08321c5441a87b385bfe0c41"> 8826</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_SA       ((uint32_t)0x40000000U)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga270c0bb939fd71e02a8d221caada1071"> 8827</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MBC      ((uint32_t)0x3F000000U)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656070d9cc36501e927908e2f3903332"> 8828</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits15_8    ((uint32_t)0x20000000U)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga322aa03bccdcb0b2e85119629e95be57"> 8829</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits7_0     ((uint32_t)0x10000000U)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9519b002d1e0c04b1d5989bf410d24cb"> 8830</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits31_24   ((uint32_t)0x08000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc71bd0499aaa5a76247a6bd6e5e79a"> 8831</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits23_16   ((uint32_t)0x04000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394acdc62df68dadb1190d4f83f6dbaa"> 8832</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits15_8    ((uint32_t)0x02000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87b47b25381694fdcc397cc63ea8810"> 8833</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits7_0     ((uint32_t)0x01000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c73a460038c40e28b27fe0cfcd17cef"> 8834</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MACA2H   ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;</div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 Low Register */</span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757e0ceef1c6d529f28c7875ff3e88e7"> 8837</a></span>&#160;<span class="preprocessor">#define ETH_MACA2LR_MACA2L   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* MAC address2 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;</div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 High Register */</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3bb6d5c1237b2c573f22876a62dcaa9"> 8840</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_AE       ((uint32_t)0x80000000U)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c41346fd61170b413812a19fcac8db"> 8841</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_SA       ((uint32_t)0x40000000U)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ec855ed04aea21b400ae947b54a353"> 8842</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MBC      ((uint32_t)0x3F000000U)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019fe5bc7d94ee1ee4a605e06e777bb5"> 8843</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits15_8    ((uint32_t)0x20000000U)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33587cdbe844563e853e3815b63c7c47"> 8844</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits7_0     ((uint32_t)0x10000000U)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae147613a45eb3d13b84b66158217bb89"> 8845</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits31_24   ((uint32_t)0x08000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b47f3fddf3dcd39b3af7785c1e5cced"> 8846</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits23_16   ((uint32_t)0x04000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4744ba01934291f07b1b132b82cb1bd4"> 8847</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits15_8    ((uint32_t)0x02000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f2f1ab81a02837ed96e5f92fe96181"> 8848</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits7_0     ((uint32_t)0x01000000U)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b5d9faa67c4cc6d1c42ec26ad99d57b"> 8849</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MACA3H   ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* MAC address3 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;</div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 Low Register */</span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa08b4ccde1b7251ba6317e744b09a95f"> 8852</a></span>&#160;<span class="preprocessor">#define ETH_MACA3LR_MACA3L   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* MAC address3 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;</div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="comment">/*                Ethernet MMC Registers bits definition                      */</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;</div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Contol Register */</span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb309947d400951235c17953254fbf8"> 8859</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCFHP      ((uint32_t)0x00000020U)  </span><span class="comment">/* MMC counter Full-Half preset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6eeda6ffcafe7d8ba531ccaa3abf90"> 8860</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCP        ((uint32_t)0x00000010U)  </span><span class="comment">/* MMC counter preset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ab5fbe6c5189b3f98095f9adb1eeeb"> 8861</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCF        ((uint32_t)0x00000008U)  </span><span class="comment">/* MMC Counter Freeze */</span><span class="preprocessor"></span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243ae6b3acbbd295be6f76a84657a48d"> 8862</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_ROR        ((uint32_t)0x00000004U)  </span><span class="comment">/* Reset on Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948b685211ced94ef5d4b8d2c94df78a"> 8863</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_CSR        ((uint32_t)0x00000002U)  </span><span class="comment">/* Counter Stop Rollover */</span><span class="preprocessor"></span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cb520c80fc0b2f00304bb7f8f7c5d4e"> 8864</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_CR         ((uint32_t)0x00000001U)  </span><span class="comment">/* Counters Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;</div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b78bde6602ca062513389b8bf43e17"> 8867</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RGUFS     ((uint32_t)0x00020000U)  </span><span class="comment">/* Set when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3859ff0eb6fff48fb98919fe72da15"> 8868</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFAES     ((uint32_t)0x00000040U)  </span><span class="comment">/* Set when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74e35d76820f3c2b0eb743f26023792"> 8869</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFCES     ((uint32_t)0x00000020U)  </span><span class="comment">/* Set when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;</div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d5dcc69902946befc317ea5719a34c"> 8872</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFS      ((uint32_t)0x00200000U)  </span><span class="comment">/* Set when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga796d834a29d0fc6fdc1908ba6db487c3"> 8873</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFMSCS   ((uint32_t)0x00008000U)  </span><span class="comment">/* Set when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe8e920b9e135d3e3ba61e0db758ff19"> 8874</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFSCS    ((uint32_t)0x00004000U)  </span><span class="comment">/* Set when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;</div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873a3b1c0a7756647be8455ea6bea8df"> 8877</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RGUFM    ((uint32_t)0x00020000U)  </span><span class="comment">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c763ea4da19192ab30828971579400c"> 8878</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFAEM    ((uint32_t)0x00000040U)  </span><span class="comment">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3eb72a19c5a4bd34a9ec2c624bd8a8c"> 8879</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFCEM    ((uint32_t)0x00000020U)  </span><span class="comment">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;</div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67e69315d2e64d3f4c9b7e65aacf8be"> 8882</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFM     ((uint32_t)0x00200000U)  </span><span class="comment">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20b6f12c07d34bcc014eaa31c6719486"> 8883</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFMSCM  ((uint32_t)0x00008000U)  </span><span class="comment">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f41666a525c61be9c88f3d54632ce34"> 8884</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFSCM   ((uint32_t)0x00004000U)  </span><span class="comment">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;</div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784008b2facbc9cab1982e0382057d1c"> 8887</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFSCCR_TGFSCC     ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;</div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span></div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4a8b771ec947fe2b944108f72e64fbf"> 8890</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFMSCCR_TGFMSCC   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;</div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b659b400b12fd5c539e24bc115dff2"> 8893</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFCR_TGFC    ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Number of good frames transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;</div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span></div><div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed4e2c7449a522ecbc811252ba1f12b"> 8896</a></span>&#160;<span class="preprocessor">#define ETH_MMCRFCECR_RFCEC  ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Number of frames received with CRC error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;</div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52a70effea67d543da0842e323d2123"> 8899</a></span>&#160;<span class="preprocessor">#define ETH_MMCRFAECR_RFAEC  ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Number of frames received with alignment (dribble) error */</span><span class="preprocessor"></span></div><div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;</div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd42857738b46f748bc6a9109ab0f9e"> 8902</a></span>&#160;<span class="preprocessor">#define ETH_MMCRGUFCR_RGUFC  ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Number of good unicast frames received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;</div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="comment">/*               Ethernet PTP Registers bits definition                       */</span></div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;</div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d47a61f30e11b514ef0840f3a0fb91"> 8909</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSCNT       ((uint32_t)0x00030000U)  </span><span class="comment">/* Time stamp clock node type */</span><span class="preprocessor"></span></div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fc513069f3282a3eb0882aed3bbfd1"> 8910</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSMRME     ((uint32_t)0x00008000U)  </span><span class="comment">/* Time stamp snapshot for message relevant to master enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eaf5fc7cc8783ac1ca9ace803bb0160"> 8911</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSEME      ((uint32_t)0x00004000U)  </span><span class="comment">/* Time stamp snapshot for event message enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f42e1b4f3b0a00d0dce8d5bd59dee3"> 8912</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSIPV4FE   ((uint32_t)0x00002000U)  </span><span class="comment">/* Time stamp snapshot for IPv4 frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428ee209868452ee95f36fe45d0a4b4f"> 8913</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSIPV6FE   ((uint32_t)0x00001000U)  </span><span class="comment">/* Time stamp snapshot for IPv6 frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69cfe467495afe0d32ec28b909b3eb9b"> 8914</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSPTPOEFE  ((uint32_t)0x00000800U)  </span><span class="comment">/* Time stamp snapshot for PTP over ethernet frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga335a3940df21b9ee09ba00c46e2b161a"> 8915</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSPTPPSV2E  ((uint32_t)0x00000400U)  </span><span class="comment">/* Time stamp PTP packet snooping for version2 format enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2037dd72baca0b1c16a560b8488d92c5"> 8916</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSSR       ((uint32_t)0x00000200U)  </span><span class="comment">/* Time stamp Sub-seconds rollover */</span><span class="preprocessor"></span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b00141a354c03c06e49046cde7a7e5"> 8917</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSARFE     ((uint32_t)0x00000100U)  </span><span class="comment">/* Time stamp snapshot for all received frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;</div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19406b465c944a3e465a8077cbfbf39e"> 8919</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSARU    ((uint32_t)0x00000020U)  </span><span class="comment">/* Addend register update */</span><span class="preprocessor"></span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44670d6793da45549fb7ea38c3523783"> 8920</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSITE    ((uint32_t)0x00000010U)  </span><span class="comment">/* Time stamp interrupt trigger enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga589a3a200c3f68543f556432cdb98075"> 8921</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTU    ((uint32_t)0x00000008U)  </span><span class="comment">/* Time stamp update */</span><span class="preprocessor"></span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484f7a6e6df6b3f2131d3bfb3dba856"> 8922</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTI    ((uint32_t)0x00000004U)  </span><span class="comment">/* Time stamp initialize */</span><span class="preprocessor"></span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e58e22d5668ebf118f67df5eb13e834"> 8923</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSFCU    ((uint32_t)0x00000002U)  </span><span class="comment">/* Time stamp fine or coarse update */</span><span class="preprocessor"></span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1129b1d368bdef0c5c07d9acf8edd7"> 8924</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSE      ((uint32_t)0x00000001U)  </span><span class="comment">/* Time stamp enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;</div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span></div><div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab51d59cd679f65a179fe5e271b63a22c"> 8927</a></span>&#160;<span class="preprocessor">#define ETH_PTPSSIR_STSSI    ((uint32_t)0x000000FFU)  </span><span class="comment">/* System time Sub-second increment value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;</div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Register */</span></div><div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e066e9342e4f16955c1506d64b26d5"> 8930</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSHR_STS      ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* System Time second */</span><span class="preprocessor"></span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;</div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db7e66364e5d2022b53561fc6fcbfc6"> 8933</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STPNS    ((uint32_t)0x80000000U)  </span><span class="comment">/* System Time Positive or negative time */</span><span class="preprocessor"></span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d984d62fb4bfdc0677734863135ade"> 8934</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STSS     ((uint32_t)0x7FFFFFFFU)  </span><span class="comment">/* System Time sub-seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;</div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790cfc8e9a003b703e25d158e3490066"> 8937</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSHUR_TSUS    ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Time stamp update seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;</div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span></div><div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03c675fcd71d14198665cb8c5956086"> 8940</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUPNS  ((uint32_t)0x80000000U)  </span><span class="comment">/* Time stamp update Positive or negative time */</span><span class="preprocessor"></span></div><div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17fdf1f11b40e68b24a27eb2c60f50b1"> 8941</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUSS   ((uint32_t)0x7FFFFFFFU)  </span><span class="comment">/* Time stamp update sub-seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;</div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab944b9f1ceff57bb31beb689a19537c4"> 8944</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSAR_TSA      ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Time stamp addend */</span><span class="preprocessor"></span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time High Register */</span></div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21db9a6b88a17aef32ccce70f017329e"> 8947</a></span>&#160;<span class="preprocessor">#define ETH_PTPTTHR_TTSH     ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Target time stamp high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;</div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time Low Register */</span></div><div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e7a9592215e36a8db010374f57d210"> 8950</a></span>&#160;<span class="preprocessor">#define ETH_PTPTTLR_TTSL     ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Target time stamp low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;</div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Status Register */</span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491e96ebf2d049900f049cead51f320a"> 8953</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSTTR    ((uint32_t)0x00000020U)  </span><span class="comment">/* Time stamp target time reached */</span><span class="preprocessor"></span></div><div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa245035f820779346591bee91d96b473"> 8954</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSO     ((uint32_t)0x00000010U)  </span><span class="comment">/* Time stamp seconds overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;</div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="comment">/*                 Ethernet DMA Registers bits definition                     */</span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;</div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Bus Mode Register */</span></div><div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacec4fa12c34dc8fcacc2271f09ed0cbd"> 8961</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_AAB       ((uint32_t)0x02000000U)  </span><span class="comment">/* Address-Aligned beats */</span><span class="preprocessor"></span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcb4414b6567f8b131712e0dc5c62beb"> 8962</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_FPM        ((uint32_t)0x01000000U)  </span><span class="comment">/* 4xPBL mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e71c4054613222a8610bde0b191d00"> 8963</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_USP       ((uint32_t)0x00800000U)  </span><span class="comment">/* Use separate PBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8be5fad8f704e418e3d799d4c6d3d1"> 8964</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_RDP       ((uint32_t)0x007E0000U)  </span><span class="comment">/* RxDMA PBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac56caa9d3b3a4300bd1aa0405131d7b9"> 8965</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_1Beat    ((uint32_t)0x00020000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf9bcd9870547bd6f454db6667ccdecb"> 8966</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_2Beat    ((uint32_t)0x00040000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514499cdf6581fdcff5eaad5e6ab12f"> 8967</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4Beat    ((uint32_t)0x00080000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b0089dafe1c8c2410127e93ea40681"> 8968</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_8Beat    ((uint32_t)0x00100000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed1d26d7d55828eadcea86f774c5dd3"> 8969</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_16Beat   ((uint32_t)0x00200000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3636f50cc2841e5a945f7e908420cbd5"> 8970</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_32Beat   ((uint32_t)0x00400000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor">                </span></div><div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8ea3f877aaa74f8ea2d1a788ae3180"> 8971</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_4Beat   ((uint32_t)0x01020000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f0258c404d957601ae069a77c82d39b"> 8972</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_8Beat   ((uint32_t)0x01040000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ebf97fad14c750a087ed09210e42a1b"> 8973</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_16Beat  ((uint32_t)0x01080000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5e2d5606e920b57f303f032b0bad32b"> 8974</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_32Beat  ((uint32_t)0x01100000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1eab5835a2d15d943d5a8fbed274478"> 8975</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_64Beat  ((uint32_t)0x01200000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea2c20d00d2428c5f6a8fe4d7ebb392"> 8976</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000U)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span><span class="preprocessor">  </span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717f163fe72c7e1c999123160dde4143"> 8977</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_FB        ((uint32_t)0x00010000U)  </span><span class="comment">/* Fixed Burst */</span><span class="preprocessor"></span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae06b7c29931b088e66f13b055aaddcd6"> 8978</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_RTPR      ((uint32_t)0x0000C000U)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478e7d5ec02db7237be51fa5b83b9e25"> 8979</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_1_1     ((uint32_t)0x00000000U)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9e5dda525076cc163bdc29f18e4055"> 8980</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_2_1     ((uint32_t)0x00004000U)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e4fd353c5a9ecee3feb428eb54ce2b"> 8981</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_3_1     ((uint32_t)0x00008000U)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6d57a1f21bc958fa0cfab0cfed02b1"> 8982</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_4_1     ((uint32_t)0x0000C000U)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor">  </span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3daa2867b6d01e8eda765e77648599"> 8983</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_PBL    ((uint32_t)0x00003F00U)  </span><span class="comment">/* Programmable burst length */</span><span class="preprocessor"></span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb5f1c9376d0a0bc956aba567c7cb9"> 8984</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_1Beat    ((uint32_t)0x00000100U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a034f8cf671cba686e882172ad93949"> 8985</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_2Beat    ((uint32_t)0x00000200U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55ff9b7cebc3489fcaab886a065d372c"> 8986</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4Beat    ((uint32_t)0x00000400U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae920200ec813649824a20b434c1eecb5"> 8987</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_8Beat    ((uint32_t)0x00000800U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6351d1d02e94053527b8e18f393b1e82"> 8988</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_16Beat   ((uint32_t)0x00001000U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d8ee65c1583f4ec9092bc45563d720"> 8989</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_32Beat   ((uint32_t)0x00002000U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor">                </span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89566024f4f6772d59592f5bacc7828d"> 8990</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_4Beat   ((uint32_t)0x01000100U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33acf850c7d6f97899f69d76d87a3dd6"> 8991</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_8Beat   ((uint32_t)0x01000200U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c68f3a0a692fbd81bac47bfe2340bb"> 8992</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_16Beat  ((uint32_t)0x01000400U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21298fccc783e5c6d65b9d64960b4ca2"> 8993</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_32Beat  ((uint32_t)0x01000800U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a789fc58356a8084c5f1eeba366de2"> 8994</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_64Beat  ((uint32_t)0x01001000U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c90887a852a858c630ac388bec0b392"> 8995</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000U)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04f1ef51af153093743c190d25ea21b"> 8996</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_EDE       ((uint32_t)0x00000080U)  </span><span class="comment">/* Enhanced Descriptor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1931fd959cb78283ab0cf0bd9804387"> 8997</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_DSL       ((uint32_t)0x0000007CU)  </span><span class="comment">/* Descriptor Skip Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd126734c36f2db46c51e73cef07afce"> 8998</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_DA        ((uint32_t)0x00000002U)  </span><span class="comment">/* DMA arbitration scheme */</span><span class="preprocessor"></span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e8dfe321aeaecaa87e290f4d6e710dc"> 8999</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_SR        ((uint32_t)0x00000001U)  </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;</div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2d9dbefaa6940adf6422092fae2da6"> 9002</a></span>&#160;<span class="preprocessor">#define ETH_DMATPDR_TPD      ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Transmit poll demand */</span><span class="preprocessor"></span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;</div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f1c5a5628c6e7dcd853e511eac49e8"> 9005</a></span>&#160;<span class="preprocessor">#define ETH_DMARPDR_RPD      ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Receive poll demand  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;</div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e60ae1c7b80cf199c372b5e701b46e"> 9008</a></span>&#160;<span class="preprocessor">#define ETH_DMARDLAR_SRL     ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Start of receive list */</span><span class="preprocessor"></span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;</div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9f12964bc4e019afface14df2dc87c"> 9011</a></span>&#160;<span class="preprocessor">#define ETH_DMATDLAR_STL     ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Start of transmit list */</span><span class="preprocessor"></span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;</div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Status Register */</span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55027d33ea49f5498f5c9a0dab629d7"> 9014</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TSTS       ((uint32_t)0x20000000U)  </span><span class="comment">/* Time-stamp trigger status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4792ff5cd86cdea1edf34ea90448b34a"> 9015</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_PMTS       ((uint32_t)0x10000000U)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6207fe0c8383456188e9bb1e2fb9fe"> 9016</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_MMCS       ((uint32_t)0x08000000U)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga098b5395babfd8474a75a5a2034c94f2"> 9017</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_EBS        ((uint32_t)0x03800000U)  </span><span class="comment">/* Error bits status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;  <span class="comment">/* combination with EBS[2:0] for GetFlagStatus function */</span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e1dfda0e23a1ae10c0c05c405e5c73"> 9019</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DescAccess      ((uint32_t)0x02000000U)  </span><span class="comment">/* Error bits 0-data buffer, 1-desc. access */</span><span class="preprocessor"></span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315c68184fd0f0e510539dc8cd986393"> 9020</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_ReadTransf      ((uint32_t)0x01000000U)  </span><span class="comment">/* Error bits 0-write trnsf, 1-read transfr */</span><span class="preprocessor"></span></div><div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd56804ed872078d962ef5f01dc295e1"> 9021</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DataTransfTx    ((uint32_t)0x00800000U)  </span><span class="comment">/* Error bits 0-Rx DMA, 1-Tx DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga806073adcecb9139b1c1d7ed35a4f37c"> 9022</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TPS         ((uint32_t)0x00700000U)  </span><span class="comment">/* Transmit process state */</span><span class="preprocessor"></span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0d4830c8196127e9b26178b23b6f3e"> 9023</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Stopped         ((uint32_t)0x00000000U)  </span><span class="comment">/* Stopped - Reset or Stop Tx Command issued  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd9af883f17d4bbbdde6866ecf67afe2"> 9024</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Fetching        ((uint32_t)0x00100000U)  </span><span class="comment">/* Running - fetching the Tx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351ab7003c342ab1b43f9fd158fdc00d"> 9025</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Waiting         ((uint32_t)0x00200000U)  </span><span class="comment">/* Running - waiting for status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72af54920faf4b54e760c3784dccaf65"> 9026</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Reading         ((uint32_t)0x00300000U)  </span><span class="comment">/* Running - reading the data from host memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b3558db79b5903dd3966ceed7bb1e8"> 9027</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Suspended       ((uint32_t)0x00600000U)  </span><span class="comment">/* Suspended - Tx Descriptor unavailabe */</span><span class="preprocessor"></span></div><div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6e95d2a805ec4d8e50de467825c86e0"> 9028</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Closing         ((uint32_t)0x00700000U)  </span><span class="comment">/* Running - closing Rx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae773175991a44530bcd26057a7b3819e"> 9029</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RPS         ((uint32_t)0x000E0000U)  </span><span class="comment">/* Receive process state */</span><span class="preprocessor"></span></div><div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a2dfc943902722a1bce1d0a24125e45"> 9030</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Stopped         ((uint32_t)0x00000000U)  </span><span class="comment">/* Stopped - Reset or Stop Rx Command issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92a04f8a6f4c047967d38e4fd3f4bbb9"> 9031</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Fetching        ((uint32_t)0x00020000U)  </span><span class="comment">/* Running - fetching the Rx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5440bd06e487e3ca5d64afebc8b48bac"> 9032</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Waiting         ((uint32_t)0x00060000U)  </span><span class="comment">/* Running - waiting for packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e1406af058b582a7f60f8415edde15"> 9033</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Suspended       ((uint32_t)0x00080000U)  </span><span class="comment">/* Suspended - Rx Descriptor unavailable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0976a4ba0b8dcbe42fdef38a8589fda8"> 9034</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Closing         ((uint32_t)0x000A0000U)  </span><span class="comment">/* Running - closing descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6aaf0193e4f15e2937cb18586567e43"> 9035</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Queuing         ((uint32_t)0x000E0000U)  </span><span class="comment">/* Running - queuing the recieve frame into host memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8585a6af3197e49831882373410d94c"> 9036</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_NIS        ((uint32_t)0x00010000U)  </span><span class="comment">/* Normal interrupt summary */</span><span class="preprocessor"></span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cb15b33a997bec75b9c8750231ee411"> 9037</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_AIS        ((uint32_t)0x00008000U)  </span><span class="comment">/* Abnormal interrupt summary */</span><span class="preprocessor"></span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899d94d62f011fc56aa5814e528055f7"> 9038</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_ERS        ((uint32_t)0x00004000U)  </span><span class="comment">/* Early receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c0a99d8d2ff948096d06b6dfdab9c"> 9039</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_FBES       ((uint32_t)0x00002000U)  </span><span class="comment">/* Fatal bus error status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb828d827c627f704a53dc486cec821c"> 9040</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_ETS        ((uint32_t)0x00000400U)  </span><span class="comment">/* Early transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ce8d0c087f96b2b5c3e1db45cd1ecf5"> 9041</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RWTS       ((uint32_t)0x00000200U)  </span><span class="comment">/* Receive watchdog timeout status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de31c814e36b7bb2b752e7b62bf840"> 9042</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RPSS       ((uint32_t)0x00000100U)  </span><span class="comment">/* Receive process stopped status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5569311c70d6ededf186d9a8af19d884"> 9043</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RBUS       ((uint32_t)0x00000080U)  </span><span class="comment">/* Receive buffer unavailable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f33df77007eab0110e1ffef365a2df"> 9044</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RS         ((uint32_t)0x00000040U)  </span><span class="comment">/* Receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2597865c464586829cec4f8d26fb1f1"> 9045</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TUS        ((uint32_t)0x00000020U)  </span><span class="comment">/* Transmit underflow status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c2f1e3cb729230b1099026b6a53b867"> 9046</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_ROS        ((uint32_t)0x00000010U)  </span><span class="comment">/* Receive overflow status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c543637a7e9669b8bdb12265b5ff448"> 9047</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TJTS       ((uint32_t)0x00000008U)  </span><span class="comment">/* Transmit jabber timeout status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26668ea80a2d794d72c0a441aa73d0d7"> 9048</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TBUS       ((uint32_t)0x00000004U)  </span><span class="comment">/* Transmit buffer unavailable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48c871e98a7794ce6cd8294baee114a"> 9049</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TPSS       ((uint32_t)0x00000002U)  </span><span class="comment">/* Transmit process stopped status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa47191609cba66df647cb7e8e10974"> 9050</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TS         ((uint32_t)0x00000001U)  </span><span class="comment">/* Transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;</div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Operation Mode Register */</span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade93bfc37c0b1fc371b2fa1278ee7dfd"> 9053</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DTCEFD    ((uint32_t)0x04000000U)  </span><span class="comment">/* Disable Dropping of TCP/IP checksum error frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7132ff722841d431f9c6d3fc7e0c8912"> 9054</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RSF       ((uint32_t)0x02000000U)  </span><span class="comment">/* Receive store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61cfaa51bb7973e7e3c4fd6d549c88b2"> 9055</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DFRF      ((uint32_t)0x01000000U)  </span><span class="comment">/* Disable flushing of received frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600b35b875335358746524e5f6760613"> 9056</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TSF       ((uint32_t)0x00200000U)  </span><span class="comment">/* Transmit store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ba6031456a00e99638005b7af823a49"> 9057</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FTF       ((uint32_t)0x00100000U)  </span><span class="comment">/* Flush transmit FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af2f55493df254efed28cad7fb72651"> 9058</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TTC       ((uint32_t)0x0001C000U)  </span><span class="comment">/* Transmit threshold control */</span><span class="preprocessor"></span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0372554b5b8c2b816071ced929b30f"> 9059</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_64Bytes       ((uint32_t)0x00000000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0af7e5f2074a30e33e4845b1c72155"> 9060</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_128Bytes      ((uint32_t)0x00004000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a29aa54f61418b0086bef0d8c9a4868"> 9061</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_192Bytes      ((uint32_t)0x00008000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d703eb56388097660839c0dbb2dcf4"> 9062</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_256Bytes      ((uint32_t)0x0000C000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6cd2f59e4f784ef22ca7873bcafe6"> 9063</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_40Bytes       ((uint32_t)0x00010000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e74522b40a38dbc62dca1cc87f7b13f"> 9064</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_32Bytes       ((uint32_t)0x00014000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e990a61fd2ca6d1f5d9e0fddfc1a76"> 9065</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_24Bytes       ((uint32_t)0x00018000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c21df36ca8ecb3c2d016cd4c683aded"> 9066</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_16Bytes       ((uint32_t)0x0001C000U)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f15d70215b151c4c151b7b8475939ce"> 9067</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_ST        ((uint32_t)0x00002000U)  </span><span class="comment">/* Start/stop transmission command */</span><span class="preprocessor"></span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ff2d7be55ac4e29a18d8490012d8d8f"> 9068</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FEF       ((uint32_t)0x00000080U)  </span><span class="comment">/* Forward error frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fb0b48ffa17fb3c37e730e63790b95"> 9069</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FUGF      ((uint32_t)0x00000040U)  </span><span class="comment">/* Forward undersized good frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00653932f863ff8c73752e4dea63283d"> 9070</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RTC       ((uint32_t)0x00000018U)  </span><span class="comment">/* receive threshold control */</span><span class="preprocessor"></span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29ec3c609bf796437bb50879be53974e"> 9071</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_64Bytes       ((uint32_t)0x00000000U)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4f5e1950abb65d6ed23e30994b7a26"> 9072</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_32Bytes       ((uint32_t)0x00000008U)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73706fb0cf9a03909a55e3bcd19c75c"> 9073</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_96Bytes       ((uint32_t)0x00000010U)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7099f07f7c61fdc118cebe38db796e9"> 9074</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_128Bytes      ((uint32_t)0x00000018U)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9e1270eefa558420deba526b7cd2c2"> 9075</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_OSF       ((uint32_t)0x00000004U)  </span><span class="comment">/* operate on second frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08aaa0c916bb56d2e4e71fdf0f034da"> 9076</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_SR        ((uint32_t)0x00000002U)  </span><span class="comment">/* Start/stop receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;</div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c12b833cb206d8bafa7d60faebea805"> 9079</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_NISE      ((uint32_t)0x00010000U)  </span><span class="comment">/* Normal interrupt summary enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae9340fa928abb4664efbb5c8478756"> 9080</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_AISE      ((uint32_t)0x00008000U)  </span><span class="comment">/* Abnormal interrupt summary enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe43c4432e0505a5509424665692807"> 9081</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_ERIE      ((uint32_t)0x00004000U)  </span><span class="comment">/* Early receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e94d1d37660b7cca9306ac020b4110"> 9082</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_FBEIE     ((uint32_t)0x00002000U)  </span><span class="comment">/* Fatal bus error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1c57b5102ca78372420b45a707b43e"> 9083</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_ETIE      ((uint32_t)0x00000400U)  </span><span class="comment">/* Early transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa28e115ada97b2e6d793f9d542f93e35"> 9084</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RWTIE     ((uint32_t)0x00000200U)  </span><span class="comment">/* Receive watchdog timeout interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcfba49acf14e8a0194e1fef8b1837f7"> 9085</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RPSIE     ((uint32_t)0x00000100U)  </span><span class="comment">/* Receive process stopped interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c349d0b4aa329d39fcfd10d59de7b26"> 9086</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RBUIE     ((uint32_t)0x00000080U)  </span><span class="comment">/* Receive buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bce67fd8ee3363c1ab95b9f5324f745"> 9087</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RIE       ((uint32_t)0x00000040U)  </span><span class="comment">/* Receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a59aa3adff595051bdda2da948ec71"> 9088</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TUIE      ((uint32_t)0x00000020U)  </span><span class="comment">/* Transmit Underflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cdf8611ab9a0a7f4fc0e0090a33ba6"> 9089</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_ROIE      ((uint32_t)0x00000010U)  </span><span class="comment">/* Receive Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9cd48115f0b32941ee3087e9c60ec9"> 9090</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TJTIE     ((uint32_t)0x00000008U)  </span><span class="comment">/* Transmit jabber timeout interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9c473407d77a379d7032147b59"> 9091</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TBUIE     ((uint32_t)0x00000004U)  </span><span class="comment">/* Transmit buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d4b2c3e0d50326adf0e8b3955aa9972"> 9092</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TPSIE     ((uint32_t)0x00000002U)  </span><span class="comment">/* Transmit process stopped interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a19f069ddf349de788130cefdbc4149"> 9093</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TIE       ((uint32_t)0x00000001U)  </span><span class="comment">/* Transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;</div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3793f0a194ff3a19a1559824a821fe61"> 9096</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OFOC   ((uint32_t)0x10000000U)  </span><span class="comment">/* Overflow bit for FIFO overflow counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9595307f4b9d38f6e0991fa54c4bae8f"> 9097</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFA    ((uint32_t)0x0FFE0000U)  </span><span class="comment">/* Number of frames missed by the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffc962868d2b5ed265e7bffd6881aab"> 9098</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OMFC   ((uint32_t)0x00010000U)  </span><span class="comment">/* Overflow bit for missed frame counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81aa193a52d5b3757a008b84eb0c6182"> 9099</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFC    ((uint32_t)0x0000FFFFU)  </span><span class="comment">/* Number of frames missed by the controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;</div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae013d158ee1e13f61069722eff4d52ac"> 9102</a></span>&#160;<span class="preprocessor">#define ETH_DMACHTDR_HTDAP   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Host transmit descriptor address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;</div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span></div><div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb91f0f377b2bb0bfffe7df0ad46c7d3"> 9105</a></span>&#160;<span class="preprocessor">#define ETH_DMACHRDR_HRDAP   ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Host receive descriptor address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;</div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3524cdddc8525fe50c6754029011e12"> 9108</a></span>&#160;<span class="preprocessor">#define ETH_DMACHTBAR_HTBAP  ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Host transmit buffer address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;</div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cf1a9ed443f3498b67c658d26468212"> 9111</a></span>&#160;<span class="preprocessor">#define ETH_DMACHRBAR_HRBAP  ((uint32_t)0xFFFFFFFFU)  </span><span class="comment">/* Host receive buffer address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;</div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="comment">/*                                       USB_OTG                              */</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="comment">/********************  Bit definition forUSB_OTG_GOTGCTL register  ********************/</span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09ab672e632dfd87bfb97e10563dfac"> 9119</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQSCS                  ((uint32_t)0x00000001U)         </span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade39c1039ab30f1ca7ff7c33dd3e1c1b"> 9120</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_SRQ                     ((uint32_t)0x00000002U)         </span></div><div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421b6ddffc33aff647c7dee57ac2d2fd"> 9121</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOEN                ((uint32_t)0x00000004U)         </span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84d6d26c3d269e98e2c0ced9018da790"> 9122</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_VBVALOVAL               ((uint32_t)0x00000008U)         </span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7cdad48daaec5fb1ce7b8a700f7b7f"> 9123</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOEN                 ((uint32_t)0x00000010U)         </span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1fe7da2f7b997400513681d1a0094e7"> 9124</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_AVALOVAL                ((uint32_t)0x00000020U)         </span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec01fd29e6a1474505ed0289671eef6"> 9125</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOEN                 ((uint32_t)0x00000040U)         </span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf024b4f1ed6426306267073eec40d178"> 9126</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BVALOVAL                ((uint32_t)0x00000080U)         </span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0325825760f66d4792be59cde2a6fb36"> 9127</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNGSCS                  ((uint32_t)0x00000100U)         </span></div><div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5db1466d8363575ab2cc8e61855b6d9"> 9128</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HNPRQ                   ((uint32_t)0x00000200U)         </span></div><div class="line"><a name="l09129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b67d7ea4c4a3d92b031b1dc4e2d014"> 9129</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_HSHNPEN                 ((uint32_t)0x00000400U)         </span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29b2224940ad3324855355f4fb52c51"> 9130</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DHNPEN                  ((uint32_t)0x00000800U)         </span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8d1609c3397bb1efe694c066c854e9"> 9131</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_EHEN                    ((uint32_t)0x00001000U)         </span></div><div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ab7a1464a20fd128370a41c6b2c5db"> 9132</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_CIDSTS                  ((uint32_t)0x00010000U)         </span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28cd7384fa1d08b1aa518d5d8ed622d"> 9133</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_DBCT                    ((uint32_t)0x00020000U)         </span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd37f8bf64b304c6e4d053849f56748c"> 9134</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_ASVLD                   ((uint32_t)0x00040000U)         </span></div><div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d8d5e1dc7a7d3c98af8e0a4c0b626d"> 9135</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_BSESVLD                 ((uint32_t)0x00080000U)         </span></div><div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b5a54170511f5a5331ccb99ead2e54"> 9136</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGCTL_OTGVER                  ((uint32_t)0x00100000U)         </span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;</div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7"> 9140</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS                 ((uint32_t)0x00000003U)            </span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad229aff8e0584e5b5abbf80629e141cc"> 9141</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_0               ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga981001cbade2d922b72e1b06d6069da0"> 9142</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSPCS_1               ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8"> 9143</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCFG_FSLSS                   ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;</div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f008e2b969946597b56824fef3cc7ef"> 9147</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD                    ((uint32_t)0x00000003U)            </span></div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f73c1cb1213fd6e28ce7409fc3c63d1"> 9148</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_0                  ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7d4f6f3e5002c73be03457ab3ac4023"> 9149</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DSPD_1                  ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c492b6fc8389b58b1879aa7d822137f"> 9150</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_NZLSOHSK                ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d"> 9152</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD                     ((uint32_t)0x000007F0U)            </span></div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34aa0076cdeff59113e9880458ae79ba"> 9153</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_0                   ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ba21ce25f42e2fbf706295a5ad031"> 9154</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_1                   ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d495202852341acc620ce02043281a6"> 9155</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_2                   ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa407810d17c7f3795fe268bd01120b"> 9156</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_3                   ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72351ad7cdbbd7992f70892b49a2a669"> 9157</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_4                   ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61f0d5b909af5196782bbe6e03855f06"> 9158</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_5                   ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae949fe90d15c793eb011958a4f600ac"> 9159</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_DAD_6                   ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae423d6325aa35bb037304ba8f8235"> 9161</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL                   ((uint32_t)0x00001800U)            </span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4e78c573f8cd0548bce86ce8593353d"> 9162</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_0                 ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cc973db831fb86b1e122443a58aa7c"> 9163</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PFIVL_1                 ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb78d02bad573871d6b9d92100561a4"> 9165</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL               ((uint32_t)0x03000000U)            </span></div><div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eef8bf8e73d8b94b0caf98caa978c11"> 9166</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_0             ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e47455432a6c8c7c7400024427c25d8"> 9167</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCFG_PERSCHIVL_1             ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_PCGCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac696153ff9f165deadff3fe0225849e8"> 9170</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_STPPCLK                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d6bcb65b4cb112d17466cf24c42e37f"> 9171</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_GATEHCLK                ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8c8a29c623fc354c03942a6a414c06"> 9172</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCR_PHYSUSP                 ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GOTGINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e79a60810179da2479104fbf514a70"> 9175</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SEDET                   ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5094462de3569f89fdcc641ead7d47"> 9176</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_SRSSCHG                 ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fcdec0f5ff7e594b726dc63175a1f3"> 9177</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNSSCHG                 ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16a656720e4914c0935ef597f9719ef"> 9178</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_HNGDET                  ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73e4e50f0fbe8376e87b833872f4b40"> 9179</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_ADTOCHG                 ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa17e41c826fded604c1837cacae0b66"> 9180</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_DBCDNE                  ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce8a94c239225fe477db995705d5ecc"> 9181</a></span>&#160;<span class="preprocessor">#define USB_OTG_GOTGINT_IDCHNG                  ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae"> 9184</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_RWUSIG                  ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0"> 9185</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SDIS                    ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d6c5c6827fad61f6f8fa5553935fa"> 9186</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GINSTS                  ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199625403480a432df8f653b9bee0bd4"> 9187</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_GONSTS                  ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebcf7c6c98c93f075f635cf0969c16f4"> 9189</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL                    ((uint32_t)0x00000070U)            </span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48750394a0e7d020b3b1e4c4b73b981f"> 9190</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_0                  ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27636cb092fce5a35e0dd25debc50294"> 9191</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_1                  ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ad49a50f4cb5a7c310e94d92daa889"> 9192</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_TCTL_2                  ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde278c400411575329026a0a8a67fa0"> 9193</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGINAK                  ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2"> 9194</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGINAK                  ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717ea6d52263b0b9938ebf1f3ef4b409"> 9195</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_SGONAK                  ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga232f28bae3c9cd354b2fca1be518d043"> 9196</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_CGONAK                  ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace837326945cc056aef6969fc24e1a09"> 9197</a></span>&#160;<span class="preprocessor">#define USB_OTG_DCTL_POPRGDNE                ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HFIR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8345933ec4180c4ea9013291ce085a2d"> 9200</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFIR_FRIVL                   ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HFNUM register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75"> 9203</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FRNUM                   ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a24f44589040844690a0d6d2f23c13"> 9204</a></span>&#160;<span class="preprocessor">#define USB_OTG_HFNUM_FTREM                   ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec"> 9207</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_SUSPSTS                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94"> 9209</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD                 ((uint32_t)0x00000006U)            </span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b85a30093b2120bd2f0dca9a2fabd46"> 9210</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_0               ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dcfba81d842a0514d24f42fbea815c"> 9211</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_ENUMSPD_1               ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9787add94a212edfffa82dd2fe47863"> 9212</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_EERR                    ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047ff56c1d9fbd02b738f2a5bf768a45"> 9213</a></span>&#160;<span class="preprocessor">#define USB_OTG_DSTS_FNSOF                   ((uint32_t)0x003FFF00U)            </span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GAHBCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e"> 9216</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_GINT                    ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ffbca11bd10b4d94843a5084078fdd4"> 9217</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN                 ((uint32_t)0x0000001EU)            </span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccaf834ac65b3859e6f0519d2c4d75d"> 9218</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_0               ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944e91046cd27e0bea8954bd56a45a94"> 9219</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_1               ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c"> 9220</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_2               ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac6781cf82fd4c21a342b4e8c8f25f8"> 9221</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_HBSTLEN_3               ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f"> 9222</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_DMAEN                   ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a8af9d1d89b731426db773905ae4450"> 9223</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_TXFELVL                 ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7443f8ddb5b67b506637b282923a0c57"> 9224</a></span>&#160;<span class="preprocessor">#define USB_OTG_GAHBCFG_PTXFELVL                ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GUSBCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;</div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb035573c48f1055126d94a3c15dd5f3"> 9228</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL                   ((uint32_t)0x00000007U)            </span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afeebc0fdfffa134586228627d0994"> 9229</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_0                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad406f5ebd83521f075d973f1afae39f8"> 9230</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_1                 ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c336a75d6e5035c376667f9794d9aae"> 9231</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TOCAL_2                 ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005"> 9232</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYSEL                  ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cadf8d7d278615a2681c308d69a1f4"> 9233</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_SRPCAP                  ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e220d23f5739e07442461204a70a2c7"> 9234</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_HNPCAP                  ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c"> 9235</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT                    ((uint32_t)0x00003C00U)            </span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f21fcd7d2ba96955088e33afa034e5"> 9236</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_0                  ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad316e69d3679d7fa0a73caf577e1d2b8"> 9237</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_1                  ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ecdc45ec0654c353bee6da6d17a9a6"> 9238</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_2                  ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga019e347f4b9b5a2bf980b90e921c23f0"> 9239</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TRDT_3                  ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e134cc67f7b77efcb1506f7ca57b64"> 9240</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PHYLPCS                 ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862"> 9241</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIFSLS                ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9996da3f96fd45ce80d12a1db533b89d"> 9242</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIAR                  ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7f25e19a542791bcb97956262637e9b"> 9243</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPICSM                 ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6"> 9244</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSD              ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79"> 9245</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIEVBUSI              ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796"> 9246</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_TSDPS                   ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae325703f616d90c6c22198c288fa4f28"> 9247</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PCCI                    ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55174040ef4566af2326b0a424bff30a"> 9248</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_PTCI                    ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga240a106dc942384f0c0dae11a7efc018"> 9249</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_ULPIIPD                 ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031"> 9250</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FHMOD                   ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5"> 9251</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_FDMOD                   ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efb62f80533abcf9cecd96815200380"> 9252</a></span>&#160;<span class="preprocessor">#define USB_OTG_GUSBCFG_CTXPKT                  ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GRSTCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0"> 9255</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_CSRST                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a5f9be64498b49d12a3dc7b5bb4d0c"> 9256</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_HSRST                   ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6417d13d2568b05676800c9eda4bdfb"> 9257</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_FCRST                   ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab"> 9258</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_RXFFLSH                 ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b"> 9259</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFFLSH                 ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d15f7c8d94dbf1b67b6d7fda680a5ad"> 9260</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM                  ((uint32_t)0x000007C0U)            </span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d4785ae9db0a59b8e945be32582fa3"> 9261</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_0                ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260a76595ceb569e47b30fc946ce7f84"> 9262</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_1                ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fc2f146c00833e94244fdb640fcbd4"> 9263</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_2                ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625608800e950e7540f7888a281ab91e"> 9264</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_3                ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafacdf091f563680eafdd5500809c912f"> 9265</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_TXFNUM_4                ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf152b268977d411b34bf47e674a8239a"> 9266</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_DMAREQ                  ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a"> 9267</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRSTCTL_AHBIDL                  ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5c0badd33dc95fa7897bd4bb558ad6"> 9270</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_XFRCM                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd42de5994316c7c765e349aceaf1718"> 9271</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_EPDM                    ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7329fbd5f4d78564704e80cbdcfb6a8f"> 9272</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TOM                     ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6c7819bcf9554d7f20c9ba4ad99dd"> 9273</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_ITTXFEMSK               ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34f85531f0e6f963d30dbc284c23fb92"> 9274</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNMM                 ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a366ee28afa322e37670c3eb5d0722"> 9275</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_INEPNEM                 ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d"> 9276</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_TXFURM                  ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd5dbb2c67a3dd71a8fe6563441d243"> 9277</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPMSK_BIM                     ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HPTXSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37734d4115211633d584e59cbeabe19"> 9280</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXFSAVL                ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338e5e7a3613da0d1dbca7bcdced15ca"> 9281</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV                 ((uint32_t)0x00FF0000U)            </span></div><div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0029668daec1137fa7373e7b151099ac"> 9282</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_0               ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96badb4855acc006656a4045db4170f2"> 9283</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_1               ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e29269f12dd3a01bdccd31b5fefcdf"> 9284</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_2               ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac36241d1f9e6a781b55952f6ae8ca4ea"> 9285</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_3               ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf8f748b5a048fd46fc3c710daddf2a"> 9286</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_4               ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0ab79df9fad1b945edb6384dbc8e3d"> 9287</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_5               ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba458280e9d6532dd12837a90742f408"> 9288</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_6               ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873ee2b3f86e357de46cd936a899ed31"> 9289</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQSAV_7               ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c9381ee78a71b8c91e76a974fd633f1"> 9291</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP                 ((uint32_t)0xFF000000U)            </span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4f9d82388f22aedd70ffc2074f8526"> 9292</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_0               ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b75ae59aa46eb3f366e0c0eb18a953e"> 9293</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_1               ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c079a1cad8c676ff57e997fddcc939"> 9294</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_2               ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f71961a65f5c88a0bcfea71c88bfab"> 9295</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_3               ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10291d16c7f539b1fb2d6e0b22fd7cbf"> 9296</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_4               ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bac7d58ce0353c4570601a5a8c04090"> 9297</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_5               ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164af5e3ff7a7c104028840b5ccb8447"> 9298</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_6               ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66e43fdfea8df808ae46b41537c5b0a"> 9299</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXSTS_PTXQTOP_7               ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HAINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f6ce630f54df1a49314012a612d98d"> 9302</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINT_HAINT                   ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DOEPMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e4371d47a5b0cfcc1235fbb9fbd7931"> 9305</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_XFRCM                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6078d0855016e26c85d0a5b935e6f6ba"> 9306</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_EPDM                    ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb61e805f1e512b80a7b33efcca6182e"> 9307</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_STUPM                   ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad472667f09c79f0ca122586ae032e9df"> 9308</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPDM                  ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b959b8d57d5bace18e35d95de09a77"> 9309</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OTEPSPRM                ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ef878371c32d6157a619ec42144c09"> 9310</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_B2BSTUP                 ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bf486957377a746a55ae6203ea697c"> 9311</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_OPEM                    ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980f37cfb000d12f7752530986d5069c"> 9312</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPMSK_BOIM                    ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GINTSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga357496f2734867ddaf5a00cc61ff0191"> 9315</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CMOD                    ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39"> 9316</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_MMIS                    ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7ff1e46bfa5481522003726a1b6304"> 9317</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OTGINT                  ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8"> 9318</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SOF                     ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b"> 9319</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RXFLVL                  ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa84f417f4c311418505bcd04e6b9cbdf"> 9320</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_NPTXFE                  ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf16d8b480c90018eaf6a717c989100"> 9321</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_GINAKEFF                ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2966f09bafa5de7b1ee2bbddfc2628fc"> 9322</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_BOUTNAKEFF              ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d72bb12c0c5bf1d17290c49b392027"> 9323</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ESUSP                   ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd16c90192e1c43d95c16265f86cdd5d"> 9324</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBSUSP                 ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446f240725aaa8a702b70763cef41661"> 9325</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_USBRST                  ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d4e3bdfdfc08a0cc2db20a34cbd598"> 9326</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ENUMDNE                 ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad550fd1c59868de214b47c06ef72af16"> 9327</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_ISOODRP                 ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e72bb03e22a40500af8f0cf4a34d4a8"> 9328</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_EOPF                    ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba3464cca97f65b232975c7ede5f3928"> 9329</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IEPINT                  ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7191a4ff25e5834f2ebdf0b61103294b"> 9330</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_OEPINT                  ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14"> 9331</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_IISOIXFR                ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289"> 9332</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT       ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3ca6a1a8087c2c60a6980fa365776d"> 9333</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DATAFSUSP               ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2e560acb5dd71aa3609288af6a876f"> 9334</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_RSTDET                  ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea3470d78914a470f9aba4367f7609d"> 9335</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HPRTINT                 ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc1e52a9576a68e762d473c74225d2a"> 9336</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_HCINT                   ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce397157106fc508c7f067d8efb7396"> 9337</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_PTXFE                   ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bacabfd433c848b456fc4f8dfea341b"> 9338</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_LPMINT                  ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931ec3cde136bc655953191000a16855"> 9339</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_CIDSCHG                 ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98"> 9340</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_DISCINT                 ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6f152a76e8a4457cf7f2cd93a95d3fd"> 9341</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_SRQINT                  ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60bc942876444a039c20070d3a91055e"> 9342</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTSTS_WKUINT                  ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49ccdddf721bcdb2d44915f210b3e2e2"> 9345</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_MMISM                   ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff"> 9346</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OTGINT                  ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391"> 9347</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SOFM                    ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed"> 9348</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RXFLVLM                 ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4"> 9349</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_NPTXFEM                 ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb2bbcd11ddee87630472eb01897d3d"> 9350</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GINAKEFFM               ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9de7677f70e7fcb4dab90228bdb484"> 9351</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_GONAKEFFM               ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0fc70a7e7198d7d6f179d9cae29394"> 9352</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ESUSPM                  ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6"> 9353</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBSUSPM                ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6"> 9354</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_USBRST                  ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764"> 9355</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ENUMDNEM                ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e01710480bf4d5edf5c344798c88624"> 9356</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_ISOODRPM                ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd06eee1627ac5ba7212a728f19e4fe8"> 9357</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EOPFM                   ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35ecb8ef940b0ace19712f5fefa1193c"> 9358</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_EPMISM                  ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae"> 9359</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IEPINT                  ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8"> 9360</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_OEPINT                  ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e"> 9361</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_IISOIXFRM               ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"> 9362</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM         ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29d6ecd5e6c802a6214b814f6466b58"> 9363</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_FSUSPM                  ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca31b5b4fd7d710131aa75c17247ac7"> 9364</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_RSTDEM                  ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082"> 9365</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PRTIM                   ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc"> 9366</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_HCIM                    ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d"> 9367</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_PTXFEM                  ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e7fc8641a07a92999fcd15be89a203"> 9368</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_LPMINTM                 ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe390b69b7379dc93f9c25b6b35a71f2"> 9369</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_CIDSCHGM                ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de24048cab1948503c26d09ee5a4397"> 9370</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_DISCINT                 ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f"> 9371</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_SRQIM                   ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5"> 9372</a></span>&#160;<span class="preprocessor">#define USB_OTG_GINTMSK_WUIM                    ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DAINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac640d7686606412f8b3593fc3bc76976"> 9375</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_IEPINT                  ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1da6e6b0cb689727710c7c23162fb5d"> 9376</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINT_OEPINT                  ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HAINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1f2419baf94819340bd759b09004121"> 9379</a></span>&#160;<span class="preprocessor">#define USB_OTG_HAINTMSK_HAINTM                  ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2"> 9382</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_EPNUM                    ((uint32_t)0x0000000FU)            </span></div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa"> 9383</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_BCNT                     ((uint32_t)0x00007FF0U)            </span></div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89a85cea9c8ee8cea016f80c1354b0e2"> 9384</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_DPID                     ((uint32_t)0x00018000U)            </span></div><div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc"> 9385</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXSTSP_PKTSTS                   ((uint32_t)0x001E0000U)            </span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DAINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c"> 9388</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_IEPM                    ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa"> 9389</a></span>&#160;<span class="preprocessor">#define USB_OTG_DAINTMSK_OEPM                    ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for OTG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;</div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM                   ((uint32_t)0x0000000FU)            </span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_0                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_1                 ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_2                 ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_3                 ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define USB_OTG_BCNT                    ((uint32_t)0x00007FF0U)            </span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define USB_OTG_DPID                    ((uint32_t)0x00018000U)            </span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="preprocessor">#define USB_OTG_DPID_0                  ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define USB_OTG_DPID_1                  ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS                  ((uint32_t)0x001E0000U)            </span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_0                ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_1                ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_2                ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_3                ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM                   ((uint32_t)0x0000000FU)            </span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_0                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_1                 ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_2                 ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_3                 ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM                  ((uint32_t)0x01E00000U)            </span></div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_0                ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_1                ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_2                ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_3                ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for OTG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;</div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e22ae686ec18ff21f8f576178463115"> 9424</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM                   ((uint32_t)0x0000000FU)            </span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1901249182b97582cbe4a3644f31d20f"> 9425</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_0                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda64fd2296cefde4a9f304c0b5150e3"> 9426</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_1                 ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e852ea3f7aca27ba6cd281d1fdc5117"> 9427</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_2                 ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045af9896fe21c27d155de0bb98eb3bb"> 9428</a></span>&#160;<span class="preprocessor">#define USB_OTG_CHNUM_3                 ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cc2bdcb428f49f2de38db43a6da61b"> 9429</a></span>&#160;<span class="preprocessor">#define USB_OTG_BCNT                    ((uint32_t)0x00007FF0U)            </span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9fdf0a57d7a204dff9217d6b7e7a60"> 9431</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID                    ((uint32_t)0x00018000U)            </span></div><div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb8aeddd0bc7c194224de1c601c3aea"> 9432</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_0                  ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8822d847cc21c903bfe427927f3ebd8f"> 9433</a></span>&#160;<span class="preprocessor">#define USB_OTG_DPID_1                  ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a5d91a12a215c4eeeb06ce604c22e5"> 9435</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS                  ((uint32_t)0x001E0000U)            </span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77111a987b72536f21bfd7bb08594b35"> 9436</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_0                ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2fb9acefebdda4d1178fd41152354a"> 9437</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_1                ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab280bdccc1f515e8b031ca572a40dbeb"> 9438</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_2                ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad095ea293b9f4a79f215502575bc3c70"> 9439</a></span>&#160;<span class="preprocessor">#define USB_OTG_PKTSTS_3                ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d336fd8272e4c22fc474e468b81af9"> 9441</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM                   ((uint32_t)0x0000000FU)            </span></div><div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61585b0ce43fd0b1e6b228598afc219c"> 9442</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_0                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483d3ad09cb1f0a2c0b162c8a55ed7c6"> 9443</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_1                 ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2438798104047b9b51f8c773d02858a"> 9444</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_2                 ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42c2df6bfed558ca73545573166296bf"> 9445</a></span>&#160;<span class="preprocessor">#define USB_OTG_EPNUM_3                 ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69105bca4abdabe5c66a1c44ae714776"> 9447</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM                  ((uint32_t)0x01E00000U)            </span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a9a2d9f4d804f38e9ee29038139498d"> 9448</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_0                ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d93a3bde8de46b481691a1e87b36bfd"> 9449</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_1                ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8be72a63a9942462f0752d5371e619"> 9450</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_2                ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b50095fee4cb94be4d1d02aadd3964e"> 9451</a></span>&#160;<span class="preprocessor">#define USB_OTG_FRMNUM_3                ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GRXFSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645e153273d36f18999be31a5f9c152b"> 9454</a></span>&#160;<span class="preprocessor">#define USB_OTG_GRXFSIZ_RXFD            ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DVBUSDIS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749c7152aea411faaaeec1b43afb43e5"> 9457</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSDIS_VBUSDT         ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for OTG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7288bc9a03bd0068584bfbf7a00de132"> 9460</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFSA                 ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a"> 9461</a></span>&#160;<span class="preprocessor">#define USB_OTG_NPTXFD                  ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878564768aedb86dd987f933edd56ded"> 9462</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FSA                  ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ed0dba3c92506928f19a8dae4a4cd"> 9463</a></span>&#160;<span class="preprocessor">#define USB_OTG_TX0FD                   ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc9a44df3a6bf09319feb0ade70219b"> 9466</a></span>&#160;<span class="preprocessor">#define USB_OTG_DVBUSPULSE_DVBUSP                  ((uint32_t)0x00000FFFU)            </span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GNPTXSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0f0efb60ff9965a1ef407bb36b0c9b"> 9469</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXFSAV                ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dbb974d940609afd19b073574c40019"> 9471</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV                ((uint32_t)0x00FF0000U)            </span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7731a3940c52add8741a9102d1d921b4"> 9472</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_0              ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaead027a78b6c561c4ab16a7b138373c"> 9473</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_1              ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0af12c08cce383a26e0eef3c6a6fa72"> 9474</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_2              ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga896f6671b046ebcba5dde1f267508c2f"> 9475</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_3              ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga207fc30605e39e471f9790f69e3fac74"> 9476</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_4              ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2c61ea0a8811b95ea5880adf869e0b"> 9477</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_5              ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga787291b79ab2b19dcd87a188a8ad0c7b"> 9478</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_6              ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1212da7f367d7ccc3bb3db806c0293c"> 9479</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTQXSAV_7              ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111271d7bfdc7155f029c2402d2bac41"> 9481</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP                ((uint32_t)0x7F000000U)            </span></div><div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e940aac39f5922c0b7c6ffa797ce691"> 9482</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_0              ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ff80fe229f3a0ca31450cf037ad3117"> 9483</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_1              ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb3f5554d1d052c25cba115f406d6f07"> 9484</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_2              ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9fd208770d7a63c0c031fed2b650d19"> 9485</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_3              ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963a180ae1705b5161555d23fc8f9a1e"> 9486</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_4              ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad681db11aef73b8b65b2528f31fa9668"> 9487</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_5              ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba22a705c0bd9f3c18a22afcddd3edc4"> 9488</a></span>&#160;<span class="preprocessor">#define USB_OTG_GNPTXSTS_NPTXQTOP_6              ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DTHRCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90deedb84e953f01c80f382926cc07f7"> 9491</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_NONISOTHREN             ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e741a79f38ab24adc52bd7143af049"> 9492</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ISOTHREN                ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89abc875678e55dd6f0404d06fd71ac4"> 9494</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN                ((uint32_t)0x000007FCU)            </span></div><div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e5363efa0a295aa92980b6cc04fa"> 9495</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_0              ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e5b0ffa7872b1a86a5c1b595e1010e"> 9496</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_1              ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f69f648818f4c055d939afc66946ae"> 9497</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_2              ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf30c1d04c0cdd9d55beae15953ec7693"> 9498</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_3              ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b7ac9081652b86cba455dd0241ec67"> 9499</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_4              ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adde0e7e9543650a413afa08241a990"> 9500</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_5              ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d34b0ad2fc0bb5c9fef41cf8d139a2"> 9501</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_6              ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ac850ea713f1545dcd207e2e5bd104"> 9502</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_7              ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eafc52de58d4605d63ba125ceb08e93"> 9503</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_TXTHRLEN_8              ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd6ccdda30038743b8857ec89c897d0"> 9504</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHREN                 ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33dd5d34180983c398a1944eafd47fac"> 9506</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN                ((uint32_t)0x03FE0000U)            </span></div><div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb6edd2de6ee8c4680a604711920b83"> 9507</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_0              ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933148ffeb4784606b66a3229d77b921"> 9508</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_1              ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4208cac73e194db119277ed12a69eedd"> 9509</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_2              ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c499a8120b848257819105790c44aef"> 9510</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_3              ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b8e7493d15184845243110b44ef4e45"> 9511</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_4              ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a10cc9b79775c3c0067a1b005862f0"> 9512</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_5              ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee1447a1041c5a2b2a88fd2edacb9cdf"> 9513</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_6              ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f753e4d8650b04a44a092c7581cda36"> 9514</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_7              ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2dbf9b5e747cff136273b67258c36e"> 9515</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_RXTHRLEN_8              ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababbacdcc33bdd2be91513fd31c4efbc"> 9516</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTHRCTL_ARPEN                   ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPEMPMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8129b6a9f51c5131fb60ae0b92887af"> 9519</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEMPMSK_INEPTXFEM               ((uint32_t)0x0000FFFFU)         </span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DEACHINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc58bf6e4389a56f5482f3c3b9f0afae"> 9522</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_IEP1INT                 ((uint32_t)0x00000002U)           </span></div><div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303cb170236d7f710cc125fb1af37179"> 9523</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINT_OEP1INT                 ((uint32_t)0x00020000U)           </span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_GCCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22"> 9526</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_PWRDWN                 ((uint32_t)0x00010000U)              </span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b16d9352a86d5d488323a9de3a9134"> 9527</a></span>&#160;<span class="preprocessor">#define USB_OTG_GCCFG_VBDEN                  ((uint32_t)0x00200000U)              </span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258a2e60f2796217e28607252d4c57bf"> 9530</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_IEP1INTM          ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fc88b5e76ded044e77ec4bebbe91ec5"> 9531</a></span>&#160;<span class="preprocessor">#define USB_OTG_DEACHINTMSK_OEP1INTM          ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_CID register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bad40ec1b2cb101eaa49a5605f7a097"> 9534</a></span>&#160;<span class="preprocessor">#define USB_OTG_CID_PRODUCT_ID               ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_GLPMCFG register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3ca51e86a5ffb5ba6bf2427e5581c5"> 9537</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_LPMEN               ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga682cf1fff7c9ba887465fd4c35097fe2"> 9538</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_LPMACK              ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d120af5bb0ab6c5c5aef0e7e13a2182"> 9539</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_BESL                ((uint32_t)0x0000003CU)            </span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32666593411d522e4f19e8f9901f2934"> 9540</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_REMWAKE             ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a5d44b8ac55d792e433d98154cc21c"> 9541</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_L1SSEN              ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ce9788255c25ecd99ea367a87e9ded"> 9542</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_BESLTHRS            ((uint32_t)0x00000F00U)            </span></div><div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a4b04e474180af05be790fb39fbd31"> 9543</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_L1DSEN              ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae284870b7eb267d0ef7eb1f347038e1b"> 9544</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_LPMRSP              ((uint32_t)0x00006000U)            </span></div><div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac290111abc674df28dddf7864543b218"> 9545</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_SLPSTS              ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe3b44c4376a7763b283742a54082ba"> 9546</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_L1RSMOK             ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20489b34f322bd63a7f215d44e3d95b0"> 9547</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_LPMCHIDX            ((uint32_t)0x001E0000U)            </span></div><div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga391e4e5d9b20e713e063f8fac23ed28f"> 9548</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_LPMRCNT             ((uint32_t)0x00E00000U)            </span></div><div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3208b04276faab41ec8a02e6ce7d90e8"> 9549</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_SNDLPM              ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f70fc89b51ec09451071bf4bb2d5d1"> 9550</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_LPMRCNTSTS          ((uint32_t)0x0E000000U)            </span></div><div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c71489e06be2d7673d6aca39c9f03bf"> 9551</a></span>&#160;<span class="preprocessor">#define  USB_OTG_GLPMCFG_ENBESL              ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPEACHMSK1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3720d0a07deae3c6ff0c6c30c03543c"> 9554</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_XFRCM           ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e4b8c28bb41136e5d6d3de217e5afd"> 9555</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_EPDM            ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae910eb3d34714653d43579dcface4ead"> 9556</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TOM             ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b7b0c15d5b36f6f3925e51d56990ac"> 9557</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK       ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcc0f1fab9aac10d6edff07dde25d5bc"> 9558</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNMM         ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ee1bc04de47f522a90619d57086b06"> 9559</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_INEPNEM         ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c8f64ad39f7ca4fe195b0b03067866"> 9560</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_TXFURM          ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4445e5439cad7796d3fc5de74a2ed8"> 9561</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_BIM             ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4089e9aeb641963584d76c932f78e06"> 9562</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPEACHMSK1_NAKM            ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HPRT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b303083e66f3018e57dbb275b6f4b5"> 9565</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCSTS                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285"> 9566</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PCDET                   ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0"> 9567</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENA                    ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821"> 9568</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PENCHNG                 ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d510d6215d72faac65ad3109f009af"> 9569</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCA                    ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814"> 9570</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_POCCHNG                 ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643fdc3285aa718952214857d15dadfb"> 9571</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRES                    ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98db6454c00ab942c1ca969ebb192f67"> 9572</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSUSP                   ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a"> 9573</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PRST                    ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a3c8eb0d6b7eea1f4aaf60bb27b15c"> 9575</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS                   ((uint32_t)0x00000C00U)            </span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bbb5a9719331ba00d44ff01b267bf7d"> 9576</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_0                 ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87cecc544d0c1d8e778c3a598da9276"> 9577</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PLSTS_1                 ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180"> 9578</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PPWR                    ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01677a7e4ccb6c54d7bce0cba3899bfb"> 9580</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL                   ((uint32_t)0x0001E000U)            </span></div><div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4faf063b47c7bc83c090e6000e9162"> 9581</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_0                 ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791b063b5e86ffbbfd6980f447408e83"> 9582</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_1                 ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6491b21dbe177ecb91628169d02b8c76"> 9583</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_2                 ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087d26522b46212d380ca5a1e1c16fed"> 9584</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PTCTL_3                 ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5"> 9586</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD                    ((uint32_t)0x00060000U)            </span></div><div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47d8caa24e4f5e6b66e4d70d549d5fa"> 9587</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_0                  ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8f7977f0d956d6955efd2640530f73"> 9588</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPRT_PSPD_1                  ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DOEPEACHMSK1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f709b5af2c771d66d240adef5d8be21"> 9591</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_XFRCM                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866580df1a60ef8b3347d63b1369f76e"> 9592</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_EPDM                    ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038706cd615636fe5bf10e6636b3c035"> 9593</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TOM                     ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8821806fb4cb204d97dbb965e5067d"> 9594</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK               ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20d91d742e89a430937207cca6dd0a1a"> 9595</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNMM                 ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73a879622564efeb3244262bf9419818"> 9596</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_INEPNEM                 ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ca9111b1b74380566ce72b6c985560"> 9597</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_TXFURM                  ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99f230d086cf41692cfab0c1aad0f26"> 9598</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BIM                     ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eecdae7aa0c9b1b40f219e8b0c18879"> 9599</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_BERRM                   ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fa7db10f7b8e4998d30646a9e8e266"> 9600</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NAKM                    ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcea3bd49b83367b4f62c554815770e"> 9601</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPEACHMSK1_NYETM                   ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HPTXFSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62a28fc8c8ab16a52858febfbb0382ef"> 9604</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXSA                   ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781"> 9605</a></span>&#160;<span class="preprocessor">#define USB_OTG_HPTXFSIZ_PTXFD                   ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e"> 9608</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_MPSIZ                   ((uint32_t)0x000007FFU)            </span></div><div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3"> 9609</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_USBAEP                  ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f908cbb98598542f631c746bc3a85a1"> 9610</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EONUM_DPID              ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa35782f7d920f0c6520db137bce768"> 9611</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_NAKSTS                  ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2"> 9613</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP                   ((uint32_t)0x000C0000U)            </span></div><div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da4d418faa4245347a4ad3c1b8334d9"> 9614</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_0                 ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ca76cb985239ed613062b1087075ab"> 9615</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPTYP_1                 ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9"> 9616</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_STALL                   ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa"> 9618</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM                  ((uint32_t)0x03C00000U)            </span></div><div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0cd18c0071ac8c9676fbc010a07ef49"> 9619</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_0                ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e710b13ec4621897335fe9e18c7398c"> 9620</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_1                ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf5811bde53bd29c3c91ab07fdc2a5b"> 9621</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_2                ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67a96234e062d1304a4af3afc938164"> 9622</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_TXFNUM_3                ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652"> 9623</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_CNAK                    ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542"> 9624</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SNAK                    ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e"> 9625</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM          ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a"> 9626</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_SODDFRM                 ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815"> 9627</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPDIS                   ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce"> 9628</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPCTL_EPENA                   ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCCHAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784"> 9631</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MPSIZ                   ((uint32_t)0x000007FFU)            </span></div><div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728"> 9633</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM                   ((uint32_t)0x00007800U)            </span></div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa97e03ed82c3f48b7b8ceb38db62bf"> 9634</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_0                 ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3898f15c5f3db168ab867f1dbfc8d3b"> 9635</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_1                 ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb6e82877f06b262cc0ec2143821ebf3"> 9636</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_2                 ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3977b57bb81f942fcdde8f4d5e9fe24"> 9637</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPNUM_3                 ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c"> 9638</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPDIR                   ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114"> 9639</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_LSDEV                   ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055"> 9641</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP                   ((uint32_t)0x000C0000U)            </span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a360a7769f0c9ec5a44bdf11b0787b5"> 9642</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_0                 ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b483febece6e61c20347d02dd98b8e"> 9643</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_EPTYP_1                 ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373dce758b81f5555b484092be97f4f7"> 9645</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC                      ((uint32_t)0x00300000U)            </span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3c212ab7781f5f354c8081d4ef1a60"> 9646</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_0                    ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9"> 9647</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_MC_1                    ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734"> 9649</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD                     ((uint32_t)0x1FC00000U)            </span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3fd299a559b62badc881da2a5372ebc"> 9650</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_0                   ((uint32_t)0x00400000U)            </span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172f14d42d36a6782891fc2bb8069258"> 9651</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_1                   ((uint32_t)0x00800000U)            </span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc7e9e1a9dee8376aaa948b7caf6f8e"> 9652</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_2                   ((uint32_t)0x01000000U)            </span></div><div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9209069e0fc607042c54ef7394aa6b61"> 9653</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_3                   ((uint32_t)0x02000000U)            </span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835ff39312f6b7b6b8610cdf0dcd3b99"> 9654</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_4                   ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ad8aecc4f86e9d3446691c747a48da"> 9655</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_5                   ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0063e054d76ae8962838b7bf9d14ef2"> 9656</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_DAD_6                   ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6"> 9657</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_ODDFRM                  ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2"> 9658</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHDIS                   ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f"> 9659</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCCHAR_CHENA                   ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCSPLT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;</div><div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fdaef6145025430a8d9d3742b11bf06"> 9663</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR                 ((uint32_t)0x0000007FU)            </span></div><div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga212d74a7af2379f1b7065bb46fbb9d2a"> 9664</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_0               ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0704e2d889ef64707ab85a66962e1004"> 9665</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_1               ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33fa67bd58f2fa736d8f64bfbea4e5c"> 9666</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_2               ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac813f65324490b9885be03ff12328185"> 9667</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_3               ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6201a61e92821955efb64d3ccffb0da"> 9668</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_4               ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617f8146fa1656b415f31e9717fd875"> 9669</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_5               ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c80e6a85b5960c708594433db74b713"> 9670</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_PRTADDR_6               ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01754e9ee191528767bb4e9c4acb92d8"> 9672</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR                 ((uint32_t)0x00003F80U)            </span></div><div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6181cfe518eacf85a1fac93dd66327ec"> 9673</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_0               ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb05271f1a273bc14380c9ad00288701"> 9674</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_1               ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1c70b3d92a311b13635ff67f491ec0"> 9675</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_2               ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb8d9ca0465a572fa7be1afcfa430a8"> 9676</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_3               ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad738cccdb8cd3c9db582d8f4aebc3e25"> 9677</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_4               ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa7e01257224ccaedb6ac4b34b962cf"> 9678</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_5               ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32808c2fdb053958a30c5ca464534557"> 9679</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_HUBADDR_6               ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a144d40531b5f7565d81ca90012f2f"> 9681</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS                 ((uint32_t)0x0000C000U)            </span></div><div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22d65d33e06b57429f285a7ae7e655e"> 9682</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_0               ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1c8241b689b9771dce804274470e08"> 9683</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_XACTPOS_1               ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f351343c90321b0a43d3a86902bff1"> 9684</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_COMPLSPLT               ((uint32_t)0x00010000U)            </span></div><div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189a5468eabc8d2e05b2c94660060e4"> 9685</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCSPLT_SPLITEN                 ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga332b761dd88ddfacac9ebff6fced8846"> 9688</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_XFRC                    ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ecd695c1cc06335445a49780888bb1"> 9689</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_CHH                     ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8b909ca659271857d9f3fcc817d8a4a"> 9690</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_AHBERR                  ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d65156f846dcecac479a451b5109e"> 9691</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_STALL                   ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga069dfb657cf84125520ec5e4f20b8da0"> 9692</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NAK                     ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bdbdb2fe8526b144ca06b537c5acdd0"> 9693</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_ACK                     ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f54751dc8abdbd65c786d2736cc2038"> 9694</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_NYET                    ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e34974081aceef1865b83e47d48d158"> 9695</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_TXERR                   ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b7e21abc4b3e5ea1eff06eb0850441"> 9696</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_BBERR                   ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7805a112e2897572bffee4c25042cc9"> 9697</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_FRMOR                   ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0089841c8301b5e572e29da28ef95467"> 9698</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINT_DTERR                   ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01f771d126cb58a8cb83841e08bec9b"> 9701</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_XFRC                    ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657c139dc16514808c516bff6e523531"> 9702</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_EPDISD                  ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253fce8bc78be1504c85d684f232dc43"> 9703</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TOC                     ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0f91471274c3411579a7ede5a7d80f8"> 9704</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_ITTXFE                  ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fbe18a5838e768b9afca5c1695dbb3"> 9705</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_INEPNE                  ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4770cce2b4f601e88fb512f6db688ec"> 9706</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFE                    ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934d166eae0af7663585c903567ebe2b"> 9707</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_TXFIFOUDRN              ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22983c7c561dedc17e8688d313a50fb0"> 9708</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BNA                     ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf74048c663e9dcc21c282a8c7be576"> 9709</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_PKTDRPSTS               ((uint32_t)0x00000800U)            </span></div><div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496c09a9096346e6141acc2464742b4c"> 9710</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_BERR                    ((uint32_t)0x00001000U)            </span></div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d91e68b693b9c8ff6fb2236093975cf"> 9711</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPINT_NAK                     ((uint32_t)0x00002000U)            </span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874"> 9714</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_XFRCM                   ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f359b89c79fba4414e0838645f13a6b"> 9715</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_CHHM                    ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af"> 9716</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_AHBERR                  ((uint32_t)0x00000004U)            </span></div><div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08"> 9717</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_STALLM                  ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651"> 9718</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NAKM                    ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1"> 9719</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_ACKM                    ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5"> 9720</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_NYET                    ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880"> 9721</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_TXERRM                  ((uint32_t)0x00000080U)            </span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a"> 9722</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_BBERRM                  ((uint32_t)0x00000100U)            </span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48"> 9723</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_FRMORM                  ((uint32_t)0x00000200U)            </span></div><div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3"> 9724</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCINTMSK_DTERRM                  ((uint32_t)0x00000400U)            </span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;</div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62"> 9728</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_XFRSIZ                  ((uint32_t)0x0007FFFFU)            </span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06"> 9729</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_PKTCNT                  ((uint32_t)0x1FF80000U)            </span></div><div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738"> 9730</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTSIZ_MULCNT                  ((uint32_t)0x60000000U)            </span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCTSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c"> 9732</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_XFRSIZ                    ((uint32_t)0x0007FFFFU)            </span></div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059"> 9733</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_PKTCNT                    ((uint32_t)0x1FF80000U)            </span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c"> 9734</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DOPING                    ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18"> 9735</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID                      ((uint32_t)0x60000000U)            </span></div><div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5509a0f869a4c7ba34f45be4b733b23"> 9736</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_0                    ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae95b441c770521507da1d1d4c51d18"> 9737</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCTSIZ_DPID_1                    ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPDMA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab177fc20463978ff09c399cb56e904bb"> 9740</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPDMA_DMAADDR                  ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_HCDMA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2980c7f7c60bf5ff4842dc9e363ea7b"> 9743</a></span>&#160;<span class="preprocessor">#define USB_OTG_HCDMA_DMAADDR                    ((uint32_t)0xFFFFFFFFU)            </span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DTXFSTS register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1789e8c79b7a271a58f56cbff4bd03a"> 9746</a></span>&#160;<span class="preprocessor">#define USB_OTG_DTXFSTS_INEPTFSAV                ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DIEPTXF register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731c1eaaf15ec1b7f24e055172f7e0cf"> 9749</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXSA                 ((uint32_t)0x0000FFFFU)            </span></div><div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015ec5caee27272afa335fa9d5892a40"> 9750</a></span>&#160;<span class="preprocessor">#define USB_OTG_DIEPTXF_INEPTXFD                 ((uint32_t)0xFFFF0000U)            </span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DOEPCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;</div><div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57"> 9754</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_MPSIZ                     ((uint32_t)0x000007FFU)                      </span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df"> 9755</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_USBAEP                    ((uint32_t)0x00008000U)            </span></div><div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1735002d3abf233ca0cbe473da2d8fb"> 9756</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_NAKSTS                    ((uint32_t)0x00020000U)            </span></div><div class="line"><a name="l09757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51"> 9757</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM            ((uint32_t)0x10000000U)            </span></div><div class="line"><a name="l09758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6"> 9758</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SODDFRM                   ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8"> 9759</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP                     ((uint32_t)0x000C0000U)            </span></div><div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48b0660b499862424b72cd59bca9226e"> 9760</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_0                   ((uint32_t)0x00040000U)            </span></div><div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89595201dd98cc05712d046e98c142fd"> 9761</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPTYP_1                   ((uint32_t)0x00080000U)            </span></div><div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ef1fba78e67a55f665495ae7f8732e"> 9762</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNPM                      ((uint32_t)0x00100000U)            </span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699"> 9763</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_STALL                     ((uint32_t)0x00200000U)            </span></div><div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb"> 9764</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_CNAK                      ((uint32_t)0x04000000U)            </span></div><div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee"> 9765</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_SNAK                      ((uint32_t)0x08000000U)            </span></div><div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e"> 9766</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPDIS                     ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c"> 9767</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPCTL_EPENA                     ((uint32_t)0x80000000U)            </span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DOEPINT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e51a7b1cc412e304246176c207cbcb8"> 9770</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_XFRC                    ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32e18140ad2c7902fe788947cea557d2"> 9771</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_EPDISD                  ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76444bdecd4d6def6c718ed1bb8e8b8c"> 9772</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_STUP                    ((uint32_t)0x00000008U)            </span></div><div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4c92b08606cf934de16b353053dd78"> 9773</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPDIS                 ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2451732dfee15831f09e28041dabf9ce"> 9774</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_OTEPSPR                 ((uint32_t)0x00000020U)            </span></div><div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82261faaf818baade125d4de42f78fa5"> 9775</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_B2BSTUP                 ((uint32_t)0x00000040U)            </span></div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf63ba909dd472b7ce95b05e8ed984ac3"> 9776</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPINT_NYET                    ((uint32_t)0x00004000U)            </span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition forUSB_OTG_DOEPTSIZ register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;</div><div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5"> 9780</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_XFRSIZ                  ((uint32_t)0x0007FFFFU)            </span></div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f"> 9781</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_PKTCNT                  ((uint32_t)0x1FF80000U)            </span></div><div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5"> 9783</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT                 ((uint32_t)0x60000000U)            </span></div><div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cabae65ef4f05c5314de57beed11000"> 9784</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_0               ((uint32_t)0x20000000U)            </span></div><div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b109418cfad831c4f292eb86d132f0e"> 9785</a></span>&#160;<span class="preprocessor">#define USB_OTG_DOEPTSIZ_STUPCNT_1               ((uint32_t)0x40000000U)            </span></div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for PCGCCTL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cb2d7ab53783663a7a6dd457d3ba25"> 9788</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_STOPCLK                 ((uint32_t)0x00000001U)            </span></div><div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8756280c79db9bdd546f6dabce92849"> 9789</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_GATECLK                 ((uint32_t)0x00000002U)            </span></div><div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f07a7549ecc61ab2df0775ea177df12"> 9790</a></span>&#160;<span class="preprocessor">#define USB_OTG_PCGCCTL_PHYSUSP                 ((uint32_t)0x00000010U)            </span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************* ADC Instances ********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23"> 9806</a></span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \</span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC2) || \</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == ADC3))</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;</div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="comment">/******************************* CAN Instances ********************************/</span></div><div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga974dd363bcb2a5f48ec032509fd4ece3"> 9811</a></span>&#160;<span class="preprocessor">#define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \</span></div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == CAN2))</span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160; </div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="comment">/******************************* CRC Instances ********************************/</span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 9815</a></span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;</div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="comment">/******************************* DAC Instances ********************************/</span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8"> 9818</a></span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;</div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="comment">/******************************* DCMI Instances *******************************/</span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaca27f42a2f7dd5715c74884bd9af310d"> 9821</a></span>&#160;<span class="preprocessor">#define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)</span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;</div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="comment">/******************************* DMA2D Instances *******************************/</span></div><div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga5fb07f596b96d00cf74b3aff8735af07"> 9824</a></span>&#160;<span class="preprocessor">#define IS_DMA2D_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DMA2D)</span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;</div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="comment">/******************************** DMA Instances *******************************/</span></div><div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafd60def465da605e33644e28072aee9c"> 9827</a></span>&#160;<span class="preprocessor">#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \</span></div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream1) || \</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream2) || \</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream3) || \</span></div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream4) || \</span></div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream5) || \</span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream6) || \</span></div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream7) || \</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream0) || \</span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream1) || \</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream2) || \</span></div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream3) || \</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream4) || \</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream5) || \</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream6) || \</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream7))</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;</div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957"> 9845</a></span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOG) || \</span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOH) || \</span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOI) || \</span></div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOJ) || \</span></div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOK))</span></div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;</div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 9858</a></span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;</div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa"> 9863</a></span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == SPI3))</span></div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;</div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="comment">/*************************** I2S Extended Instances ***************************/</span></div><div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga795a44717610152153a8f982f5f0c23d"> 9867</a></span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE_EXT(PERIPH)  (((INSTANCE) == SPI2)    || \</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == SPI3)    || \</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == I2S2ext) || \</span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">                                      ((INSTANCE) == I2S3ext))</span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;</div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="comment">/****************************** LTDC Instances ********************************/</span></div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab61782b63fcfc2b6cd1621d24d5701b0"> 9873</a></span>&#160;<span class="preprocessor">#define IS_LTDC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == LTDC)</span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;</div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="comment">/******************************* RNG Instances ********************************/</span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f"> 9876</a></span>&#160;<span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;</div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce"> 9879</a></span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;</div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="comment">/******************************* SAI Instances ********************************/</span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga8817a2d7087d4bcdb3e12e5e472d8174"> 9882</a></span>&#160;<span class="preprocessor">#define IS_SAI_BLOCK_PERIPH(PERIPH) (((PERIPH) == SAI1_Block_A) || \</span></div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">                                     ((PERIPH) == SAI1_Block_B))</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;</div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div><div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 9886</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3) || \</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI4) || \</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI5) || \</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI6))</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;</div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="comment">/*************************** SPI Extended Instances ***************************/</span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab0369be2387a328b352e8e05599dfc36"> 9894</a></span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1)    || \</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI2)    || \</span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI3)    || \</span></div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI4)    || \</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI5)    || \</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == SPI6)    || \</span></div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == I2S2ext) || \</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == I2S3ext))</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;</div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;<span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98"> 9904</a></span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM2)   || \</span></div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM3)   || \</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM4)   || \</span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM5)   || \</span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM6)   || \</span></div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM7)   || \</span></div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM8)   || \</span></div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM9)   || \</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM10)  || \</span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM11)  || \</span></div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM12)  || \</span></div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM13)  || \</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">                                   ((INSTANCE) == TIM14))</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;</div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div><div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga55e57fd9226635978acbe40571f0d65c"> 9920</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4)  || \</span></div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8)  || \</span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9)  || \</span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM10) || \</span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11) || \</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM12) || \</span></div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM13) || \</span></div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM14))</span></div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;</div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div><div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c"> 9934</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM12))</span></div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;</div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div><div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga216d1d2994734fe2d722231e84d90525"> 9944</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;</div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07"> 9952</a></span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;</div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7e85353dbe9dc9d80ad06f0b935c12e1"> 9960</a></span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;<span class="preprocessor">                                            ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;</div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div><div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2edbe09130dfe635f4d3228ee9f85fa7"> 9964</a></span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;</div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div><div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371"> 9972</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM6) || \</span></div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM7) || \</span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;</div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div><div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf"> 9982</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;</div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga8111ef18a809cd882ef327399fdbfc8f"> 9990</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8)) </span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;</div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 9998</a></span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;<span class="preprocessor">                                             ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;</div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;<span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">10006</a></span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM6) || \</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM7) || \</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">                                          ((INSTANCE) == TIM12))</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;</div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">10018</a></span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM8) || \</span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM9) || \</span></div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM12))</span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;</div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div><div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac41867bf288927ff8ff10a85e67a591b">10028</a></span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="preprocessor">                                              ((INSTANCE) == TIM5))</span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;</div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="comment">/***************** TIM Instances : external trigger input availabe ************/</span></div><div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">10032</a></span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM2) || \</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3) || \</span></div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM4) || \</span></div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM5) || \</span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM8))</span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;</div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">10040</a></span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \</span></div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;</div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;<span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div><div class="line"><a name="l10045"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">10045</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM2) &amp;&amp;                   \</span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                   \</span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM10) &amp;&amp;                  \</span></div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM12) &amp;&amp;                  \</span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM13) &amp;&amp;                  \</span></div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM14) &amp;&amp;                  \</span></div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;</div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="comment">/************ TIM Instances : complementary output(s) available ***************/</span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7181cfd1649c4e65e24b7c863e94a54f">10103</a></span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM8) &amp;&amp;                    \</span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;</div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">10115</a></span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART6))</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;</div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b">10121</a></span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5)  || \</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART6) || \</span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART7)  || \</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART8))</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;</div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">10131</a></span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART6))</span></div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;</div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div><div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">10137</a></span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART6))</span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;</div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div><div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">10143</a></span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5)  || \</span></div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART6) || \</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART7)  || \</span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART8))</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;    </div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="comment">/*********************** PCD Instances ****************************************/</span></div><div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gadaf663c55446f04fa69ee912b8890b32">10153</a></span>&#160;<span class="preprocessor">#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \</span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USB_OTG_HS))</span></div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;</div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="comment">/*********************** HCD Instances ****************************************/</span></div><div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6696ebd1aea007a19e831517f3e1f497">10157</a></span>&#160;<span class="preprocessor">#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \</span></div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == USB_OTG_HS))</span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;</div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;<span class="comment">/****************************** SDIO Instances ********************************/</span></div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga73932cb2c83be6be1884d3cba2fc0063">10161</a></span>&#160;<span class="preprocessor">#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)</span></div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;</div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">10164</a></span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;</div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l10167"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">10167</a></span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;</div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="comment">/****************************** QSPI Instances ********************************/</span></div><div class="line"><a name="l10170"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ddb10b5455f3b1414b3ecd754ef723a">10170</a></span>&#160;<span class="preprocessor">#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)</span></div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;</div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="comment">/****************************** USB Exported Constants ************************/</span></div><div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga4c58971ce9062c1c7bc42e1c7ea4df32">10173</a></span>&#160;<span class="preprocessor">#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                12U</span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaccec7ca403e63ea963c363ceb7301ca6">10174</a></span>&#160;<span class="preprocessor">#define USB_OTG_FS_MAX_IN_ENDPOINTS                    6U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1d58ab8276cfdef9aa868bfdd2590aae">10175</a></span>&#160;<span class="preprocessor">#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   6U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1e726d88af0f77cb8a49ff7b666fd990">10176</a></span>&#160;<span class="preprocessor">#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U </span><span class="comment">/* in Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;</div><div class="line"><a name="l10178"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga974d43b38d7e7578fa7ac69c64dcc473">10178</a></span>&#160;<span class="preprocessor">#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR                16U</span></div><div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae79bbfa7391870814f10c8025ade8a2a">10179</a></span>&#160;<span class="preprocessor">#define USB_OTG_HS_MAX_IN_ENDPOINTS                    8U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gace63bb65e2fb24f0df6ebe1e65efa560">10180</a></span>&#160;<span class="preprocessor">#define USB_OTG_HS_MAX_OUT_ENDPOINTS                   8U    </span><span class="comment">/* Including EP0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga55a4488eac406bcff895de59782fd6a7">10181</a></span>&#160;<span class="preprocessor">#define USB_OTG_HS_TOTAL_FIFO_SIZE                     4096U </span><span class="comment">/* in Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;</div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;}</div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;</div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F469xx_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;</div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;</div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;</div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_d_s_i___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_d_s_i___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">DSI_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00438">stm32f469xx.h:438</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_aa0baa0eb0c246bbabfd63047936e1c19"><div class="ttname"><a href="struct_d_s_i___type_def.html#aa0baa0eb0c246bbabfd63047936e1c19">DSI_TypeDef::VVBPCCR</a></div><div class="ttdeci">__IO uint32_t VVBPCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00486">stm32f469xx.h:486</a></div></div>
<div class="ttc" id="struct_l_t_d_c___type_def_html"><div class="ttname"><a href="struct_l_t_d_c___type_def.html">LTDC_TypeDef</a></div><div class="ttdoc">LCD-TFT Display Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f429xx_8h_source.html#l00653">stm32f429xx.h:653</a></div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00242">stm32f405xx.h:242</a></div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00302">stm32f401xc.h:302</a></div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00471">stm32f401xc.h:471</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a27fc5f60a3c37d104411a90628bc75c3"><div class="ttname"><a href="struct_d_s_i___type_def.html#a27fc5f60a3c37d104411a90628bc75c3">DSI_TypeDef::VVFPCR</a></div><div class="ttdeci">__IO uint32_t VVFPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00448">stm32f469xx.h:448</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00182">stm32f469xx.h:182</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00098">stm32f469xx.h:98</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_aba277f1cd31da079d07a3ad1d6775b54"><div class="ttname"><a href="struct_d_s_i___type_def.html#aba277f1cd31da079d07a3ad1d6775b54">DSI_TypeDef::LCCCR</a></div><div class="ttdeci">__IO uint32_t LCCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00474">stm32f469xx.h:474</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a3ce471d524b62bb455983e94114996d0"><div class="ttname"><a href="struct_d_s_i___type_def.html#a3ce471d524b62bb455983e94114996d0">DSI_TypeDef::VVACCR</a></div><div class="ttdeci">__IO uint32_t VVACCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00488">stm32f469xx.h:488</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a5aa70d8b857aa2b3fb2b1767eb2b82e0"><div class="ttname"><a href="struct_d_s_i___type_def.html#a5aa70d8b857aa2b3fb2b1767eb2b82e0">DSI_TypeDef::LVCIDR</a></div><div class="ttdeci">__IO uint32_t LVCIDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00431">stm32f469xx.h:431</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00186">stm32f469xx.h:186</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00124">stm32f469xx.h:124</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00148">stm32f469xx.h:148</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00149">stm32f469xx.h:149</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ad7eabfe197dd4e367c4817b64fc8a207"><div class="ttname"><a href="struct_d_s_i___type_def.html#ad7eabfe197dd4e367c4817b64fc8a207">DSI_TypeDef::LPMCR</a></div><div class="ttdeci">__IO uint32_t LPMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00434">stm32f469xx.h:434</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00122">stm32f469xx.h:122</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00104">stm32f469xx.h:104</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00106">stm32f469xx.h:106</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00133">stm32f469xx.h:133</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a7c173f2fa5c4ef64aafebcccaebf05fd"><div class="ttname"><a href="struct_d_s_i___type_def.html#a7c173f2fa5c4ef64aafebcccaebf05fd">DSI_TypeDef::RESERVED10</a></div><div class="ttdeci">uint32_t RESERVED10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00499">stm32f469xx.h:499</a></div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00256">stm32f401xc.h:256</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00158">stm32f469xx.h:158</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a45337ccbf651d195c2c113b91c0abb30"><div class="ttname"><a href="struct_d_s_i___type_def.html#a45337ccbf651d195c2c113b91c0abb30">DSI_TypeDef::LCCR</a></div><div class="ttdeci">__IO uint32_t LCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00450">stm32f469xx.h:450</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a6455dee3c68bd18ad586ebd7e88de1c7"><div class="ttname"><a href="struct_d_s_i___type_def.html#a6455dee3c68bd18ad586ebd7e88de1c7">DSI_TypeDef::PUCR</a></div><div class="ttdeci">__IO uint32_t PUCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00462">stm32f469xx.h:462</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746">DMA2D_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00185">stm32f469xx.h:185</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00141">stm32f469xx.h:141</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00126">stm32f469xx.h:126</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00137">stm32f469xx.h:137</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab8254d943bc0e754d1270e07e0f9e53b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab8254d943bc0e754d1270e07e0f9e53b">DSI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00187">stm32f469xx.h:187</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00162">stm32f469xx.h:162</a></div></div>
<div class="ttc" id="struct_f_m_c___bank3___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank3___type_def.html">FMC_Bank3_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank3. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f446xx_8h_source.html#l00451">stm32f446xx.h:451</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00093">stm32f469xx.h:93</a></div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00207">stm32f401xc.h:207</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00099">stm32f469xx.h:99</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00117">stm32f469xx.h:117</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00150">stm32f469xx.h:150</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52">LTDC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00183">stm32f469xx.h:183</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00115">stm32f469xx.h:115</a></div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___i_n_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></div><div class="ttdoc">__IN_Endpoint-Specific_Register </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00599">stm32f401xc.h:599</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00131">stm32f469xx.h:131</a></div></div>
<div class="ttc" id="core__cm4_8h_html"><div class="ttname"><a href="core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_f_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank1_e___type_def.html">FMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank1E. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f427xx_8h_source.html#l00534">stm32f427xx.h:534</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00138">stm32f469xx.h:138</a></div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00243">stm32f401xc.h:243</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00157">stm32f469xx.h:157</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00109">stm32f469xx.h:109</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a0779b0195249d52afca2ac232e400d89"><div class="ttname"><a href="struct_d_s_i___type_def.html#a0779b0195249d52afca2ac232e400d89">DSI_TypeDef::LPMCCR</a></div><div class="ttdeci">__IO uint32_t LPMCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00476">stm32f469xx.h:476</a></div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00532">stm32f401xc.h:532</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00132">stm32f469xx.h:132</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a8acb521d329627ad33515b7916b4103e"><div class="ttname"><a href="struct_d_s_i___type_def.html#a8acb521d329627ad33515b7916b4103e">DSI_TypeDef::VHSACR</a></div><div class="ttdeci">__IO uint32_t VHSACR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00443">stm32f469xx.h:443</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a5cb818b16506f04ab31cd6ba46dad854"><div class="ttname"><a href="struct_d_s_i___type_def.html#a5cb818b16506f04ab31cd6ba46dad854">DSI_TypeDef::PCTLR</a></div><div class="ttdeci">__IO uint32_t PCTLR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00460">stm32f469xx.h:460</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a6349b3f5bd84a9d19d3de5b8c36ce900"><div class="ttname"><a href="struct_d_s_i___type_def.html#a6349b3f5bd84a9d19d3de5b8c36ce900">DSI_TypeDef::VR</a></div><div class="ttdeci">__IO uint32_t VR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00428">stm32f469xx.h:428</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a697344e75543c71d76b265916e4cffba"><div class="ttname"><a href="struct_d_s_i___type_def.html#a697344e75543c71d76b265916e4cffba">DSI_TypeDef::VCCR</a></div><div class="ttdeci">__IO uint32_t VCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00441">stm32f469xx.h:441</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00164">stm32f469xx.h:164</a></div></div>
<div class="ttc" id="struct_l_t_d_c___layer___type_def_html"><div class="ttname"><a href="struct_l_t_d_c___layer___type_def.html">LTDC_Layer_TypeDef</a></div><div class="ttdoc">LCD-TFT Display layer x Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f429xx_8h_source.html#l00678">stm32f429xx.h:678</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00114">stm32f469xx.h:114</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00116">stm32f469xx.h:116</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ade15b1e2ed1957d5c8e24adca1509169"><div class="ttname"><a href="struct_d_s_i___type_def.html#ade15b1e2ed1957d5c8e24adca1509169">DSI_TypeDef::VVBPCR</a></div><div class="ttdeci">__IO uint32_t VVBPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00447">stm32f469xx.h:447</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00101">stm32f469xx.h:101</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a3c44fbc278fa4361c9f06ce86cd0236b"><div class="ttname"><a href="struct_d_s_i___type_def.html#a3c44fbc278fa4361c9f06ce86cd0236b">DSI_TypeDef::PTTCR</a></div><div class="ttdeci">__IO uint32_t PTTCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00463">stm32f469xx.h:463</a></div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___global_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></div><div class="ttdoc">__USB_OTG_Core_register </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00542">stm32f401xc.h:542</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a1e1999e8c3a7bb04ff76c6b796a276de"><div class="ttname"><a href="struct_d_s_i___type_def.html#a1e1999e8c3a7bb04ff76c6b796a276de">DSI_TypeDef::VVFPCCR</a></div><div class="ttdeci">__IO uint32_t VVFPCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00487">stm32f469xx.h:487</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a3b3d7b0505944ec6cd0657f122cbc40e"><div class="ttname"><a href="struct_d_s_i___type_def.html#a3b3d7b0505944ec6cd0657f122cbc40e">DSI_TypeDef::PCONFR</a></div><div class="ttdeci">__IO uint32_t PCONFR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00461">stm32f469xx.h:461</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00092">stm32f469xx.h:92</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00155">stm32f469xx.h:155</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00087">stm32f469xx.h:87</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a494e0b2abf2c5a06dab01d08c65af55a"><div class="ttname"><a href="struct_d_s_i___type_def.html#a494e0b2abf2c5a06dab01d08c65af55a">DSI_TypeDef::VNPCCR</a></div><div class="ttdeci">__IO uint32_t VNPCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00481">stm32f469xx.h:481</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2">UART8_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00178">stm32f469xx.h:178</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00084">stm32f469xx.h:84</a></div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00285">stm32f401xc.h:285</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00140">stm32f469xx.h:140</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00108">stm32f469xx.h:108</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00166">stm32f469xx.h:166</a></div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a></div><div class="ttdoc">QUAD Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f446xx_8h_source.html#l00725">stm32f446xx.h:725</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a72700b16163185c01a76b121f2a260d4"><div class="ttname"><a href="struct_d_s_i___type_def.html#a72700b16163185c01a76b121f2a260d4">DSI_TypeDef::WIFCR</a></div><div class="ttdeci">__IO uint32_t WIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00496">stm32f469xx.h:496</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00165">stm32f469xx.h:165</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00089">stm32f469xx.h:89</a></div></div>
<div class="ttc" id="struct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00264">stm32f405xx.h:264</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00169">stm32f469xx.h:169</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00160">stm32f469xx.h:160</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00167">stm32f469xx.h:167</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00097">stm32f469xx.h:97</a></div></div>
<div class="ttc" id="struct_d_m_a2_d___type_def_html"><div class="ttname"><a href="struct_d_m_a2_d___type_def.html">DMA2D_TypeDef</a></div><div class="ttdoc">DMA2D Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f427xx_8h_source.html#l00391">stm32f427xx.h:391</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a909d70d4d88dd6731a07b76a21c8214b"><div class="ttname"><a href="struct_d_s_i___type_def.html#a909d70d4d88dd6731a07b76a21c8214b">DSI_TypeDef::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00464">stm32f469xx.h:464</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00171">stm32f401xc.h:171</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a8ed572f0779c735318463aa01dca3322"><div class="ttname"><a href="struct_d_s_i___type_def.html#a8ed572f0779c735318463aa01dca3322">DSI_TypeDef::GPDR</a></div><div class="ttdeci">__IO uint32_t GPDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00453">stm32f469xx.h:453</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00111">stm32f469xx.h:111</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ae46f5a0bfdbaa03ce98672c3fa65730d"><div class="ttname"><a href="struct_d_s_i___type_def.html#ae46f5a0bfdbaa03ce98672c3fa65730d">DSI_TypeDef::CLTCR</a></div><div class="ttdeci">__IO uint32_t CLTCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00458">stm32f469xx.h:458</a></div></div>
<div class="ttc" id="struct_s_a_i___type_def_html"><div class="ttname"><a href="struct_s_a_i___type_def.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f427xx_8h_source.html#l00750">stm32f427xx.h:750</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a28425c08d0f99dc282950144e02c084e"><div class="ttname"><a href="struct_d_s_i___type_def.html#a28425c08d0f99dc282950144e02c084e">DSI_TypeDef::CMCR</a></div><div class="ttdeci">__IO uint32_t CMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00451">stm32f469xx.h:451</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00107">stm32f469xx.h:107</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00173">stm32f469xx.h:173</a></div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></div><div class="ttdoc">__Host_Mode_Register_Structures </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00632">stm32f401xc.h:632</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00179">stm32f469xx.h:179</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00142">stm32f469xx.h:142</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00110">stm32f469xx.h:110</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00176">stm32f469xx.h:176</a></div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00230">stm32f405xx.h:230</a></div></div>
<div class="ttc" id="struct_e_t_h___type_def_html"><div class="ttname"><a href="struct_e_t_h___type_def.html">ETH_TypeDef</a></div><div class="ttdoc">Ethernet MAC. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l00386">stm32f407xx.h:386</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00163">stm32f469xx.h:163</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00154">stm32f469xx.h:154</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a8ee3caa69ce871e68d1ca66a8640a9a9"><div class="ttname"><a href="struct_d_s_i___type_def.html#a8ee3caa69ce871e68d1ca66a8640a9a9">DSI_TypeDef::CLCR</a></div><div class="ttdeci">__IO uint32_t CLCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00457">stm32f469xx.h:457</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00170">stm32f469xx.h:170</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00171">stm32f469xx.h:171</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00517">stm32f401xc.h:517</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00145">stm32f469xx.h:145</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00488">stm32f401xc.h:488</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a205dca2d71dc6f893f9c4f22d28cba9d"><div class="ttname"><a href="struct_d_s_i___type_def.html#a205dca2d71dc6f893f9c4f22d28cba9d">DSI_TypeDef::VLCCR</a></div><div class="ttdeci">__IO uint32_t VLCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00484">stm32f469xx.h:484</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00168">stm32f469xx.h:168</a></div></div>
<div class="ttc" id="struct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00233">stm32f401xc.h:233</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00134">stm32f469xx.h:134</a></div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00307">stm32f405xx.h:307</a></div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___host_channel_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></div><div class="ttdoc">__Host_Channel_Specific_Registers </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00648">stm32f401xc.h:648</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7">LTDC_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00184">stm32f469xx.h:184</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00270">stm32f401xc.h:270</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00151">stm32f469xx.h:151</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00129">stm32f469xx.h:129</a></div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00345">stm32f401xc.h:345</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00125">stm32f469xx.h:125</a></div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00333">stm32f401xc.h:333</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00103">stm32f469xx.h:103</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a6af90ed872fae7ae9c9137fd3dc0c603"><div class="ttname"><a href="struct_d_s_i___type_def.html#a6af90ed872fae7ae9c9137fd3dc0c603">DSI_TypeDef::GVCIDR</a></div><div class="ttdeci">__IO uint32_t GVCIDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00437">stm32f469xx.h:437</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a4ca8d4e372398db0e5045993ffa56b05"><div class="ttname"><a href="struct_d_s_i___type_def.html#a4ca8d4e372398db0e5045993ffa56b05">DSI_TypeDef::WCR</a></div><div class="ttdeci">__IO uint32_t WCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00493">stm32f469xx.h:493</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_adec8c4fe22023eb8df6fb9069b9204a5"><div class="ttname"><a href="struct_d_s_i___type_def.html#adec8c4fe22023eb8df6fb9069b9204a5">DSI_TypeDef::LCOLCR</a></div><div class="ttdeci">__IO uint32_t LCOLCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00432">stm32f469xx.h:432</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a1b33578fd6aff98f4435bc3685b49939"><div class="ttname"><a href="struct_d_s_i___type_def.html#a1b33578fd6aff98f4435bc3685b49939">DSI_TypeDef::VHBPCCR</a></div><div class="ttdeci">__IO uint32_t VHBPCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00483">stm32f469xx.h:483</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ad1d17a2648bfc75d9ce470ddcb97f8ff"><div class="ttname"><a href="struct_d_s_i___type_def.html#ad1d17a2648bfc75d9ce470ddcb97f8ff">DSI_TypeDef::GPSR</a></div><div class="ttdeci">__IO uint32_t GPSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00454">stm32f469xx.h:454</a></div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00195">stm32f401xc.h:195</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00091">stm32f469xx.h:91</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_aa3607a56076e3621468a0f89c1551e99"><div class="ttname"><a href="struct_d_s_i___type_def.html#aa3607a56076e3621468a0f89c1551e99">DSI_TypeDef::GHCR</a></div><div class="ttdeci">__IO uint32_t GHCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00452">stm32f469xx.h:452</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a3dfde0e1ba08eb3f49d56be82f70279d"><div class="ttname"><a href="struct_d_s_i___type_def.html#a3dfde0e1ba08eb3f49d56be82f70279d">DSI_TypeDef::VCCCR</a></div><div class="ttdeci">__IO uint32_t VCCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00480">stm32f469xx.h:480</a></div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00355">stm32f401xc.h:355</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00123">stm32f469xx.h:123</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00139">stm32f469xx.h:139</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a6091bd215b74df162dd3bc51621c63ca"><div class="ttname"><a href="struct_d_s_i___type_def.html#a6091bd215b74df162dd3bc51621c63ca">DSI_TypeDef::PCR</a></div><div class="ttdeci">__IO uint32_t PCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00436">stm32f469xx.h:436</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00175">stm32f469xx.h:175</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00100">stm32f469xx.h:100</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00112">stm32f469xx.h:112</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ade4f4e7fc1c188af585a23889a95aeff"><div class="ttname"><a href="struct_d_s_i___type_def.html#ade4f4e7fc1c188af585a23889a95aeff">DSI_TypeDef::LCVCIDR</a></div><div class="ttdeci">__IO uint32_t LCVCIDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00473">stm32f469xx.h:473</a></div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00254">stm32f405xx.h:254</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2"><div class="ttname"><a href="struct_d_s_i___type_def.html#a1f5e9f6d7b4cd70ea6bbe007a0c80cc2">DSI_TypeDef::VMCR</a></div><div class="ttdeci">__IO uint32_t VMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00439">stm32f469xx.h:439</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a5ae1f4ac0e821b4d9f945e1b9d7aeccc"><div class="ttname"><a href="struct_d_s_i___type_def.html#a5ae1f4ac0e821b4d9f945e1b9d7aeccc">DSI_TypeDef::WISR</a></div><div class="ttdeci">__IO uint32_t WISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00495">stm32f469xx.h:495</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00094">stm32f469xx.h:94</a></div></div>
<div class="ttc" id="struct_f_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank1___type_def.html">FMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f427xx_8h_source.html#l00525">stm32f427xx.h:525</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253">SPI6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00181">stm32f469xx.h:181</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_afb9fe674d72b1ec0d31697106b58b8b7"><div class="ttname"><a href="struct_d_s_i___type_def.html#afb9fe674d72b1ec0d31697106b58b8b7">DSI_TypeDef::VHBPCR</a></div><div class="ttdeci">__IO uint32_t VHBPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00444">stm32f469xx.h:444</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00121">stm32f469xx.h:121</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ae60126856ac70dc332b9859a415b2f06"><div class="ttname"><a href="struct_d_s_i___type_def.html#ae60126856ac70dc332b9859a415b2f06">DSI_TypeDef::VVSACCR</a></div><div class="ttdeci">__IO uint32_t VVSACCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00485">stm32f469xx.h:485</a></div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00394">stm32f401xc.h:394</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00130">stm32f469xx.h:130</a></div></div>
<div class="ttc" id="struct_d_c_m_i___type_def_html"><div class="ttname"><a href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a></div><div class="ttdoc">DCMI. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f407xx_8h_source.html#l00344">stm32f407xx.h:344</a></div></div>
<div class="ttc" id="struct_f_m_c___bank5__6___type_def_html"><div class="ttname"><a href="struct_f_m_c___bank5__6___type_def.html">FMC_Bank5_6_TypeDef</a></div><div class="ttdoc">Flexible Memory Controller Bank5_6. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f427xx_8h_source.html#l00578">stm32f427xx.h:578</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ad17bfd107d8f1cc3648f028ee2d1f8a7"><div class="ttname"><a href="struct_d_s_i___type_def.html#ad17bfd107d8f1cc3648f028ee2d1f8a7">DSI_TypeDef::VMCCR</a></div><div class="ttdeci">__IO uint32_t VMCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00478">stm32f469xx.h:478</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_s_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DSI_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00429">stm32f469xx.h:429</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00090">stm32f469xx.h:90</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ac689816b67ce3d5a6ef496bd97c57eca"><div class="ttname"><a href="struct_d_s_i___type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">DSI_TypeDef::TDCR</a></div><div class="ttdeci">__IO uint32_t TDCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00456">stm32f469xx.h:456</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00144">stm32f469xx.h:144</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00147">stm32f469xx.h:147</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00153">stm32f469xx.h:153</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00119">stm32f469xx.h:119</a></div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00315">stm32f401xc.h:315</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_adb4bebbe6b0ac5c1518bc6efb1086fd9"><div class="ttname"><a href="struct_d_s_i___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">DSI_TypeDef::RESERVED5</a></div><div class="ttdeci">uint32_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00475">stm32f469xx.h:475</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a2705ad75dd72e009b8df3400b8819426"><div class="ttname"><a href="struct_d_s_i___type_def.html#a2705ad75dd72e009b8df3400b8819426">DSI_TypeDef::VLCR</a></div><div class="ttdeci">__IO uint32_t VLCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00445">stm32f469xx.h:445</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00127">stm32f469xx.h:127</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a2f09c62b1fbeff179ab435e0cd07a2ba"><div class="ttname"><a href="struct_d_s_i___type_def.html#a2f09c62b1fbeff179ab435e0cd07a2ba">DSI_TypeDef::WCFGR</a></div><div class="ttdeci">__IO uint32_t WCFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00492">stm32f469xx.h:492</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00113">stm32f469xx.h:113</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_abb5694635b72d5bf5ef25023070492b3"><div class="ttname"><a href="struct_d_s_i___type_def.html#abb5694635b72d5bf5ef25023070492b3">DSI_TypeDef::DLTCR</a></div><div class="ttdeci">__IO uint32_t DLTCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00459">stm32f469xx.h:459</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00172">stm32f469xx.h:172</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00128">stm32f469xx.h:128</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a18c15f63e6eeeb8cae9403c81ed5419f"><div class="ttname"><a href="struct_d_s_i___type_def.html#a18c15f63e6eeeb8cae9403c81ed5419f">DSI_TypeDef::TDCCR</a></div><div class="ttdeci">__IO uint32_t TDCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00490">stm32f469xx.h:490</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_abcf10f676fb04e2f4ef0ee2f6ee8dcdd"><div class="ttname"><a href="struct_d_s_i___type_def.html#abcf10f676fb04e2f4ef0ee2f6ee8dcdd">DSI_TypeDef::VPCR</a></div><div class="ttdeci">__IO uint32_t VPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00440">stm32f469xx.h:440</a></div></div>
<div class="ttc" id="struct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">RNG. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f405xx_8h_source.html#l00708">stm32f405xx.h:708</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a0c20992c8f20f040628e8dd16b67b399"><div class="ttname"><a href="struct_d_s_i___type_def.html#a0c20992c8f20f040628e8dd16b67b399">DSI_TypeDef::VVSACR</a></div><div class="ttdeci">__IO uint32_t VVSACR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00446">stm32f469xx.h:446</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755">UART7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00177">stm32f469xx.h:177</a></div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00220">stm32f401xc.h:220</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ac5764e1f1815411d35a474f01066f196"><div class="ttname"><a href="struct_d_s_i___type_def.html#ac5764e1f1815411d35a474f01066f196">DSI_TypeDef::VNPCR</a></div><div class="ttdeci">__IO uint32_t VNPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00442">stm32f469xx.h:442</a></div></div>
<div class="ttc" id="struct_s_a_i___block___type_def_html"><div class="ttname"><a href="struct_s_a_i___block___type_def.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f427xx_8h_source.html#l00755">stm32f427xx.h:755</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ad5e6ea0a37a7f654716cd4036ad9d54a"><div class="ttname"><a href="struct_d_s_i___type_def.html#ad5e6ea0a37a7f654716cd4036ad9d54a">DSI_TypeDef::RESERVED9</a></div><div class="ttdeci">uint32_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00497">stm32f469xx.h:497</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00161">stm32f469xx.h:161</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a66d476d7df8ef8e87d3da38a031567dd"><div class="ttname"><a href="struct_d_s_i___type_def.html#a66d476d7df8ef8e87d3da38a031567dd">DSI_TypeDef::VHSACCR</a></div><div class="ttdeci">__IO uint32_t VHSACCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00482">stm32f469xx.h:482</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00156">stm32f469xx.h:156</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00096">stm32f469xx.h:96</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_aa85636f59d822a5efe0b0b4c3ac7d5f4"><div class="ttname"><a href="struct_d_s_i___type_def.html#aa85636f59d822a5efe0b0b4c3ac7d5f4">DSI_TypeDef::VVACR</a></div><div class="ttdeci">__IO uint32_t VVACR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00449">stm32f469xx.h:449</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00143">stm32f469xx.h:143</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_abf251c3d39400d58da7eb5c8f8354160"><div class="ttname"><a href="struct_d_s_i___type_def.html#abf251c3d39400d58da7eb5c8f8354160">DSI_TypeDef::WIER</a></div><div class="ttdeci">__IO uint32_t WIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00494">stm32f469xx.h:494</a></div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></div><div class="ttdoc">__OUT_Endpoint-Specific_Registers </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00616">stm32f401xc.h:616</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a5eb6c6db929319dddfbb044e546f4d93"><div class="ttname"><a href="struct_d_s_i___type_def.html#a5eb6c6db929319dddfbb044e546f4d93">DSI_TypeDef::WRPCR</a></div><div class="ttdeci">__IO uint32_t WRPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00500">stm32f469xx.h:500</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00180">stm32f469xx.h:180</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00136">stm32f469xx.h:136</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00118">stm32f469xx.h:118</a></div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00443">stm32f401xc.h:443</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00102">stm32f469xx.h:102</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_s_i___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DSI_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00430">stm32f469xx.h:430</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00152">stm32f469xx.h:152</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_a8ac698c8f34ec80f0a5f737a662c25b1"><div class="ttname"><a href="struct_d_s_i___type_def.html#a8ac698c8f34ec80f0a5f737a662c25b1">DSI_TypeDef::VSCR</a></div><div class="ttdeci">__IO uint32_t VSCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00471">stm32f469xx.h:471</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_ab4720f16225bc17b3dba7d8caf773807"><div class="ttname"><a href="struct_d_s_i___type_def.html#ab4720f16225bc17b3dba7d8caf773807">DSI_TypeDef::VPCCR</a></div><div class="ttdeci">__IO uint32_t VPCCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00479">stm32f469xx.h:479</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00120">stm32f469xx.h:120</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00159">stm32f469xx.h:159</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00146">stm32f469xx.h:146</a></div></div>
<div class="ttc" id="system__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices. </div></div>
<div class="ttc" id="struct_u_s_b___o_t_g___device_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></div><div class="ttdoc">__device_Registers </div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xc_8h_source.html#l00570">stm32f401xc.h:570</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html_aa88f7acf487a73acd763e8478ac58e7c"><div class="ttname"><a href="struct_d_s_i___type_def.html#aa88f7acf487a73acd763e8478ac58e7c">DSI_TypeDef::LPCR</a></div><div class="ttdeci">__IO uint32_t LPCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00433">stm32f469xx.h:433</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00105">stm32f469xx.h:105</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00135">stm32f469xx.h:135</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00174">stm32f469xx.h:174</a></div></div>
<div class="ttc" id="struct_d_s_i___type_def_html"><div class="ttname"><a href="struct_d_s_i___type_def.html">DSI_TypeDef</a></div><div class="ttdoc">DSI Controller. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00426">stm32f469xx.h:426</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f469xx_8h_source.html#l00088">stm32f469xx.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
