{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-306,-250",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_ABM -pg 1 -lvl 6 -x 1800 -y 170 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_select_hsi -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port port-id_force_cache_update -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace inst shadow_bram_ctrl -pg 1 -lvl 4 -x 1380 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 45 44} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst shadow_bram -pg 1 -lvl 5 -x 1650 -y 70 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir rsta_busy right -pinY rsta_busy 0R
preplace inst sim_writer -pg 1 -lvl 1 -x 150 -y 610 -swap {0 1 3 2 4} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir start_hsi left -pinY start_hsi 20L -pinDir start_spi right -pinY start_spi 20R -pinDir hsi_complete right -pinY hsi_complete 0R -pinDir spi_complete right -pinY spi_complete 40R
preplace inst smem_ila -pg 1 -lvl 3 -x 1040 -y 250 -swap {0 1 2 3 4 5 14 7 8 11 12 10 9 6 13} -defaultsOSRD -pinDir SLOT_0_AXIS right -pinY SLOT_0_AXIS 160R -pinDir clk left -pinY clk 160L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L -pinBusDir probe2 left -pinBusY probe2 100L -pinBusDir probe3 left -pinBusY probe3 120L -pinBusDir probe4 left -pinBusY probe4 80L -pinBusDir probe5 left -pinBusY probe5 60L -pinBusDir probe6 left -pinBusY probe6 0L -pinDir resetn left -pinY resetn 140L
preplace inst fetch_abm -pg 1 -lvl 2 -x 510 -y 70 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 80 76 77 78 79 83 82 90 84 85 86 87 89 88 81} -defaultsOSRD -pinDir M_ABM right -pinY M_ABM 100R -pinDir M_SHA right -pinY M_SHA 0R -pinDir clk left -pinY clk 480L -pinDir resetn left -pinY resetn 0L -pinDir start left -pinY start 20L -pinDir select_hsi left -pinY select_hsi 40L -pinDir force_cache_update left -pinY force_cache_update 460L -pinDir write_smem_via_hsi right -pinY write_smem_via_hsi 200R -pinDir write_smem_via_spi left -pinY write_smem_via_spi 560L -pinDir write_smem_hsi_complete right -pinY write_smem_hsi_complete 580R -pinDir write_smem_spi_complete left -pinY write_smem_spi_complete 580L -pinBusDir smem_row_index right -pinBusY smem_row_index 220R -pinBusDir smem_data3 right -pinBusY smem_data3 240R -pinBusDir smem_data2 right -pinBusY smem_data2 260R -pinBusDir smem_data1 right -pinBusY smem_data1 300R -pinBusDir smem_data0 right -pinBusY smem_data0 280R -pinBusDir smem_mismatch right -pinBusY smem_mismatch 180R
preplace inst data_consumer_0 -pg 1 -lvl 4 -x 1380 -y 410 -swap {0 1 2 3 4 5 6 8 7} -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst smem_writer_hsi_s1 -pg 1 -lvl 3 -x 1040 -y 510 -swap {0 1 2 3 4 5 14 6 9 10 12 11 8 7 13} -defaultsOSRD -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 160L -pinDir resetn left -pinY resetn 0L -pinBusDir smem_data3 left -pinBusY smem_data3 60L -pinBusDir smem_data2 left -pinBusY smem_data2 80L -pinBusDir smem_data1 left -pinBusY smem_data1 120L -pinBusDir smem_data0 left -pinBusY smem_data0 100L -pinBusDir row_index left -pinBusY row_index 40L -pinDir start left -pinY start 20L -pinDir done left -pinY done 140L
preplace netloc example_slave_start 1 0 2 NJ 90 NJ
preplace netloc fetch_abm_smem_data0 1 2 1 760 350n
preplace netloc fetch_abm_smem_data1 1 2 1 740 370n
preplace netloc fetch_abm_smem_data2 1 2 1 780 330n
preplace netloc fetch_abm_smem_data3 1 2 1 840 310n
preplace netloc fetch_abm_smem_mismatch 1 2 1 N 250
preplace netloc fetch_abm_smem_row_index 1 2 1 860 290n
preplace netloc fetch_abm_write_smem_via_hsi 1 2 1 880 270n
preplace netloc fetch_abm_write_smem_via_spi 1 1 1 N 630
preplace netloc force_cache_update_1 1 0 2 NJ 530 NJ
preplace netloc select_hsi_1 1 0 2 NJ 110 NJ
preplace netloc sim_writer_spi_complete 1 1 1 N 650
preplace netloc source_100mhz_sys_clk 1 0 4 20 550 280 710 820 190 1240
preplace netloc source_100mhz_sys_resetn 1 0 4 NJ 20 280 10 800J 50 1220
preplace netloc smem_writer_hsi_s1_0_done 1 2 1 NJ 650
preplace netloc axi_bram_ctrl_BRAM_PORTA 1 4 1 NJ 70
preplace netloc fetch_abm_M_ABM 1 2 4 N 170 N 170 NJ 170 NJ
preplace netloc fetch_abm_M_SHA 1 2 2 N 70 N
preplace netloc smem_writer_hsi_s1_axis_out 1 3 1 1200 410n
levelinfo -pg 1 0 150 510 1040 1380 1650 1800
pagesize -pg 1 -db -bbox -sgen -200 0 1900 730
",
   "No Loops_ScaleFactor":"0.69183",
   "No Loops_TopLeft":"-195,-140",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_ABM -pg 1 -lvl 2 -x 260 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace inst fetch_abm_0 -pg 1 -lvl 1 -x 130 -y 70 -defaultsOSRD
preplace netloc source_100mhz_sys_clk 1 0 1 NJ 50
preplace netloc source_100mhz_sys_resetn 1 0 1 NJ 70
preplace netloc example_slave_start 1 0 1 NJ 90
preplace netloc fill_smem_s1_0_M_AXI 1 1 1 N 60
levelinfo -pg 1 0 130 260
pagesize -pg 1 -db -bbox -sgen -100 0 350 140
"
}
0
