// Seed: 821298294
module module_0 #(
    parameter id_4 = 32'd62
) (
    input id_2,
    output logic id_3
);
  logic _id_4, id_5;
  logic id_6;
  always id_4[1&&1+id_4] = id_3 && 1;
  logic id_7;
endmodule
`timescale 1ps / 1ps
