<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3596" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3596{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3596{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3596{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3596{left:69px;bottom:828px;letter-spacing:0.13px;}
#t5_3596{left:151px;bottom:828px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3596{left:69px;bottom:805px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t7_3596{left:767px;bottom:803px;}
#t8_3596{left:69px;bottom:788px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t9_3596{left:69px;bottom:771px;letter-spacing:-0.21px;}
#ta_3596{left:157px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#tb_3596{left:69px;bottom:746px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3596{left:69px;bottom:730px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#td_3596{left:671px;bottom:730px;}
#te_3596{left:682px;bottom:730px;letter-spacing:-0.12px;}
#tf_3596{left:69px;bottom:705px;letter-spacing:-0.25px;word-spacing:-0.43px;}
#tg_3596{left:232px;bottom:705px;}
#th_3596{left:243px;bottom:705px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_3596{left:69px;bottom:688px;letter-spacing:-0.2px;word-spacing:-0.46px;}
#tj_3596{left:317px;bottom:688px;}
#tk_3596{left:328px;bottom:688px;letter-spacing:-0.13px;}
#tl_3596{left:419px;bottom:1043px;letter-spacing:-0.14px;}
#tm_3596{left:419px;bottom:1022px;letter-spacing:-0.14px;}
#tn_3596{left:419px;bottom:1001px;letter-spacing:-0.15px;word-spacing:0.01px;}
#to_3596{left:204px;bottom:978px;letter-spacing:-0.15px;}
#tp_3596{left:257px;bottom:978px;letter-spacing:-0.13px;}
#tq_3596{left:419px;bottom:978px;letter-spacing:-0.12px;}
#tr_3596{left:73px;bottom:955px;letter-spacing:-0.11px;}
#ts_3596{left:73px;bottom:938px;letter-spacing:-0.11px;}
#tt_3596{left:177px;bottom:945px;}
#tu_3596{left:204px;bottom:955px;letter-spacing:-0.14px;}
#tv_3596{left:70px;bottom:909px;letter-spacing:-0.14px;}
#tw_3596{left:69px;bottom:890px;letter-spacing:-0.11px;}
#tx_3596{left:217px;bottom:644px;letter-spacing:0.12px;word-spacing:0.02px;}
#ty_3596{left:312px;bottom:644px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tz_3596{left:73px;bottom:624px;letter-spacing:-0.16px;}
#t10_3596{left:204px;bottom:624px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t11_3596{left:257px;bottom:624px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t12_3596{left:419px;bottom:624px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t13_3596{left:73px;bottom:601px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_3596{left:170px;bottom:608px;}
#t15_3596{left:70px;bottom:235px;letter-spacing:-0.14px;}
#t16_3596{left:69px;bottom:216px;letter-spacing:-0.11px;}
#t17_3596{left:204px;bottom:601px;letter-spacing:-0.14px;}
#t18_3596{left:257px;bottom:601px;letter-spacing:-0.17px;}
#t19_3596{left:419px;bottom:601px;letter-spacing:-0.13px;}
#t1a_3596{left:73px;bottom:578px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1b_3596{left:204px;bottom:578px;letter-spacing:-0.15px;}
#t1c_3596{left:257px;bottom:578px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_3596{left:257px;bottom:562px;letter-spacing:-0.13px;}
#t1e_3596{left:419px;bottom:578px;letter-spacing:-0.12px;}
#t1f_3596{left:419px;bottom:557px;letter-spacing:-0.11px;}
#t1g_3596{left:419px;bottom:536px;letter-spacing:-0.12px;}
#t1h_3596{left:419px;bottom:514px;letter-spacing:-0.11px;}
#t1i_3596{left:419px;bottom:491px;letter-spacing:-0.11px;}
#t1j_3596{left:419px;bottom:470px;letter-spacing:-0.11px;}
#t1k_3596{left:419px;bottom:448px;letter-spacing:-0.12px;}
#t1l_3596{left:419px;bottom:427px;letter-spacing:-0.11px;}
#t1m_3596{left:419px;bottom:410px;letter-spacing:-0.11px;}
#t1n_3596{left:419px;bottom:389px;letter-spacing:-0.12px;}
#t1o_3596{left:204px;bottom:366px;letter-spacing:-0.13px;}
#t1p_3596{left:257px;bottom:366px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_3596{left:419px;bottom:366px;letter-spacing:-0.12px;}
#t1r_3596{left:419px;bottom:349px;letter-spacing:-0.11px;}
#t1s_3596{left:204px;bottom:326px;letter-spacing:-0.19px;}
#t1t_3596{left:257px;bottom:326px;letter-spacing:-0.14px;}
#t1u_3596{left:419px;bottom:326px;letter-spacing:-0.13px;}
#t1v_3596{left:204px;bottom:303px;letter-spacing:-0.14px;}
#t1w_3596{left:419px;bottom:303px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_3596{left:73px;bottom:280px;letter-spacing:-0.11px;}
#t1y_3596{left:73px;bottom:264px;letter-spacing:-0.11px;}
#t1z_3596{left:177px;bottom:270px;}
#t20_3596{left:204px;bottom:280px;letter-spacing:-0.14px;}
#t21_3596{left:210px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t22_3596{left:305px;bottom:1086px;letter-spacing:0.13px;}
#t23_3596{left:657px;bottom:1086px;letter-spacing:0.13px;}
#t24_3596{left:73px;bottom:1066px;letter-spacing:-0.16px;}
#t25_3596{left:204px;bottom:1066px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t26_3596{left:257px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t27_3596{left:419px;bottom:1066px;letter-spacing:-0.12px;word-spacing:0.05px;}

.s1_3596{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3596{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3596{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3596{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3596{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s6_3596{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3596{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3596{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3596{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3596{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3596{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3596" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3596Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3596" style="-webkit-user-select: none;"><object width="935" height="1210" data="3596/3596.svg" type="image/svg+xml" id="pdf3596" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3596" class="t s1_3596">17-14 </span><span id="t2_3596" class="t s1_3596">Vol. 3B </span>
<span id="t3_3596" class="t s2_3596">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3596" class="t s3_3596">17.5.2 </span><span id="t5_3596" class="t s3_3596">Integrated Memory Controller Machine Check Errors </span>
<span id="t6_3596" class="t s4_3596">MC error codes associated with integrated memory controllers are reported in the IA32_MC9_STATUS</span><span id="t7_3596" class="t s5_3596">− </span>
<span id="t8_3596" class="t s4_3596">IA32_MC16_STATUS MSRs. The supported error codes follow the architectural MCACOD definition type </span>
<span id="t9_3596" class="t s6_3596">1MMMCCCC</span><span id="ta_3596" class="t s4_3596">; see Chapter 16, “Machine-Check Architecture.” </span>
<span id="tb_3596" class="t s4_3596">MSR_ERROR_CONTROL.[bit 1] can enable additional information logging of the IMC. The additional error informa- </span>
<span id="tc_3596" class="t s4_3596">tion logged by the IMC is stored in IA32_MCi_STATUS and IA32_MCi_MISC, where i = 9</span><span id="td_3596" class="t s7_3596">—</span><span id="te_3596" class="t s4_3596">16. </span>
<span id="tf_3596" class="t s4_3596">IA32_MCi_STATUS (i=9</span><span id="tg_3596" class="t s7_3596">—</span><span id="th_3596" class="t s4_3596">12) logs errors from the first memory controller. The second memory controller logs </span>
<span id="ti_3596" class="t s4_3596">errors into IA32_MCi_STATUS (i=13</span><span id="tj_3596" class="t s7_3596">—</span><span id="tk_3596" class="t s4_3596">16). </span>
<span id="tl_3596" class="t s7_3596">7AH: MC_HA_FAILSTS_CHANGE_DETECTED </span>
<span id="tm_3596" class="t s7_3596">7BH: MC_PCIE_R2PCIE-RW_BLOCK_ACK_TIMEOUT </span>
<span id="tn_3596" class="t s7_3596">81H: MC_RECOVERABLE_DIE_THERMAL_TOO_HOT </span>
<span id="to_3596" class="t s7_3596">56:32 </span><span id="tp_3596" class="t s7_3596">Reserved </span><span id="tq_3596" class="t s7_3596">Reserved </span>
<span id="tr_3596" class="t s7_3596">Status Register </span>
<span id="ts_3596" class="t s7_3596">Validity Indicators </span>
<span id="tt_3596" class="t s8_3596">1 </span>
<span id="tu_3596" class="t s7_3596">63:57 </span>
<span id="tv_3596" class="t s9_3596">NOTES: </span>
<span id="tw_3596" class="t s7_3596">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="tx_3596" class="t sa_3596">Table 17-18. </span><span id="ty_3596" class="t sa_3596">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—16) </span>
<span id="tz_3596" class="t sb_3596">Type </span><span id="t10_3596" class="t sb_3596">Bit No. </span><span id="t11_3596" class="t sb_3596">Bit Function </span><span id="t12_3596" class="t sb_3596">Bit Description </span>
<span id="t13_3596" class="t s7_3596">MCA Error Codes </span>
<span id="t14_3596" class="t s8_3596">1 </span>
<span id="t15_3596" class="t s9_3596">NOTES: </span>
<span id="t16_3596" class="t s7_3596">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t17_3596" class="t s7_3596">15:0 </span><span id="t18_3596" class="t s7_3596">MCACOD </span><span id="t19_3596" class="t s7_3596">Memory Controller error format: 000F 0000 1MMM CCCC </span>
<span id="t1a_3596" class="t s7_3596">Model Specific Errors </span><span id="t1b_3596" class="t s7_3596">31:16 </span><span id="t1c_3596" class="t s7_3596">Reserved, except for the </span>
<span id="t1d_3596" class="t s7_3596">following </span>
<span id="t1e_3596" class="t s7_3596">001H: Address parity error. </span>
<span id="t1f_3596" class="t s7_3596">002H: HA Wrt buffer data parity error. </span>
<span id="t1g_3596" class="t s7_3596">004H: HA Wrt byte enable parity error. </span>
<span id="t1h_3596" class="t s7_3596">008H: Corrected patrol scrub error. </span>
<span id="t1i_3596" class="t s7_3596">010H: Uncorrected patrol scrub error. </span>
<span id="t1j_3596" class="t s7_3596">020H: Corrected spare error. </span>
<span id="t1k_3596" class="t s7_3596">040H: Uncorrected spare error. </span>
<span id="t1l_3596" class="t s7_3596">080H: Corrected memory read error. (Only applicable with iMC’s </span>
<span id="t1m_3596" class="t s7_3596">“Additional Error logging” Mode-1 enabled.) </span>
<span id="t1n_3596" class="t s7_3596">100H - iMC, WDB, parity errors </span>
<span id="t1o_3596" class="t s7_3596">36:32 </span><span id="t1p_3596" class="t s7_3596">Other Info </span><span id="t1q_3596" class="t s7_3596">When MSR_ERROR_CONTROL.[1] is set, logs an encoded value from the </span>
<span id="t1r_3596" class="t s7_3596">first error device. </span>
<span id="t1s_3596" class="t s7_3596">37 </span><span id="t1t_3596" class="t s7_3596">Reserved </span><span id="t1u_3596" class="t s7_3596">Reserved </span>
<span id="t1v_3596" class="t s7_3596">56:38 </span><span id="t1w_3596" class="t s7_3596">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1x_3596" class="t s7_3596">Status Register </span>
<span id="t1y_3596" class="t s7_3596">Validity Indicators </span>
<span id="t1z_3596" class="t s8_3596">1 </span>
<span id="t20_3596" class="t s7_3596">63:57 </span>
<span id="t21_3596" class="t sa_3596">Table 17-17. </span><span id="t22_3596" class="t sa_3596">Machine Check Error Codes for IA32_MC4_STATUS </span><span id="t23_3596" class="t sa_3596">(Contd.) </span>
<span id="t24_3596" class="t sb_3596">Type </span><span id="t25_3596" class="t sb_3596">Bit No. </span><span id="t26_3596" class="t sb_3596">Bit Function </span><span id="t27_3596" class="t sb_3596">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
