***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2022.08.01.12:07:28 Info: Parallel IP Generation is enabled. 
2022.08.01.12:07:29 Info: Platform Designer will attempt to use 4 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2022.08.01.12:07:29 Info: 
2022.08.01.12:07:29 Info: Starting: Platform Designer system generation
2022.08.01.12:07:49 Info: 
2022.08.01.12:07:49 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2022.08.01.12:07:49 Info: Saving generation log to C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/qii/ip/ed_synth/ed_synth_ninit_done/ed_synth_ninit_done_generation.rpt
2022.08.01.12:07:49 Info: Generated by version: 22.2 build 94
2022.08.01.12:07:49 Info: Starting: Create HDL design files for synthesis
2022.08.01.12:07:49 Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_ninit_done.ip --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_ninit_done --family=Agilex --part=AGFB014R24B2E2V
2022.08.01.12:07:49 Info: ed_synth_ninit_done: "Transforming system: ed_synth_ninit_done"
2022.08.01.12:07:49 Info: ed_synth_ninit_done: "Naming system components in system: ed_synth_ninit_done"
2022.08.01.12:07:49 Info: ed_synth_ninit_done: "Processing generation queue"
2022.08.01.12:07:49 Info: ed_synth_ninit_done: "Generating: ed_synth_ninit_done"
2022.08.01.12:07:49 Info: ed_synth_ninit_done: "Generating: altera_s10_user_rst_clkgate"
2022.08.01.12:07:49 Info: ninit_done: generating top-level entity altera_s10_user_rst_clkgate
2022.08.01.12:07:49 Info: ed_synth_ninit_done: Done "ed_synth_ninit_done" with 2 modules, 2 files
2022.08.01.12:07:49 Info: qsys-generate succeeded.
2022.08.01.12:07:49 Info: Finished: Create HDL design files for synthesis
2022.08.01.12:07:52 Info: 
2022.08.01.12:07:52 Info: 
2022.08.01.12:07:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2022.08.01.12:07:52 Info: Saving generation log to C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/qii/ip/ed_synth/ed_synth_local_reset_combiner/ed_synth_local_reset_combiner_generation.rpt
2022.08.01.12:07:52 Info: Generated by version: 22.2 build 94
2022.08.01.12:07:52 Info: Starting: Create HDL design files for synthesis
2022.08.01.12:07:52 Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_local_reset_combiner.ip --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_local_reset_combiner --family=Agilex --part=AGFB014R24B2E2V
2022.08.01.12:07:52 Info: ed_synth_local_reset_combiner: "Transforming system: ed_synth_local_reset_combiner"
2022.08.01.12:07:52 Info: ed_synth_local_reset_combiner: "Naming system components in system: ed_synth_local_reset_combiner"
2022.08.01.12:07:52 Info: ed_synth_local_reset_combiner: "Processing generation queue"
2022.08.01.12:07:52 Info: ed_synth_local_reset_combiner: "Generating: ed_synth_local_reset_combiner"
2022.08.01.12:07:52 Info: ed_synth_local_reset_combiner: "Generating: altera_emif_local_reset_combiner"
2022.08.01.12:07:52 Info: ed_synth_local_reset_combiner: Done "ed_synth_local_reset_combiner" with 2 modules, 4 files
2022.08.01.12:07:52 Info: qsys-generate succeeded.
2022.08.01.12:07:52 Info: Finished: Create HDL design files for synthesis
2022.08.01.12:07:52 Info: 
2022.08.01.12:07:52 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2022.08.01.12:07:52 Info: Saving generation log to C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/qii/ip/ed_synth/ed_synth_emif_cal/ed_synth_emif_cal_generation.rpt
2022.08.01.12:07:52 Info: Generated by version: 22.2 build 94
2022.08.01.12:07:52 Info: Starting: Create HDL design files for synthesis
2022.08.01.12:07:52 Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_emif_cal.ip --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_emif_cal --family=Agilex --part=AGFB014R24B2E2V
2022.08.01.12:07:52 Info: ed_synth_emif_cal: "Transforming system: ed_synth_emif_cal"
2022.08.01.12:07:52 Info: ed_synth_emif_cal: "Naming system components in system: ed_synth_emif_cal"
2022.08.01.12:07:52 Info: ed_synth_emif_cal: "Processing generation queue"
2022.08.01.12:07:52 Info: ed_synth_emif_cal: "Generating: ed_synth_emif_cal"
2022.08.01.12:07:52 Info: ed_synth_emif_cal: "Generating: ed_synth_emif_cal_altera_emif_cal_261_smtnulq"
2022.08.01.12:07:52 Info: ed_synth_emif_cal: "Generating: ed_synth_emif_cal_altera_emif_cal_iossm_261_ql6pb3a"
2022.08.01.12:07:52 Info: ed_synth_emif_cal: Done "ed_synth_emif_cal" with 3 modules, 11 files
2022.08.01.12:07:52 Info: qsys-generate succeeded.
2022.08.01.12:07:52 Info: Finished: Create HDL design files for synthesis
2022.08.01.12:07:54 Info: 
2022.08.01.12:07:54 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2022.08.01.12:07:54 Info: Saving generation log to C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/qii/ip/ed_synth/ed_synth_tg/ed_synth_tg_generation.rpt
2022.08.01.12:07:54 Info: Generated by version: 22.2 build 94
2022.08.01.12:07:54 Info: Starting: Create HDL design files for synthesis
2022.08.01.12:07:54 Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_tg.ip --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_tg --family=Agilex --part=AGFB014R24B2E2V
2022.08.01.12:07:54 Info: ed_synth_tg: "Transforming system: ed_synth_tg"
2022.08.01.12:07:54 Info: ed_synth_tg: "Naming system components in system: ed_synth_tg"
2022.08.01.12:07:54 Info: ed_synth_tg: "Processing generation queue"
2022.08.01.12:07:54 Info: ed_synth_tg: "Generating: ed_synth_tg"
2022.08.01.12:07:54 Info: ed_synth_tg: "Generating: altera_emif_avl_tg_top"
2022.08.01.12:07:54 Info: ed_synth_tg: Done "ed_synth_tg" with 2 modules, 27 files
2022.08.01.12:07:54 Info: qsys-generate succeeded.
2022.08.01.12:07:54 Info: Finished: Create HDL design files for synthesis
2022.08.01.12:07:55 Info: 
2022.08.01.12:07:55 Info: 
2022.08.01.12:07:55 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2022.08.01.12:07:55 Info: ed_synth: All Generic Component instances match their respective ip files.
2022.08.01.12:07:55 Info: Saving generation log to C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/qii/ed_synth/ed_synth_generation.rpt
2022.08.01.12:07:55 Info: Generated by version: 22.2 build 94
2022.08.01.12:07:55 Info: Starting: Create HDL design files for synthesis
2022.08.01.12:07:55 Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ed_synth.qsys --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ed_synth --family=Agilex --part=AGFB014R24B2E2V
2022.08.01.12:07:55 Info: Loading qii/ed_synth.qsys
2022.08.01.12:07:55 Info: Reading input file
2022.08.01.12:07:55 Info: Parameterizing module emif_cal
2022.08.01.12:07:55 Info: Parameterizing module emif_fm_0
2022.08.01.12:07:55 Info: Parameterizing module local_reset_combiner
2022.08.01.12:07:55 Info: Parameterizing module ninit_done
2022.08.01.12:07:55 Info: Parameterizing module tg
2022.08.01.12:07:55 Info: Building connections
2022.08.01.12:07:55 Info: Parameterizing connections
2022.08.01.12:07:55 Info: Validating
2022.08.01.12:07:55 Info: Done reading input file
2022.08.01.12:07:55 Info: ed_synth: "Transforming system: ed_synth"
2022.08.01.12:07:55 Info: Interconnect is inserted between master tg.ctrl_amm_0 and slave emif_fm_0.ctrl_amm_0 because the master has address signal 34 bit wide, but the slave is 27 bit wide.
2022.08.01.12:07:55 Info: ed_synth: "Naming system components in system: ed_synth"
2022.08.01.12:07:55 Info: ed_synth: "Processing generation queue"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_emif_cal"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_emif_fm_0"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_local_reset_combiner"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_ninit_done"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_tg"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_altera_mm_interconnect_1920_2l4tnfq"
2022.08.01.12:07:55 Info: ed_synth: "Generating: altera_reset_controller"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_altera_merlin_master_translator_191_g7h47bq"
2022.08.01.12:07:55 Info: ed_synth: "Generating: ed_synth_altera_merlin_slave_translator_191_x56fcki"
2022.08.01.12:07:55 Info: ed_synth: Done "ed_synth" with 10 modules, 7 files
2022.08.01.12:07:55 Info: qsys-generate succeeded.
2022.08.01.12:07:55 Info: Finished: Create HDL design files for synthesis
2022.08.01.12:08:08 Info: 
2022.08.01.12:08:08 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2022.08.01.12:08:08 Info: Saving generation log to C:/Users/taylorj/AppData/Local/Temp/alt9205_5721319087393712767.dir/0001_emif_fm_0_gen/qii/ip/ed_synth/ed_synth_emif_fm_0/ed_synth_emif_fm_0_generation.rpt
2022.08.01.12:08:08 Info: Generated by version: 22.2 build 94
2022.08.01.12:08:08 Info: Starting: Create HDL design files for synthesis
2022.08.01.12:08:08 Info: qsys-generate C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_emif_fm_0.ip --synthesis=VERILOG --output-directory=C:\Users\taylorj\AppData\Local\Temp\alt9205_5721319087393712767.dir\0001_emif_fm_0_gen\qii\ip\ed_synth\ed_synth_emif_fm_0 --family=Agilex --part=AGFB014R24B2E2V
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0: SPD Bytes must be set for RDIMM/LRDIMM and are unique to each memory module. Please check with the SPD provider to ensure correct SPD data.
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0.arch: Agilex EMIF IP requires EMIF Calibration IP to source its calbus clock and calbus conduit.
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0.arch: Placement of address/command pins must follow "DDR4 Scheme 1A: Component and DIMM (with A17)".
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0.arch: Interface estimated to require 2 I/O Bank(s) and 4 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0.arch: Valid memory frequencies for the current PLL reference clock of 33.333 MHz and user clock rate, in MHz: 1599.98, 1466.65, 1333.32, 1199.99, 1066.66, 933.32, 799.99, 666.66
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0.emif_fm_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: "Transforming system: ed_synth_emif_fm_0"
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: "Naming system components in system: ed_synth_emif_fm_0"
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: "Processing generation queue"
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: "Generating: ed_synth_emif_fm_0"
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: "Generating: ed_synth_emif_fm_0_altera_emif_fm_261_5ltqcta"
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: "Generating: ed_synth_emif_fm_0_altera_emif_arch_fm_191_onjvouq"
2022.08.01.12:08:08 Info: ed_synth_emif_fm_0: Done "ed_synth_emif_fm_0" with 3 modules, 50 files
2022.08.01.12:08:08 Info: qsys-generate succeeded.
2022.08.01.12:08:08 Info: Finished: Create HDL design files for synthesis
2022.08.01.12:08:08 Info: Finished: Platform Designer system generation
