<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xgpio_l.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xgpio_l.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and driver functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation.<p>
The macros that are available in this file use a multiply to calculate the addresses of registers. The user can control whether that multiply is done at run time or at compile time. A constant passed as the channel parameter will cause the multiply to be done at compile time. A variable passed as the channel parameter will cause it to occur at run time.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a jhl  04/24/02 First release of low level driver
 2.00a jhl  11/26/03 Added support for dual channels and interrupts. This
                     change required the functions to be changed such that
                     the interface is not compatible with previous versions.
                     See the examples in the example directory for macros
                     to help compile an application that was designed for
                     previous versions of the driver. The interrupt registers
                     are accessible using the ReadReg and WriteReg macros and
                     a channel parameter was added to the other macros.
 2.11a mta  03/21/07 Updated to new coding style
 2.12a sv   11/21/07 Updated driver to support access through DCR bus.
 3.00a sv   11/21/09 Renamed the macros XGpio_mWriteReg to XGpio_WriteReg
		      XGpio_mReadReg to XGpio_ReadReg.
		      Removed the macros XGpio_mSetDataDirection,
		      XGpio_mGetDataReg and XGpio_mSetDataReg. Users
		      should use XGpio_WriteReg/XGpio_ReadReg to achieve the
		      same functionality.
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Registers</h2></td></tr>
<tr><td colspan="2">Register offsets for this device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#462918d909853e068fff2c5c6e1506cf">XGPIO_DATA_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#ff527e385ae017da534eafc0d5066e09">XGPIO_TRI_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#f21b317899da1e6f18f0e9e30c8ee4ef">XGPIO_DATA2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#cf9b710537501ffaad655ed89deca0f2">XGPIO_TRI2_OFFSET</a>&nbsp;&nbsp;&nbsp;0xC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#39027de69ee52e3c78633217ef2016a8">XGPIO_GIE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#a2c28a05d9d029461cc9a82d566fdedb">XGPIO_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#e921392c3ffb52e1885e3f7b78f115d8">XGPIO_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x128</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Status and Enable Register bitmaps and masks</h2></td></tr>
<tr><td colspan="2">Bit definitions for the interrupt status register and interrupt enable registers. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#2d10b4cc357a99f79cf953f813fa9140">XGPIO_IR_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#c83c8f9715bfa7de2c5ce7c210bc3998">XGPIO_IR_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#69a6d4842d74e8fd536f067e71eb4912">XGPIO_IR_CH2_MASK</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td colspan="2"><br><h2>Global Interrupt Enable Register bitmaps and masks</h2></td></tr>
<tr><td colspan="2">Bit definitions for the Global Interrupt Enable register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="aacc3f432421744757c66f163da47631"></a><!-- doxytag: member="xgpio_l.h::XGPIO_GIE_GINTR_ENABLE_MASK" ref="aacc3f432421744757c66f163da47631" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XGPIO_GIE_GINTR_ENABLE_MASK</b>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#7372d5ed62b24bf6c0acc5cb767a652f">XGpio_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XGpio_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xgpio__l_8h.html#0758b9e2721b5c6c72f5f3f2b32307d4">XGpio_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XGpio_In32((BaseAddress) + (RegOffset))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="f21b317899da1e6f18f0e9e30c8ee4ef"></a><!-- doxytag: member="xgpio_l.h::XGPIO_DATA2_OFFSET" ref="f21b317899da1e6f18f0e9e30c8ee4ef" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_DATA2_OFFSET&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data register for 2nd channel     </td>
  </tr>
</table>
<a class="anchor" name="462918d909853e068fff2c5c6e1506cf"></a><!-- doxytag: member="xgpio_l.h::XGPIO_DATA_OFFSET" ref="462918d909853e068fff2c5c6e1506cf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_DATA_OFFSET&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data register for 1st channel     </td>
  </tr>
</table>
<a class="anchor" name="39027de69ee52e3c78633217ef2016a8"></a><!-- doxytag: member="xgpio_l.h::XGPIO_GIE_OFFSET" ref="39027de69ee52e3c78633217ef2016a8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_GIE_OFFSET&nbsp;&nbsp;&nbsp;0x11C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Glogal interrupt enable register     </td>
  </tr>
</table>
<a class="anchor" name="e921392c3ffb52e1885e3f7b78f115d8"></a><!-- doxytag: member="xgpio_l.h::XGPIO_IER_OFFSET" ref="e921392c3ffb52e1885e3f7b78f115d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_IER_OFFSET&nbsp;&nbsp;&nbsp;0x128          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt enable register     </td>
  </tr>
</table>
<a class="anchor" name="c83c8f9715bfa7de2c5ce7c210bc3998"></a><!-- doxytag: member="xgpio_l.h::XGPIO_IR_CH1_MASK" ref="c83c8f9715bfa7de2c5ce7c210bc3998" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_IR_CH1_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for the 1st channel     </td>
  </tr>
</table>
<a class="anchor" name="69a6d4842d74e8fd536f067e71eb4912"></a><!-- doxytag: member="xgpio_l.h::XGPIO_IR_CH2_MASK" ref="69a6d4842d74e8fd536f067e71eb4912" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_IR_CH2_MASK&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for the 2nd channel     </td>
  </tr>
</table>
<a class="anchor" name="2d10b4cc357a99f79cf953f813fa9140"></a><!-- doxytag: member="xgpio_l.h::XGPIO_IR_MASK" ref="2d10b4cc357a99f79cf953f813fa9140" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_IR_MASK&nbsp;&nbsp;&nbsp;0x3          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask of all bits     </td>
  </tr>
</table>
<a class="anchor" name="a2c28a05d9d029461cc9a82d566fdedb"></a><!-- doxytag: member="xgpio_l.h::XGPIO_ISR_OFFSET" ref="a2c28a05d9d029461cc9a82d566fdedb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt status register     </td>
  </tr>
</table>
<a class="anchor" name="0758b9e2721b5c6c72f5f3f2b32307d4"></a><!-- doxytag: member="xgpio_l.h::XGpio_ReadReg" ref="0758b9e2721b5c6c72f5f3f2b32307d4" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGpio_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XGpio_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a value from a GPIO register. A 32 bit read is performed. If the GPIO core is implemented in a smaller width, only the least significant data is read from the register. The most significant data will be read as 0.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the GPIO device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Data read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xgpio__l_8h.html#0758b9e2721b5c6c72f5f3f2b32307d4">XGpio_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="cf9b710537501ffaad655ed89deca0f2"></a><!-- doxytag: member="xgpio_l.h::XGPIO_TRI2_OFFSET" ref="cf9b710537501ffaad655ed89deca0f2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_TRI2_OFFSET&nbsp;&nbsp;&nbsp;0xC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
I/O direction reg for 2nd channel     </td>
  </tr>
</table>
<a class="anchor" name="ff527e385ae017da534eafc0d5066e09"></a><!-- doxytag: member="xgpio_l.h::XGPIO_TRI_OFFSET" ref="ff527e385ae017da534eafc0d5066e09" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGPIO_TRI_OFFSET&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
I/O direction reg for 1st channel     </td>
  </tr>
</table>
<a class="anchor" name="7372d5ed62b24bf6c0acc5cb767a652f"></a><!-- doxytag: member="xgpio_l.h::XGpio_WriteReg" ref="7372d5ed62b24bf6c0acc5cb767a652f" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XGpio_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XGpio_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write a value to a GPIO register. A 32 bit write is performed. If the GPIO core is implemented in a smaller width, only the least significant data is written.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the GPIO device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xgpio__l_8h.html#7372d5ed62b24bf6c0acc5cb767a652f">XGpio_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
