mot
fault
sot
rmot
fs
bx
circuits
mbx
circuit
mx
coverage
symbolic
faulty
obdd
simulation
obdds
detectable
mb
valued
gate
mode
sfp
faults
modes
cct
simulator
hitec
atpg
po
sequential
hybrid
s953
logic
synchronous
s510
initialized
detectability
sim
stuck
combinational
patterns
evaluations
coverages
pis
500
logics
fsim
benchmark
event
mux
s38584
jzj
tautology
reset
synchronizing
s9234
mixed
scan
sequences
exactness
unknown
accuracy
switch
frame
initialize
detect
undetectable
detected
resetability
s1494
resimulation
1000
979
vectors
undetect
switching
outputs
free
boolean
fsm
injected
secondary
s400
undefined
traversal
sym
strategy
drechsler
s13207
marked
fault simulation
h fs
the fault
three valued
fault coverage
fault free
b fs
free circuit
hybrid fault
mode mb
test evaluation
sequential circuits
bx fs
memory elements
to sot
synchronous sequential
valued logic
in mode
test sequence
rmot and
observation time
x fs
the faulty
fault simulator
fault f
multiple observation
faulty circuit
simulation procedure
and mot
a fault
sequence z
exact fault
mode mx
the mot
value simulation
symbolic fault
time test
f z
the circuit
detect f
input sequence
state vectors
output sequence
circuit under
algorithm bx
gate evaluations
mx mbx
valued fault
initial state
faulty circuits
test sequences
unknown initial
mbx mb
mot strategy
space limit
fs the
bx sim
fs and
test strategy
fault is
for synchronous
test generation
true value
the symbolic
the obdd
under test
of sot
mixed logic
detectable by
a symbolic
symbolic methods
time frame
of fault
output sequences
large circuits
fs is
random patterns
benchmark circuits
explicit fault
simulation with
procedure bx
simulation steps
to rmot
simulation based
simulation for
to mode
space requirements
fs in
stuck at
sequential circuit
the fault free
fault free circuit
the three valued
three valued logic
of the fault
synchronous sequential circuits
rmot and mot
multiple observation time
observation time test
symbolic fault simulation
for synchronous sequential
true value simulation
exact fault coverage
hybrid fault simulator
hybrid fault simulation
fault simulation procedure
the exact fault
respect to sot
the fault coverage
of h fs
detect f z
in mode mb
circuit under test
the multiple observation
three valued fault
unknown initial state
the hybrid fault
the circuit under
fault simulation for
fault free and
of the faulty
simulation based on
input sequence z
time test strategy
the test sequence
mx mbx mb
fault f is
the fault is
the faulty circuit
of the circuit
fault simulation based
valued fault simulation
the mot strategy
of memory elements
of b fs
fault simulation with
a fault f
explicit fault simulation
output sequence of
a fault simulation
the faulty circuits
the output sequence
upon the three
fault simulator for
simulator for synchronous
free and faulty
algorithm bx sim
the space requirements
the fault simulation
fault simulation in
cpu time sec
of fault coverage
an input sequence
simulator h fs
mot f z
fault coverage determined
simulation for synchronous
f z p
limit s max
symbolic state vectors
space limit s
all memory elements
time sec cct
fault coverage with
fault simulator h
the test evaluation
of gate evaluations
three valued simulation
d mot f
in mode mx
memory elements of
three valued state
the unknown initial
space requirements of
a test sequence
the largest benchmark
simulation with respect
z p q
free circuit and
faulty circuits are
