// Seed: 2455932650
module module_0;
  wire id_1 = id_1;
  genvar id_2;
  assign id_2[1] = 1'h0;
  wire id_3;
  assign id_3 = 1;
  wire id_4;
  id_5 :
  assert property (@(posedge 1) 1)
  else $display((1));
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11
);
  wire id_13;
  module_0();
endmodule
