#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 10 17:25:19 2018
# Process ID: 16082
# Current directory: /home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.runs/synth_1
# Command line: vivado -log myReg_file_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source myReg_file_tb.tcl
# Log file: /home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.runs/synth_1/myReg_file_tb.vds
# Journal file: /home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source myReg_file_tb.tcl -notrace
Command: synth_design -top myReg_file_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16089 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1265.559 ; gain = 77.734 ; free physical = 26987 ; free virtual = 31236
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myReg_file_tb' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:8]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'myReg_file' declared at '/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:10' bound to instance 'uut' of component 'myReg_file' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'myReg_file' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:32]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myReg_file' (1#1) [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:32]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:59]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:69]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:79]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:86]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:93]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'myReg_file_tb' (2#1) [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file_tb.vhd:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.168 ; gain = 122.344 ; free physical = 27005 ; free virtual = 31248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.168 ; gain = 122.344 ; free physical = 27005 ; free virtual = 31248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1318.172 ; gain = 130.348 ; free physical = 27004 ; free virtual = 31247
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "array_reg_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_reg_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.180 ; gain = 138.355 ; free physical = 26995 ; free virtual = 31238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myReg_file 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element uut/array_reg_reg[0] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element uut/array_reg_reg[1] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element uut/array_reg_reg[2] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element uut/array_reg_reg[3] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.srcs/sources_1/new/myReg_file.vhd:39]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26861 ; free virtual = 31102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.109 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.117 ; gain = 228.285 ; free physical = 26858 ; free virtual = 31101
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1509.180 ; gain = 321.621 ; free physical = 26814 ; free virtual = 31069
INFO: [Common 17-1381] The checkpoint '/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_3/Example_Project_3.runs/synth_1/myReg_file_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myReg_file_tb_utilization_synth.rpt -pb myReg_file_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1533.191 ; gain = 0.000 ; free physical = 26813 ; free virtual = 31068
INFO: [Common 17-206] Exiting Vivado at Sun Jun 10 17:25:48 2018...
