Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado_it_works/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot simulate_mips_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_mips_time_impl.sdf", for root module "simulate_mips/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_mips_time_impl.sdf", for root module "simulate_mips/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ExecutionElem
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module xil_defaultlib.RAM32M_HD4
Compiling module xil_defaultlib.RAM32M_HD5
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32M_HD9
Compiling module xil_defaultlib.RAM32M_HD10
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.instructionDecodifier
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD11
Compiling module xil_defaultlib.RAM64X1S_HD12
Compiling module xil_defaultlib.RAM64X1S_HD13
Compiling module xil_defaultlib.RAM64X1S_HD14
Compiling module xil_defaultlib.RAM64X1S_HD15
Compiling module xil_defaultlib.RAM64X1S_HD16
Compiling module xil_defaultlib.RAM64X1S_HD17
Compiling module xil_defaultlib.RAM64X1S_HD18
Compiling module xil_defaultlib.RAM64X1S_HD19
Compiling module xil_defaultlib.RAM64X1S_HD20
Compiling module xil_defaultlib.RAM64X1S_HD21
Compiling module xil_defaultlib.RAM64X1S_HD22
Compiling module xil_defaultlib.RAM64X1S_HD23
Compiling module xil_defaultlib.RAM64X1S_HD24
Compiling module xil_defaultlib.RAM64X1S_HD25
Compiling module xil_defaultlib.RAM64X1S_HD26
Compiling module xil_defaultlib.RAM64X1S_HD27
Compiling module xil_defaultlib.RAM64X1S_HD28
Compiling module xil_defaultlib.RAM64X1S_HD29
Compiling module xil_defaultlib.RAM64X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.MEM
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.IFetch
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.MPG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.SSD
Compiling module xil_defaultlib.tested_mips
Compiling architecture behavioral of entity xil_defaultlib.simulate_mips
Built simulation snapshot simulate_mips_time_impl
