Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 26 11:22:27 2018
| Host         : YxGuo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_2_1_control_sets_placed.rpt
| Design       : lab3_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+------------------+------------------+----------------+
|    Clock Signal   | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------+------------------+------------------+----------------+
|                   |               | en_in_n_IBUF     |                1 |              2 |
|  gs_reg/G0        |               |                  |                1 |              2 |
|  y_reg[2]_i_2_n_0 |               | y_reg[2]_i_3_n_0 |                1 |              6 |
+-------------------+---------------+------------------+------------------+----------------+


