
---------- Begin Simulation Statistics ----------
simSeconds                                   0.086437                       # Number of seconds simulated (Second)
simTicks                                  86437339464                       # Number of ticks simulated (Tick)
finalTick                                 86437339464                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  48733.99                       # Real time elapsed on the host (Second)
hostTickRate                                  1773656                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1346784                       # Number of bytes of host memory used (Byte)
simInsts                                   1362422342                       # Number of instructions simulated (Count)
simOps                                     2395711460                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    27956                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      49159                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          316278                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.413452                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.414344                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         384918                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1091                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        553494                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  4277                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              142239                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           224686                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                494                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             222725                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.485100                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.800035                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   101800     45.71%     45.71% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    14193      6.37%     52.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    11105      4.99%     57.06% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    12309      5.53%     62.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                    23522     10.56%     73.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                    17478      7.85%     81.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                    14255      6.40%     87.40% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    11348      5.10%     92.50% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    16715      7.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               222725                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   1276      1.96%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    18      0.03%      1.99% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                    26      0.04%      2.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    53      0.08%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 32915     50.61%     52.72% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                24320     37.40%     90.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             4498      6.92%     97.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            1929      2.97%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         3969      0.72%      0.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       269967     48.78%     49.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          712      0.13%     49.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          677      0.12%     49.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         1261      0.23%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            8      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu          763      0.14%     50.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp          104      0.02%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          528      0.10%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1505      0.27%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     50.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd          355      0.06%     50.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt          228      0.04%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           98      0.02%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     50.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       186494     33.69%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        61756     11.16%     95.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        14239      2.57%     98.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        10830      1.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        553494                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.750024                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              65035                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.117499                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                 1330648                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 505253                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         324488                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    68377                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   23147                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           11059                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     577404                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       37156                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     5765                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.TotalUntaints                       17281                       # Total number of times a register went from tainted to untainted (Count)
system.cpu0.VPUntaints                           9617                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu0.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu0.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu0.SL1Untaints                          5864                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu0.DelayedSL1Untaints                      9                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu0.STLFwdUntaints                       1761                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu0.STLBwdUntaints                          7                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu0.DelayedSTLFwdUntaints                  23                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.SL1UntaintedHit                      5924                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu0.SL1TaintedHit                        9691                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu0.DelayedSL1UntaintedHit                  9                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSL1TaintedHit                  269                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu0.SL1Miss                              1317                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu0.DelayedSL1Miss                          9                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu0.timesIdled                            561                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          93553                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   293688279                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         44436                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        32011                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         6207                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores         5682                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            9      0.02%      0.02% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         3393      7.28%      7.30% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         3376      7.24%     14.54% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          381      0.82%     15.36% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        35018     75.13%     90.49% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         3917      8.40%     98.90% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.90% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          514      1.10%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         46608                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            9      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return         1230      6.20%      6.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect         1372      6.91%     13.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          217      1.09%     14.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        15137     76.29%     90.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond         1670      8.42%     98.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          207      1.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        19842                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            1      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          306     13.37%     13.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           44      1.92%     15.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1604     70.07%     85.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          264     11.53%     96.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     96.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond           70      3.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         2289                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return         2163      8.08%      8.08% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect         2004      7.49%     15.57% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          164      0.61%     16.18% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        19880     74.28%     90.46% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond         2247      8.40%     98.85% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.85% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          307      1.15%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        26765                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          148      7.88%      7.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           44      2.34%     10.22% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1489     79.24%     89.46% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          132      7.03%     96.49% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.49% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond           66      3.51%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         1879                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        22822     48.97%     48.97% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        19922     42.74%     91.71% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         3393      7.28%     98.99% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          471      1.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        46608                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         1811     79.40%     79.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          463     20.30%     99.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            1      0.04%     99.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            6      0.26%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         2281                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            35027                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken        13967                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             2289                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           707                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         1826                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          463                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               46608                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                1711                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  25832                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.554240                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1201                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups            895                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               471                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             424                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            9      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         3393      7.28%      7.30% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         3376      7.24%     14.54% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          381      0.82%     15.36% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        35018     75.13%     90.49% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         3917      8.40%     98.90% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.90% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          514      1.10%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        46608                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            9      0.04%      0.04% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         3323     15.99%     16.04% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          391      1.88%     17.92% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          381      1.83%     19.75% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        15815     76.12%     95.88% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          343      1.65%     97.53% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.53% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          514      2.47%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        20776                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          306     17.88%     17.88% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     17.88% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1141     66.69%     84.57% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          264     15.43%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         1711                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          306     17.88%     17.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     17.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1141     66.69%     84.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          264     15.43%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         1711                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups          895                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          471                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          424                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          114                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1009                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes                4987                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  4982                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              2819                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                  2163                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct               2163                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct        11635                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong         8245                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect         1884                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect          463                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          121                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect        15967                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong          137                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong          258                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           20                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong          954                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit           22                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit           72                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2          245                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6         1000                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9          293                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10          264                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11          104                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12           67                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13          113                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14          127                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15           52                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16           76                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17           22                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18           49                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19           56                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20           28                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21           29                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22           31                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24           23                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26           19                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28           21                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32           51                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36           72                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0          418                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2          957                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6          486                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9          128                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10          144                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11           74                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12          104                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13           27                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14           62                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15           49                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16           24                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17           26                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18           52                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19            9                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20            6                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21           12                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22           21                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24           17                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26           12                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28           43                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32           71                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts         140078                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            597                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.numCommittedDist::samples       203581                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.197381                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.392650                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         143697     70.58%     70.58% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          14583      7.16%     77.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           8832      4.34%     82.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3          11029      5.42%     87.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           3230      1.59%     89.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           2345      1.15%     90.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           1758      0.86%     91.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           1619      0.80%     91.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          16488      8.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       203581                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        398                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                 2168                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2219      0.91%      0.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       188965     77.52%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          662      0.27%     78.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv          595      0.24%     78.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          707      0.29%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            8      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          496      0.20%     79.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     79.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          502      0.21%     79.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         1279      0.52%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd          192      0.08%     80.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt          226      0.09%     80.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           98      0.04%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        25908     10.63%     91.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        17753      7.28%     98.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1607      0.66%     98.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         2547      1.04%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       243764                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        16488                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu0.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu0.commitStats0.numInsts              131048                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                243764                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP        131048                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          243764                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.413452                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.414344                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             47815                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              8301                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           237489                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           27515                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          20300                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         2219      0.91%      0.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       188965     77.52%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          662      0.27%     78.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv          595      0.24%     78.95% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          707      0.29%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            8      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          496      0.20%     79.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     79.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          502      0.21%     79.65% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1279      0.52%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd          192      0.08%     80.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.25% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt          226      0.09%     80.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           98      0.04%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     80.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        25908     10.63%     91.01% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        17753      7.28%     98.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1607      0.66%     98.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         2547      1.04%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       243764                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        26765                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        24131                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         2634                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        19880                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         6885                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         2168                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         2163                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   76358                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles                64642                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    76222                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 3196                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  2307                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               19949                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  579                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                403494                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2388                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             337915                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           35206                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts          35681                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         24587                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.068411                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        150593                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites       167397                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         12259                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         7513                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       345481                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       243334                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            60268                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       138458                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             23786                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       137427                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   5754                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 581                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         2532                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    31636                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  887                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            222725                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.878249                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.607153                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  138003     61.96%     61.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    6442      2.89%     64.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    5053      2.27%     67.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    6271      2.82%     69.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    6269      2.81%     72.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    6226      2.80%     75.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   54461     24.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              222725                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               223794                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.707586                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             46608                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.147364                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles        78953                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     2307                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     25711                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                     447                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                386009                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 188                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   44436                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  32011                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  366                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                       44                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                     371                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           155                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           722                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         2424                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                3146                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  336706                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 335547                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   237962                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   411327                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.060924                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.578523                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       5743                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                2507                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  16921                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                155                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 11711                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  10                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    66                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             27515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            10.623623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           29.741142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 21653     78.70%     78.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                2896     10.53%     89.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                1021      3.71%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 812      2.95%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 514      1.87%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  73      0.27%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  82      0.30%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  38      0.14%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  36      0.13%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   9      0.03%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 6      0.02%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 8      0.03%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                13      0.05%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 6      0.02%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                 7      0.03%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                 4      0.01%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                 3      0.01%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                11      0.04%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 8      0.03%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                38      0.14%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                17      0.06%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                58      0.21%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                18      0.07%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 5      0.02%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                33      0.12%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 9      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                21      0.08%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                19      0.07%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                35      0.13%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                35      0.13%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              27      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             999                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               27515                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  35344                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  24589                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      137                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      131                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  32077                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      663                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean  43172177307                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 60917351920.623169                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::5e+10-1e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value     97104672                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value  86247249942                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON     92984850                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED  86344354614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  2307                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   78650                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                  27126                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2577                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    76931                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                35134                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                397319                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                  1106                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                 10304                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents          23511                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands             651368                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    1282298                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  436451                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    17211                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               400224                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  251135                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     48                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 49                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                     9063                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          569791                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         786845                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  131048                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    243764                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   76                       # Number of system calls (Count)
system.cpu1.numCycles                       293398131                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              1.145902                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.872675                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      793611560                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  130227                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                    1218202506                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued              25986730                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined           343479212                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined        615303695                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              39963                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          293386159                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              4.152215                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.546582                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 54608177     18.61%     18.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  6643757      2.26%     20.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 10135684      3.45%     24.33% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 18873623      6.43%     30.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 57179761     19.49%     50.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 57480723     19.59%     69.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                 33889822     11.55%     81.40% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                 21391975      7.29%     88.69% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                 33182637     11.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            293386159                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  88161      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                    12      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                 17865      0.01%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                 3342      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd               40      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt              446      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult             220      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead             117296779     49.42%     49.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              9482577      3.99%     53.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead        110259220     46.45%     99.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          221705      0.09%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      7715479      0.63%      0.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    402063843     33.00%     33.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult     11595441      0.95%     34.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            7      0.00%     34.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     27802613      2.28%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          113      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     13246962      1.09%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            8      0.00%     37.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc      4385366      0.36%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     38.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     25887288      2.13%     40.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     40.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp        30132      0.00%     40.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      3849133      0.32%     40.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       761760      0.06%     40.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     30302923      2.49%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt         1985      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead    162105238     13.31%     56.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     44053913      3.62%     60.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead    464496775     38.13%     98.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     19903527      1.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total    1218202506                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        4.152046                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                          237370367                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.194853                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              1678475107                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              819342139                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      463150487                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads               1314673161                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               317898496                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       173073480                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  739042785                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   708814609                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                  8793722                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.TotalUntaints                    37963149                       # Total number of times a register went from tainted to untainted (Count)
system.cpu1.VPUntaints                       34158259                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu1.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu1.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu1.SL1Untaints                       1874902                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu1.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu1.STLFwdUntaints                    1929358                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu1.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu1.DelayedSTLFwdUntaints                 630                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.SL1UntaintedHit                   1874906                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu1.SL1TaintedHit                    37541044                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu1.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSL1TaintedHit               734624                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu1.SL1Miss                             49827                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu1.DelayedSL1Miss                          1                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu1.timesIdled                            148                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          11972                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      150880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads     135673090                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     42962593                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      5285922                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      2643594                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return      4955821      7.96%      7.96% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect      5258943      8.45%     16.40% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            5      0.00%     16.40% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     45224777     72.62%     89.03% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      5918803      9.50%     98.53% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond       914408      1.47%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      62272761                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return      1630177      5.47%      5.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect      1933300      6.49%     11.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            3      0.00%     11.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond     23501182     78.90%     90.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond      2663636      8.94%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        56409      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total     29784711                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect         1960      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond      1895960     98.25%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond        31689      1.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond           23      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total      1929634                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return      3325644     10.24%     10.24% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect      3325643     10.24%     20.47% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%     20.47% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond     21723595     66.87%     87.34% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond      3255167     10.02%     97.36% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     97.36% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond       857999      2.64%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     32488050                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect         1548      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond      1860971     99.78%     99.86% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond         2552      0.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond           23      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total      1865096                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget     27066588     43.46%     43.46% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     29335993     47.11%     90.57% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS      4955818      7.96%     98.53% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect       914362      1.47%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     62272761                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       574911     29.79%     29.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return      1354712     70.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total      1929623                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         45224781                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken     18170016                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect          1929634                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss          3917                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted       638020                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted      1291614                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups            62272761                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              637995                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               40824476                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.655575                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           4085                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups         914413                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            914362                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              51                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return      4955821      7.96%      7.96% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect      5258943      8.45%     16.40% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            5      0.00%     16.40% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     45224777     72.62%     89.03% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      5918803      9.50%     98.53% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond       914408      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     62272761                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return      4955821     23.11%     23.11% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect         2233      0.01%     23.12% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            5      0.00%     23.12% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond     15575705     72.62%     95.74% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          109      0.00%     95.74% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     95.74% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond       914408      4.26%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total     21448285                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect         1960      0.31%      0.31% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.31% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       604346     94.73%     95.03% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond        31689      4.97%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       637995                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect         1960      0.31%      0.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       604346     94.73%     95.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond        31689      4.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       637995                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups       914413                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits       914362                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           51                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           25                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords       914438                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used      1150782                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct      1120043                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong        30739                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes             6889125                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops               6889124                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes           3563480                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used               3325644                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct            3325644                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct     15756185                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong      5967410                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect      6727452                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect       856721                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect         1069                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect     11087066                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong       241774                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong       794173                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong          221                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong          658                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit        13425                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit       764993                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2       903670                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6       947796                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9       300150                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10       420891                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11        99554                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12       237732                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13       500591                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14       487554                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15       205278                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16       521232                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17       217552                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18       436846                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19       325928                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20       331186                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21       270362                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22       310185                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24       171130                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26       289187                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28       212860                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32       468287                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36       962149                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0      1569842                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2       609149                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6       417073                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9       798860                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10       312695                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11       191171                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12       898753                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13       257222                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14       313575                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15       325145                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16       305405                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17       290490                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18       361433                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19       145619                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20       198211                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21        44667                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22       109393                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24       183521                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26       223265                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28       399408                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32       665223                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts      343478402                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          90264                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.numCommittedDist::samples    249562085                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.804211                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.610947                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      122768218     49.19%     49.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       42663887     17.10%     66.29% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       19740978      7.91%     74.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       17848908      7.15%     81.35% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        5575711      2.23%     83.59% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        7719625      3.09%     86.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        2922294      1.17%     87.85% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        6444437      2.58%     90.43% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       23878027      9.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    249562085                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      60176                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls              3325645                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      4986918      1.11%      1.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    245635595     54.55%     55.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult      8229393      1.83%     57.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            7      0.00%     57.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     19234186      4.27%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           90      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     10699382      2.38%     64.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     64.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            6      0.00%     64.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc      4378539      0.97%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     25573084      5.68%     70.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp        30000      0.01%     70.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      3811594      0.85%     71.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       761655      0.17%     71.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     29616245      6.58%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt         1881      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     32948251      7.32%     85.71% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      9268615      2.06%     87.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     44901807      9.97%     97.74% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     10185327      2.26%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    450262575                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     23878027                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu1.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu1.commitStats0.numInsts           256041279                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             450262575                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     256041279                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       450262575                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 1.145902                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.872675                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs          97304000                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts         155929460                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        348659625                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        77850058                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts       19453942                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass      4986918      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    245635595     54.55%     55.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult      8229393      1.83%     57.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            7      0.00%     57.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd     19234186      4.27%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd           90      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu     10699382      2.38%     64.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     64.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            6      0.00%     64.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc      4378539      0.97%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd     25573084      5.68%     70.79% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp        30000      0.01%     70.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      3811594      0.85%     71.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       761655      0.17%     71.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult     29616245      6.58%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt         1881      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     32948251      7.32%     85.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      9268615      2.06%     87.77% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead     44901807      9.97%     97.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite     10185327      2.26%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    450262575                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     32488050                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     28304405                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      4183645                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl     21723595                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl     10764455                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall      3325645                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn      3325644                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                49546998                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             87305019                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                141922779                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             12730200                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               1881163                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            28748304                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                65374                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             813671682                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts               185965                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts          636666871                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        50368850                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts       89869149                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      21425028                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.169976                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads     201214229                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites    269692767                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads     235404309                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites    158296516                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    570444158                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    366498134                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs        111294177                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads    242767560                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches          35206173                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    238551994                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                3892604                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.tlbCycles                        23                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu1.fetch.miscStallCycles                 318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         2142                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 51725515                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes               463097                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         293386159                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.825372                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.751977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               126435325     43.10%     43.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 8627069      2.94%     46.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                16528048      5.63%     51.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 9574822      3.26%     54.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                12984462      4.43%     59.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 8839171      3.01%     62.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6               110397262     37.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           293386159                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            479719444                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.635046                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          62272761                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.212247                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     52885355                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  1881163                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  46198577                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                   63248                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             793741787                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 134                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts               135673090                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               42962593                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                43423                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       20                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   61220                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         19638                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect       1473514                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect      1431129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts             2904643                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               636389279                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              636223967                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                464512190                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                773015340                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.168466                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.600909                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                    4639498                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads             2289949                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               57823032                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                1840                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              19638                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              23508651                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          77850058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             9.273405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           10.960435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              56814770     72.98%     72.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             5881610      7.56%     80.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             8198971     10.53%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39             6099839      7.84%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              729100      0.94%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              110715      0.14%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               10060      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                2214      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                2641      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             961                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            77850058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               89869144                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               21425028                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       61                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       69                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               51725872                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      435                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               1881163                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                54369209                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               60685372                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                149109286                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             27341129                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             806249513                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   39                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              24207750                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                 98667                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents        1513987                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands         1309428945                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 2474072556                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               826385603                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                340049841                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            695803285                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               613625660                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 47412707                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                      1019424645                       # The number of ROB reads (Count)
system.cpu1.rob.writes                     1631306374                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               256041279                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 450262575                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu10.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu10.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu10.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu10.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu10.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu10.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu10.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu10.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu10.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu10.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu10.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu10.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu10.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu10.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu10.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu11.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu11.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu11.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu11.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu11.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu11.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu11.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu11.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu11.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu11.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu11.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu11.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu11.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu11.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu11.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu12.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu12.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu12.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu12.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu12.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu12.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu12.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu12.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu12.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu12.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu12.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu12.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu12.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu12.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu12.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu13.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu13.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu13.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu13.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu13.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu13.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu13.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu13.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu13.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu13.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu13.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu13.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu13.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu13.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu13.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu14.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu14.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu14.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu14.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu14.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu14.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu14.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu14.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu14.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu14.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu14.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu14.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu14.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu14.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu14.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu15.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu15.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu15.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu15.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu15.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu15.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu15.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu15.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu15.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu15.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu15.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu15.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu15.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu15.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu15.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       293723540                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              1.146744                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.872034                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      792069910                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                  121666                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                    1217208418                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued              25803659                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined           341763694                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined        619672086                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved              31402                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          293716198                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              4.144165                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.540126                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 54543022     18.57%     18.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  6648292      2.26%     20.83% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 10139878      3.45%     24.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 18747657      6.38%     30.67% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 59052016     20.11%     50.77% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                 57072731     19.43%     70.21% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                 32786715     11.16%     81.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                 22061706      7.51%     88.88% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                 32664181     11.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            293716198                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  85161      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     4      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                 12403      0.01%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                 2288      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt              306      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult             133      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead             117089833     49.44%     49.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              8924441      3.77%     53.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead        110474815     46.65%     99.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          219791      0.09%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      7767163      0.64%      0.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    399870147     32.85%     33.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult     11263680      0.93%     34.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            7      0.00%     34.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd     27778270      2.28%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          170      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu     13162090      1.08%     37.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     37.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           14      0.00%     37.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc      4390439      0.36%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     38.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd     25904472      2.13%     40.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     40.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp        30062      0.00%     40.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      3851209      0.32%     40.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       761056      0.06%     40.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult     30318265      2.49%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt         1902      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     43.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead    161798401     13.29%     56.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite     45508296      3.74%     60.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead    464891085     38.19%     98.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     19911690      1.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total    1217208418                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        4.144062                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                          236809175                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.194551                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              1675417893                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              819372287                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      460649962                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads               1315327975                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites               314602164                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses       173054187                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  736814918                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                   709435512                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                  9171932                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.TotalUntaints                    37945028                       # Total number of times a register went from tainted to untainted (Count)
system.cpu2.VPUntaints                       34135993                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu2.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu2.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu2.SL1Untaints                       1901921                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu2.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu2.STLFwdUntaints                    1906461                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu2.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu2.DelayedSTLFwdUntaints                 653                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.SL1UntaintedHit                   1901927                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu2.SL1TaintedHit                    37399215                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu2.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSL1TaintedHit               725298                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu2.SL1Miss                             38203                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu2.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu2.timesIdled                            101                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           7342                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                      156877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads     135588245                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     43180545                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads      5390321                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores      2571743                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return      4948256      7.97%      7.97% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect      5205788      8.38%     16.35% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            5      0.00%     16.35% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     45068439     72.57%     88.93% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond      5963068      9.60%     98.53% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       914084      1.47%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      62099645                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return      1621370      5.48%      5.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect      1878903      6.35%     11.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            3      0.00%     11.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond     23341119     78.85%     90.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond      2706658      9.14%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        54842      0.19%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     29602900                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect         1959      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      0.00%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      1924559     98.45%     98.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond        28377      1.45%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond           22      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      1954919                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return      3326886     10.24%     10.24% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect      3326885     10.24%     20.48% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%     20.48% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     21727320     66.86%     87.34% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond      3256410     10.02%     97.36% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     97.36% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond       859242      2.64%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     32496745                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect         1912      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      1896158     99.60%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond         5736      0.30%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond           22      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      1903830                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget     27125641     43.68%     43.68% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     29111711     46.88%     90.56% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS      4948253      7.97%     98.53% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       914040      1.47%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     62099645                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       560379     28.67%     28.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return      1394523     71.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      1954902                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         45068444                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken     17959208                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          1954919                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss          3913                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted       616477                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted      1338442                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups            62099645                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              616453                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               40757184                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.656319                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           4085                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups         914089                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            914040                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              49                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return      4948256      7.97%      7.97% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect      5205788      8.38%     16.35% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            5      0.00%     16.35% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     45068439     72.57%     88.93% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond      5963068      9.60%     98.53% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       914084      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     62099645                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return      4948256     23.19%     23.19% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect         2224      0.01%     23.20% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            5      0.00%     23.20% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond     15475303     72.51%     95.70% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond         2584      0.01%     95.72% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     95.72% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       914084      4.28%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total     21342461                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect         1959      0.32%      0.32% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.32% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       586117     95.08%     95.40% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond        28377      4.60%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       616453                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect         1959      0.32%      0.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       586117     95.08%     95.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond        28377      4.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       616453                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups       914089                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       914040                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           49                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords       914113                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used       797718                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct       777266                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong        20452                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes             6827163                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops               6827162                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes           3500276                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used               3326886                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct            3326886                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct     15712083                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong      6015237                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect      6707448                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect       865293                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect         2533                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect     11403824                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong       240456                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong       799364                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong         1654                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong          668                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit        18994                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit       780780                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2       616240                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6       978258                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9       257566                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10       438423                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11       159725                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12       213704                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13       442858                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14       391273                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15       562611                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16       295988                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17       336129                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18       301697                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19       313461                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20       429515                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21       270021                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22       224402                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24       357748                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26       266115                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28       282433                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32       497507                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36       976887                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0      1391221                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2       478335                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6       423460                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9       750196                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10       491903                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11       304991                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12       436757                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13       475413                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14       301058                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15       308564                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16       371678                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17       392061                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18       308298                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19       175222                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20       199163                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21        70712                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22       241553                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24       237572                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26       168715                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28       450709                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32       634980                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts      341762861                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls          90264                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.numCommittedDist::samples    250052912                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.801330                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.607020                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      122982831     49.18%     49.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       42832447     17.13%     66.31% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       19777654      7.91%     74.22% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3       17909073      7.16%     81.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        5628353      2.25%     83.63% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        7742430      3.10%     86.73% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        2952399      1.18%     87.91% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        6448848      2.58%     90.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       23778877      9.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    250052912                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                      60176                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls              3326887                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass      4989404      1.11%      1.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    245716374     54.55%     55.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult      8229393      1.83%     57.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            7      0.00%     57.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd     19239152      4.27%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           90      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu     10715552      2.38%     64.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     64.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            6      0.00%     64.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc      4383511      0.97%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd     25590489      5.68%     70.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp        30000      0.01%     70.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      3815324      0.85%     71.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       761033      0.17%     71.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult     29628053      6.58%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt         1881      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead     32950735      7.32%     85.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite      9269857      2.06%     87.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     44920452      9.97%     97.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite     10186569      2.26%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    450427882                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     23778877                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu2.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu2.commitStats0.numInsts           256136992                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             450427882                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     256136992                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       450427882                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 1.146744                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.872034                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs          97327613                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts         156017720                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        348759045                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        77871187                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts       19456426                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass      4989404      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    245716374     54.55%     55.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult      8229393      1.83%     57.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            7      0.00%     57.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd     19239152      4.27%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd           90      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu     10715552      2.38%     64.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     64.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            6      0.00%     64.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc      4383511      0.97%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd     25590489      5.68%     70.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp        30000      0.01%     70.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      3815324      0.85%     71.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       761033      0.17%     71.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult     29628053      6.58%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt         1881      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead     32950735      7.32%     85.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      9269857      2.06%     87.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead     44920452      9.97%     97.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite     10186569      2.26%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    450427882                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     32496745                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     28310615                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl      4186130                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     21727320                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl     10769425                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall      3326887                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn      3326886                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                50018069                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             87622192                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                141693633                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             12469356                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               1912948                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            28530793                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                58217                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             813225774                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts               163762                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts          634121149                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        50165659                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts       90010194                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts      21466295                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.158905                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads     199478969                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites    266631102                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads     235441724                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites    158249475                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads    566567317                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    364467267                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs        111476489                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    242500379                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          34974004                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    238367611                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                3942140                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.tlbCycles                        18                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu2.fetch.miscStallCycles                 193                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1352                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                 52304315                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes               509051                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         293716198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.819972                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.753411                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               127015895     43.24%     43.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 8906685      3.03%     46.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                15930967      5.42%     51.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 9608837      3.27%     54.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                12754655      4.34%     59.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 9337231      3.18%     62.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6               110161928     37.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           293716198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            479353375                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.631988                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          62099645                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.211422                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles     53375954                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  1912948                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  46910195                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                   62065                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             792191576                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 129                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts               135588245                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               43180545                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                40554                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                       96                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   60053                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents         19185                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect       1565130                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect      1478541                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts             3043671                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               633849228                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              633704149                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                463622696                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                769489355                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.157485                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.602507                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                    4600119                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads             2298391                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               57717058                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                1560                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation              19185                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              23724119                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          77871187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             9.272354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           10.996513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              56877599     73.04%     73.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             5896989      7.57%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29             8127453     10.44%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39             6084044      7.81%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              740091      0.95%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              113817      0.15%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               16531      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                9792      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                4707      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             918                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            77871187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               90010194                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               21466295                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       60                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       75                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               52304545                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      311                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               1912948                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                54856523                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               61918220                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                148575289                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             26453218                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             804995041                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                  244                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents              23673663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents                102762                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents        1196359                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands         1306089630                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 2467539468                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               825300762                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                337634999                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            696049404                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps               610040226                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 46562909                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                      1018464388                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     1628045021                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               256136992                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 450427882                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       192567332                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              1.128850                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.885857                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      509624369                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                   84152                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     800801108                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued              14514219                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined           209728359                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined        384232465                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved              23954                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          192562458                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              4.158656                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.486952                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 33737302     17.52%     17.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  4440266      2.31%     19.83% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  6649356      3.45%     23.28% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 12570270      6.53%     29.81% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 40963739     21.27%     51.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                 38461442     19.97%     71.05% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                 21861865     11.35%     82.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                 13007780      6.76%     89.16% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                 20870438     10.84%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            192562458                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  53432      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                  4780      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                  658      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt              149      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult              54      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead              78141736     49.66%     49.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              6351779      4.04%     53.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead         72692602     46.20%     99.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           98173      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      4789490      0.60%      0.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    259497513     32.40%     33.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult      7107492      0.89%     33.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            7      0.00%     33.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd     17345429      2.17%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           86      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      8389439      1.05%     37.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     37.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            8      0.00%     37.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc      2915460      0.36%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     37.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd     17244970      2.15%     39.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     39.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp        20026      0.00%     39.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      2558930      0.32%     39.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       508171      0.06%     40.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult     20198997      2.52%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt         1348      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead    109005811     13.61%     56.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     29469828      3.68%     59.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead    308526370     38.53%     98.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     13221733      1.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     800801108                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        4.158551                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                          157343363                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.196482                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads              1096879949                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              522983030                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      299130517                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                869142307                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites               196468895                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses       113607493                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  484598574                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                   468756407                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                  5717700                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.TotalUntaints                    25292855                       # Total number of times a register went from tainted to untainted (Count)
system.cpu3.VPUntaints                       22810695                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu3.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu3.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu3.SL1Untaints                       1220720                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu3.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu3.STLFwdUntaints                    1260817                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu3.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu3.DelayedSTLFwdUntaints                 623                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.SL1UntaintedHit                   1220731                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu3.SL1TaintedHit                    24678564                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu3.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSL1TaintedHit               481783                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu3.SL1Miss                             15010                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu3.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu3.timesIdled                             77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           4874                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                      163163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads      85768575                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     28406591                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      3496908                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      1766374                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return      3304177      8.19%      8.19% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect      3516077      8.71%     16.90% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            6      0.00%     16.90% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond     29301965     72.62%     89.53% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond      3625513      8.99%     98.51% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     98.51% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       600979      1.49%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      40348721                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return      1088307      5.82%      5.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect      1300208      6.95%     12.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            4      0.00%     12.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond     14834101     79.29%     92.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond      1455800      7.78%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        29591      0.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total     18708015                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect         1331      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond      1216233     98.17%     98.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond        21321      1.72%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond           22      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total      1238909                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return      2215870     10.24%     10.24% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect      2215869     10.24%     20.48% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%     20.48% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond     14467864     66.85%     87.33% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond      2169713     10.03%     97.36% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     97.36% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond       571388      2.64%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total     21640706                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect         1268      0.11%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond      1193714     99.78%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond         1397      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond           22      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total      1196403                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget     16734768     41.48%     41.48% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB     19708837     48.85%     90.32% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS      3304174      8.19%     98.51% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect       600942      1.49%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     40348721                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       334348     26.99%     26.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       904534     73.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total      1238882                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted         29301969                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken     12575366                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect          1238909                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss          2671                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted       376774                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted       862135                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups            40348721                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              376750                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               27056072                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.670556                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted           2828                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups         600985                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            600942                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              43                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return      3304177      8.19%      8.19% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect      3516077      8.71%     16.90% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            6      0.00%     16.90% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond     29301965     72.62%     89.53% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond      3625513      8.99%     98.51% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.51% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       600979      1.49%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     40348721                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return      3304177     24.86%     24.86% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect         1384      0.01%     24.87% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            6      0.00%     24.87% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      9385109     70.60%     95.47% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          990      0.01%     95.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     95.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       600979      4.52%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total     13292649                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect         1331      0.35%      0.35% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.35% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       354098     93.99%     94.34% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond        21321      5.66%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       376750                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect         1331      0.35%      0.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       354098     93.99%     94.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond        21321      5.66%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       376750                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups       600985                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits       600942                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           43                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords       601009                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used       341892                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct       322185                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong        19707                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes             4604390                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops               4604389                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes           2388519                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used               2215870                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct            2215870                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct     10494509                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong      3973355                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect      4936021                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect       574911                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect          732                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect      7393995                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong       165522                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong       529085                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong          137                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong          607                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit        10305                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit       516532                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2       396369                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6       814050                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9       238716                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10       317379                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11        67113                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12       227384                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13       311201                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14       485860                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15       147590                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16       286841                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17       218774                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18       264328                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19       193450                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20       285239                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21       275297                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22       154704                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24       130851                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26       341691                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28        97016                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32       310660                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36       641026                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0      1128107                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2       372138                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6       339499                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9       649096                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10       385859                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11       230797                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12       278811                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13       289236                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14       199802                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15       194397                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16       189526                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17       226909                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18       294567                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19       140668                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20       107440                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21        51890                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22        70552                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24       250258                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26       215094                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28       143885                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32       447008                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts      209727612                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls          60198                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.numCommittedDist::samples    165756583                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.809763                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.615058                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       81404838     49.11%     49.11% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       28371344     17.12%     66.23% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2       13049043      7.87%     74.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3       11900772      7.18%     81.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        3729618      2.25%     83.53% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        5115453      3.09%     86.62% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        1943976      1.17%     87.79% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        4283489      2.58%     90.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       15958050      9.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    165756583                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                      40132                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls              2215871                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass      3323609      1.11%      1.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    163640308     54.55%     55.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult      5486264      1.83%     57.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            7      0.00%     57.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd     12816442      4.27%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           60      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      7123304      2.37%     64.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     64.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            4      0.00%     64.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc      2912049      0.97%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd     17040162      5.68%     70.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp        20000      0.01%     70.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      2539228      0.85%     71.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       508076      0.17%     71.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult     19738356      6.58%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt         1254      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     21953208      7.32%     85.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite      6169634      2.06%     87.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     29924120      9.98%     97.74% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      6784077      2.26%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    299980162                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     15958050                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu3.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu3.commitStats0.numInsts           170587100                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             299980162                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP     170587100                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP       299980162                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 1.128850                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.885857                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs          64831039                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts         103888567                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        232286692                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        51877328                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts       12953711                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass      3323609      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    163640308     54.55%     55.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult      5486264      1.83%     57.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            7      0.00%     57.49% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd     12816442      4.27%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd           60      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      7123304      2.37%     64.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            4      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc      2912049      0.97%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.10% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd     17040162      5.68%     70.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp        20000      0.01%     70.79% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      2539228      0.85%     71.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv       508076      0.17%     71.81% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult     19738356      6.58%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt         1254      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     21953208      7.32%     85.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      6169634      2.06%     87.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead     29924120      9.98%     97.74% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      6784077      2.26%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    299980162                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     21640706                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     18853446                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl      2787260                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl     14467864                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl      7172842                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall      2215871                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn      2215870                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                31303538                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             60500076                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 90365296                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              9185592                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles               1207956                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            19356777                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                43920                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             522933203                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts               109563                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts          413030050                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches        32803854                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts       59746544                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      14242505                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.144860                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads     131901046                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites    173946039                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads     155830048                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites    103772979                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    369282011                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    236428755                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         73989049                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads    159799079                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches          23613953                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    157521106                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                2503536                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.tlbCycles                        21                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu3.fetch.miscStallCycles                 202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1380                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                 33048077                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes               313953                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         192562458                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.760909                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.746166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                84783087     44.03%     44.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 5644478      2.93%     46.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                11615705      6.03%     52.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 6171904      3.21%     56.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 7988128      4.15%     60.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 5851647      3.04%     63.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                70507509     36.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           192562458                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts            306764533                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.593025                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          40348721                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.209530                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     33787981                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                  1207956                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                  29657695                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                   48643                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             509708521                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 148                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                85768575                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               28406591                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                28042                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      200                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   47204                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents         15051                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        998309                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       896281                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts             1894590                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               412847687                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              412738010                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                303562591                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                508510680                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.143344                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.596964                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                    3069753                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads             1573499                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads               33891247                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                1007                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation              15051                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              15452880                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          51877328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             9.337513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           11.017568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              37759483     72.79%     72.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             3839261      7.40%     80.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29             5607806     10.81%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39             4088326      7.88%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              497393      0.96%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               75564      0.15%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                5991      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                1814      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                1583      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             846                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            51877328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               59746544                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               14242505                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       57                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       59                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               33048312                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      304                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles               1207956                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                34642135                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               41407564                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 95532989                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             19771814                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             518033258                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                   91                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents              17523550                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents                 82666                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents         878200                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands          844885417                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                 1593567053                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               530376161                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                215421491                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            463563904                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps               381321513                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 34623144                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       659505982                       # The number of ROB reads (Count)
system.cpu3.rob.writes                     1046221663                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               170587100                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 299980162                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       195306307                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              1.144342                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.873865                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      526811318                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                   81722                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     810598249                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued              17334446                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined           226767497                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined        406137678                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved              21524                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          195305107                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              4.150420                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.542739                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 36155986     18.51%     18.51% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  4414616      2.26%     20.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  6768062      3.47%     24.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 12626126      6.46%     30.70% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 39147675     20.04%     50.75% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                 37483507     19.19%     69.94% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                 22399220     11.47%     81.41% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                 14113744      7.23%     88.64% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                 22196171     11.36%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            195305107                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  60080      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                  4005      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                 1840      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt              125      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult             114      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead              77885366     49.64%     49.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite              5719357      3.65%     53.33% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead         73129977     46.61%     99.94% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           89085      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      5089778      0.63%      0.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    267080640     32.95%     33.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult      7568618      0.93%     34.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            7      0.00%     34.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd     18388784      2.27%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd           86      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      8773016      1.08%     37.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     37.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            8      0.00%     37.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc      2919741      0.36%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     38.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd     17267726      2.13%     40.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     40.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp        20121      0.00%     40.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      2571105      0.32%     40.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       507539      0.06%     40.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult     20204218      2.49%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt         1262      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     43.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead    108284740     13.36%     56.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite     29294166      3.61%     60.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead    309376530     38.17%     98.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite     13250164      1.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     810598249                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        4.150395                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                          156889949                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.193548                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads              1115419813                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              543633363                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      307538596                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                875306187                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites               210040755                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses       115199371                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  490739936                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                   471658484                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                  5855365                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.TotalUntaints                    25934543                       # Total number of times a register went from tainted to untainted (Count)
system.cpu4.VPUntaints                       22789833                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu4.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu4.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu4.SL1Untaints                       1863257                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu4.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu4.STLFwdUntaints                    1280799                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu4.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu4.DelayedSTLFwdUntaints                 654                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.SL1UntaintedHit                   1863266                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu4.SL1TaintedHit                    24362400                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu4.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSL1TaintedHit               485752                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu4.SL1Miss                             15925                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu4.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu4.timesIdled                             72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           1200                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                      168843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads      89928538                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     28712143                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads      3527584                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores      1700185                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return      3294221      7.95%      7.95% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect      3482978      8.41%     16.36% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            5      0.00%     16.36% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     30111232     72.68%     89.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond      3926543      9.48%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       615028      1.48%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      41430011                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return      1077257      5.45%      5.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect      1266015      6.40%     11.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            3      0.00%     11.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond     15640085     79.06%     90.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond      1755737      8.88%     99.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond        42547      0.22%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total     19781648                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect         1332      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond      1250919     98.67%     98.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond        15475      1.22%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond           22      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total      1267750                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return      2216964     10.24%     10.24% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect      2216963     10.24%     20.48% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%     20.48% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond     14471147     66.85%     87.33% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond      2170806     10.03%     97.36% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     97.36% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond       572481      2.64%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total     21648363                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect         1244      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond      1234009     99.77%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond         1574      0.13%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond           22      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total      1236851                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget     17838479     43.06%     43.06% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB     19682323     47.51%     90.56% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS      3294218      7.95%     98.52% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       614991      1.48%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     41430011                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       358652     28.29%     28.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return       909082     71.71%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total      1267734                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         30111236                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken     12279368                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect          1267750                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss          2659                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted       389357                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted       878393                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups            41430011                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              389333                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               27296435                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.658857                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted           2828                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups         615033                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            614991                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses              42                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return      3294221      7.95%      7.95% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect      3482978      8.41%     16.36% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            5      0.00%     16.36% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     30111232     72.68%     89.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond      3926543      9.48%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       615028      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     41430011                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return      3294221     23.31%     23.31% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect         2270      0.02%     23.32% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            5      0.00%     23.32% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond     10221940     72.32%     95.65% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          108      0.00%     95.65% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     95.65% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       615028      4.35%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total     14133576                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect         1332      0.34%      0.34% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.34% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       372526     95.68%     96.03% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond        15475      3.97%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       389333                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect         1332      0.34%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       372526     95.68%     96.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond        15475      3.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       389333                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups       615033                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       614991                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses           42                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords       615057                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used       737711                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct       717505                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong        20206                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes             4560240                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops               4560239                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes           2343275                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used               2216964                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct            2216964                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct     10464482                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong      4006665                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect      4312488                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect       565637                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect          661                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect      7593963                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong       150386                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong       521054                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong           64                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong          616                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit        10693                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit       506758                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2       387676                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6       712991                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9       189662                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10       482765                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11        64321                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12       148740                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13       273952                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14       325263                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15       294732                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16       269126                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17       163742                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18       148594                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19       196960                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20       247017                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21        87464                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22       123282                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24       133937                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26       158581                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28       192936                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32       302773                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36       645051                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0       856132                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2       342602                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6       522276                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9       457321                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10       302694                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11       317556                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12       197157                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13       224814                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14       223901                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15       191207                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16       172605                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17       194461                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18       207761                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19        80241                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20       118921                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21       100837                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22        29658                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24       186820                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26        61190                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28       297380                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32       464031                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts      226766669                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls          60198                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.numCommittedDist::samples    166331982                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     1.804377                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.610686                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       81791422     49.17%     49.17% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1       28457130     17.11%     66.28% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2       13151080      7.91%     74.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3       11926339      7.17%     81.36% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        3714374      2.23%     83.59% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        5144413      3.09%     86.68% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        1947800      1.17%     87.86% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        4274517      2.57%     90.43% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       15924907      9.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    166331982                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                      40132                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls              2216965                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass      3325795      1.11%      1.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    163711369     54.55%     55.66% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult      5486264      1.83%     57.48% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            7      0.00%     57.48% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd     12820820      4.27%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd           60      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      7137502      2.38%     64.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     64.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            4      0.00%     64.13% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc      2916421      0.97%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd     17055461      5.68%     70.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp        20000      0.01%     70.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      2542506      0.85%     71.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       507530      0.17%     71.81% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult     19748740      6.58%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt         1254      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     21955396      7.32%     85.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite      6170728      2.06%     87.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead     29940515      9.98%     97.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      6785171      2.26%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    300125543                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     15924907                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu4.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu4.commitStats0.numInsts           170671259                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             300125543                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP     170671259                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP       300125543                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 1.144342                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.873865                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs          64851810                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts         103966163                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        232374152                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts        51895911                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts       12955899                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass      3325795      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    163711369     54.55%     55.66% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult      5486264      1.83%     57.48% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            7      0.00%     57.48% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd     12820820      4.27%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd           60      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      7137502      2.38%     64.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            4      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc      2916421      0.97%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd     17055461      5.68%     70.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp        20000      0.01%     70.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      2542506      0.85%     71.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv       507530      0.17%     71.81% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult     19748740      6.58%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt         1254      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead     21955396      7.32%     85.71% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite      6170728      2.06%     87.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead     29940515      9.98%     97.74% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite      6785171      2.26%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    300125543                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     21648363                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     18858916                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl      2789447                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl     14471147                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl      7177216                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall      2216965                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn      2216964                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                32674345                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             58656798                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 94344593                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              8381444                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles               1247927                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            19315209                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                32236                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             540349013                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                84647                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts          423015845                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches        33657393                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts       59833832                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts      14333127                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.165910                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads     135022794                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites    179663875                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads     156988349                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites    105339772                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads    378832429                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    242999760                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs         74166959                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    161783766                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches          23591532                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    158992265                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                2560058                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.tlbCycles                        22                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu4.fetch.miscStallCycles                 296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1979                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                 34282283                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes               311031                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         195305107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.815513                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.752438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                84511402     43.27%     43.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 5802752      2.97%     46.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                10989931      5.63%     51.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 6328073      3.24%     55.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 8502517      4.35%     59.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 5915490      3.03%     62.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                73254942     37.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           195305107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts            318029007                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.628360                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          41430011                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.212128                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles     35030516                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                  1247927                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                  30901364                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                   52063                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             526893040                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 125                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                89928538                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               28712143                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                27233                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      601                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                   50205                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents         13584                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect       1039424                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       925811                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts             1965235                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               422843185                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              422737967                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                309502626                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                517330473                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.164487                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.598269                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                    3081194                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads             1534991                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads               38032627                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                1295                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation              13584                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores              15756244                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          51895911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             9.278592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           10.946915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              37842770     72.92%     72.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19             3930737      7.57%     80.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29             5517657     10.63%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39             4040149      7.79%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              483692      0.93%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               72550      0.14%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                5505      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                1563      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                1152      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  73      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows              18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            51895911                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               59833832                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               14333127                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       52                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                       54                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               34282613                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      397                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles               1247927                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                35916231                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               41114496                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 98983476                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             18042977                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             535079142                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                   26                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents              16139137                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents                 77771                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents         880162                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands          869707624                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                 1642851269                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               548135881                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                225255757                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            463780313                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps               405927311                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 31249296                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       677298949                       # The number of ROB reads (Count)
system.cpu4.rob.writes                     1082757714                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               170671259                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 300125543                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       193599876                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              1.144771                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.873537                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                      522700245                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                   78981                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     803059021                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued              15592157                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined           225474821                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined        416440541                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved              26271                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          193598605                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              4.148062                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.536966                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 35760831     18.47%     18.47% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  4297374      2.22%     20.69% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  6709587      3.47%     24.16% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 12596934      6.51%     30.66% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 39010958     20.15%     50.81% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                 36999763     19.11%     69.93% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                 23180485     11.97%     81.90% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                 12915270      6.67%     88.57% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                 22127403     11.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            193598605                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  53641      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                  1508      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                 1460      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                8      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt               68      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult              81      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead              78155865     50.00%     50.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite              5675533      3.63%     53.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead         72375821     46.30%     99.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           57387      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      5037362      0.63%      0.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    263758601     32.84%     33.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult      7462632      0.93%     34.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            7      0.00%     34.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd     18129960      2.26%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd          120      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      8756655      1.09%     37.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     37.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt           12      0.00%     37.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc      2872024      0.36%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     38.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd     17160698      2.14%     40.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     40.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp        20057      0.00%     40.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt      2552868      0.32%     40.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       507678      0.06%     40.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult     19995446      2.49%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt         1270      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     43.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead    108342425     13.49%     56.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite     28275671      3.52%     60.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead    307147773     38.25%     98.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite     13037762      1.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     803059021                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        4.148035                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                          156321372                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.194657                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              1104255086                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites              542551969                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      303988765                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                867375090                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites               205717989                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses       114098892                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  486679054                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                   467663977                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                  5697780                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.TotalUntaints                    25174006                       # Total number of times a register went from tainted to untainted (Count)
system.cpu5.VPUntaints                       22783933                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu5.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu5.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu5.SL1Untaints                       1116387                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu5.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu5.STLFwdUntaints                    1272422                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu5.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu5.DelayedSTLFwdUntaints                1264                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.SL1UntaintedHit                   1116393                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu5.SL1TaintedHit                    24932710                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu5.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSL1TaintedHit               463637                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu5.SL1Miss                             11816                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu5.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu5.timesIdled                             81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           1271                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                      174743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads      88640849                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     27678716                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads      3520670                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores      1656585                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return      3269784      7.87%      7.87% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect      3429797      8.25%     16.12% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            5      0.00%     16.12% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond     30334849     73.00%     89.12% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond      3914855      9.42%     98.55% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     98.55% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond       604551      1.45%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total      41553845                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return      1073867      5.32%      5.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect      1233881      6.12%     11.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            3      0.00%     11.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond     16067439     79.64%     91.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond      1756962      8.71%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        41866      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total     20174022                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect         1333      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond      1219473     98.46%     98.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond        17765      1.43%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond           25      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total      1238598                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return      2195917     10.27%     10.27% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect      2195916     10.27%     20.54% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%     20.54% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond     14267410     66.73%     87.28% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond      2157893     10.09%     97.37% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     97.37% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond       562685      2.63%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total     21379823                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect         1243      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond      1199822     99.81%     99.91% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond         1034      0.09%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond           25      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total      1202126                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget     17735084     42.68%     42.68% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB     19944502     48.00%     90.68% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS      3269781      7.87%     98.55% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect       604478      1.45%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total     41553845                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch       379386     30.63%     30.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return       859185     69.37%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total      1238571                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted         30334853                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken     12605266                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect          1238598                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss          2671                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted       414720                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted       823878                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups            41553845                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates              414693                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits               27523312                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.662353                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           2827                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups         604556                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits            604478                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses              78                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return      3269784      7.87%      7.87% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect      3429797      8.25%     16.12% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            5      0.00%     16.12% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond     30334849     73.00%     89.12% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond      3914855      9.42%     98.55% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     98.55% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond       604551      1.45%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total     41553845                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return      3269784     23.30%     23.30% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect         1610      0.01%     23.32% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            5      0.00%     23.32% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond     10154468     72.37%     95.69% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          111      0.00%     95.69% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     95.69% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond       604551      4.31%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total     14030533                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect         1333      0.32%      0.32% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      0.32% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond       395595     95.39%     95.72% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond        17765      4.28%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total       414693                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect         1333      0.32%      0.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond       395595     95.39%     95.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond        17765      4.28%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total       414693                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups       604556                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits       604478                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses           78                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords           27                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords       604583                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used       560180                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct       541264                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong        18916                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes             4503669                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops               4503668                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes           2307751                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used               2195917                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct            2195917                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct     10382739                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong      3884671                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect      4588422                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect       557052                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect          686                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect      7334816                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong       151673                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong       513220                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong           78                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong          640                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit         6841                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit       501456                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2       439193                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6       589794                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9       241988                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10       451565                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11       208497                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12       138256                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13       240473                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14       330641                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15       152879                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16       243543                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17       162228                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18       254130                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19       292684                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20       340094                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21       163347                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22       170709                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24       185461                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26       259223                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28        73803                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32       341022                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36       530837                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0       810371                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2       399332                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6       492777                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9       663985                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10       262868                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11       209466                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12       231495                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13       149001                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14       319340                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15       214519                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16       180932                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17       263753                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18       267124                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19       121371                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20       155559                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21        44856                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22        65317                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24       199165                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26       201036                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28       206348                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32       351752                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts      225474136                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls          52710                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.numCommittedDist::samples    164806795                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     1.803957                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.611273                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       81078031     49.20%     49.20% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1       28180257     17.10%     66.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2       13091227      7.94%     74.24% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3       11735830      7.12%     81.36% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4        3652563      2.22%     83.58% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        5110419      3.10%     86.68% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        1913767      1.16%     87.84% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7        4268353      2.59%     90.43% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       15776348      9.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    164806795                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                      35140                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls              2195918                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass      3295579      1.11%      1.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    162001814     54.49%     55.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult      5485014      1.84%     57.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            7      0.00%     57.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd     12694757      4.27%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd           60      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      7107684      2.39%     64.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     64.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            4      0.00%     64.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc      2869744      0.97%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd     16948323      5.70%     70.77% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp        20000      0.01%     70.78% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt      2523120      0.85%     71.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       507427      0.17%     71.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult     19540677      6.57%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt         1254      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead     21889625      7.36%     85.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite      6119730      2.06%     87.79% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead     29662323      9.98%     97.77% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      6637263      2.23%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    297304405                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     15776348                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu5.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu5.commitStats0.numInsts           169116616                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             297304405                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP     169116616                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP       297304405                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 1.144771                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.873537                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs          64308941                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts         102938201                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        230143407                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts        51551948                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts       12756993                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass      3295579      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    162001814     54.49%     55.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult      5485014      1.84%     57.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            7      0.00%     57.44% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd     12694757      4.27%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd           60      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      7107684      2.39%     64.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     64.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            4      0.00%     64.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc      2869744      0.97%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd     16948323      5.70%     70.77% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp        20000      0.01%     70.78% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt      2523120      0.85%     71.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv       507427      0.17%     71.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult     19540677      6.57%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt         1254      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead     21889625      7.36%     85.73% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite      6119730      2.06%     87.79% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead     29662323      9.98%     97.77% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite      6637263      2.23%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    297304405                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     21379823                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     18621219                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl      2758604                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl     14267410                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl      7112413                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall      2195918                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn      2195917                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                31799860                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             58308957                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                 94373336                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              7902784                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles               1213668                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            19614240                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                36798                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts             535594472                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts               112027                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts          418380978                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches        33107577                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts       59476230                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts      14162907                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.161060                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads     132638857                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites    175815547                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads     155564808                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites    104429822                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads    373137023                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    240549919                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs         73639137                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    160741069                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches          23818761                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    158254226                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                2500780                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.tlbCycles                       298                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu5.fetch.miscStallCycles                 139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1246                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                 33336913                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes               249396                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         193598605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.819038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.751028                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                83576129     43.17%     43.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 5273471      2.72%     45.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                11838257      6.11%     52.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 6096706      3.15%     55.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                 8446175      4.36%     59.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                 5470104      2.83%     62.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                72897763     37.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           193598605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts            316011083                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.632290                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          41553845                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.214638                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles     34092306                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                  1213668                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                  31380772                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                   42431                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts             522779226                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 139                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                88640849                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               27678716                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                26326                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                       16                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                   42411                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents         15911                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect        994147                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect       888669                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts             1882816                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               418191081                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              418087657                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                306627499                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                512695298                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.159545                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.598070                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                    3078786                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads             1531698                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads               37088901                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                1472                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation              15911                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores              14921723                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples          51551948                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             9.285606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           10.959785                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9              37627827     72.99%     72.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19             3782166      7.34%     80.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29             5525220     10.72%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39             4057312      7.87%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              483527      0.94%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               70342      0.14%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                4367      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 873      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 248      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows               3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value             372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total            51551948                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               59476230                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               14162907                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       41                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       53                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses               33337124                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      274                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles               1213668                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                34928829                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               41757583                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                 98676022                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             17022503                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts             530184050                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                   29                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents              15530890                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.SQFullEvents                 79175                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents         650025                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands          866558296                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                 1632878075                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups               542457342                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                222039502                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps            459266341                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps               407291955                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 29687148                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       671808663                       # The number of ROB reads (Count)
system.cpu5.rob.writes                     1074348998                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               169116616                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 297304405                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       192602800                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              1.138761                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.878147                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                      515681892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                   76111                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                     801200077                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued              15895651                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined           218400949                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined        395963290                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved              23371                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          192600477                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              4.159907                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.520023                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 34812833     18.08%     18.08% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  4318817      2.24%     20.32% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  6655657      3.46%     23.77% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                 12462220      6.47%     30.24% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                 39512218     20.52%     50.76% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                 37626665     19.54%     70.29% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                 21963137     11.40%     81.70% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                 13769173      7.15%     88.85% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                 21479757     11.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            192600477                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  52443      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   463      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                 1579      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt               48      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult              68      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead              78227510     49.72%     49.76% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite              5839412      3.71%     53.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead         73034045     46.42%     99.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          178717      0.11%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      4991532      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu    261253659     32.61%     33.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult      7450322      0.93%     34.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            7      0.00%     34.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd     17883890      2.23%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd           88      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      8572889      1.07%     37.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     37.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt           10      0.00%     37.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc      2875357      0.36%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd     17138208      2.14%     39.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     39.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp        20051      0.00%     39.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt      2541426      0.32%     40.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       508041      0.06%     40.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult     19988247      2.49%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt         1272      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     42.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead    109207961     13.63%     56.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite     29005296      3.62%     60.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead    306704013     38.28%     98.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite     13057808      1.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total     801200077                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        4.159857                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                          157334285                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.196373                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads              1101944359                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              532210375                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses      301485866                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                866286208                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites               201961792                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses       113550938                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                  486029846                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                   467512984                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                  5710100                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.TotalUntaints                    25200478                       # Total number of times a register went from tainted to untainted (Count)
system.cpu6.VPUntaints                       22732565                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu6.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu6.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu6.SL1Untaints                       1193647                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu6.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu6.STLFwdUntaints                    1273633                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu6.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu6.DelayedSTLFwdUntaints                 633                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.SL1UntaintedHit                   1193656                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu6.SL1TaintedHit                    24661905                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu6.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSL1TaintedHit               458670                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu6.SL1Miss                              3939                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu6.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu6.timesIdled                             84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           2323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                      180867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads      87833802                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     27991224                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads      3509017                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores      1693767                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return      3272712      8.08%      8.08% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect      3453616      8.52%     16.60% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            5      0.00%     16.60% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond     29383591     72.52%     89.12% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond      3813489      9.41%     98.53% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond       594141      1.47%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total      40517558                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return      1077355      5.64%      5.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect      1258260      6.58%     12.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            3      0.00%     12.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond     15094053     78.95%     91.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond      1655534      8.66%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond        32643      0.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total     19117852                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect         1337      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond      1212089     98.69%     98.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond        14776      1.20%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond           22      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total      1228226                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return      2195357     10.26%     10.26% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect      2195356     10.26%     20.52% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%     20.52% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond     14289538     66.77%     87.29% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond      2157955     10.08%     97.38% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     97.38% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond       561498      2.62%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total     21399706                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect         1274      0.11%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond      1194914     99.62%     99.73% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond         3269      0.27%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond           22      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total      1199481                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget     17505844     43.21%     43.21% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB     19145278     47.25%     90.46% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS      3272709      8.08%     98.53% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect       593727      1.47%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total     40517558                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch       355384     28.94%     28.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return       872813     71.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total      1228197                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted         29383595                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken     11884911                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect          1228226                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss          2680                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted       384737                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted       843489                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups            40517558                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates              384713                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits               26702021                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.659023                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           2848                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups         594146                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits            593727                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             419                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return      3272712      8.08%      8.08% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect      3453616      8.52%     16.60% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            5      0.00%     16.60% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond     29383591     72.52%     89.12% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond      3813489      9.41%     98.53% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond       594141      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total     40517558                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return      3272712     23.69%     23.69% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect         1842      0.01%     23.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            5      0.00%     23.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      9946699     72.00%     95.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          134      0.00%     95.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     95.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond       594141      4.30%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total     13815537                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect         1337      0.35%      0.35% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      0.35% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond       368600     95.81%     96.16% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond        14776      3.84%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total       384713                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect         1337      0.35%      0.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond       368600     95.81%     96.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond        14776      3.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total       384713                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups       594146                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits       593727                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          419                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords       594170                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used       764037                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct       755838                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong         8199                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes             4530976                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops               4530975                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes           2335618                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used               2195357                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct            2195357                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct     10399729                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong      3889809                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect      4411203                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect       590547                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect          734                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect      7299788                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong       155483                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong       545264                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong           83                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong          638                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit         8722                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit       531321                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2       405246                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6       646364                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9       171359                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10       411681                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11       102480                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12        92346                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13       221673                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14       340334                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15       171774                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16       315703                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17       157949                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18       269568                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19       176830                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20       280499                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21       127203                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22       131901                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24       313557                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26       176961                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28       203076                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32       391500                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36       594493                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0       864318                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2       354661                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6       381001                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9       530273                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10       246898                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11       227544                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12       274284                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13       209957                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14       212669                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15       146868                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16       219688                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17       233047                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18       259476                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19       115716                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20       214133                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21        85389                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22        81430                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24       153130                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26       100057                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28       383053                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32       408905                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts      218400165                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls          52740                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.numCommittedDist::samples    164703277                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     1.805411                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.612554                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       81027291     49.20%     49.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1       28155492     17.09%     66.29% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2       13011408      7.90%     74.19% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3       11748149      7.13%     81.32% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4        3684641      2.24%     83.56% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        5103145      3.10%     86.66% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6        1926201      1.17%     87.83% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        4252796      2.58%     90.41% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8       15794154      9.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    164703277                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                      35160                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls              2195358                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass      3292581      1.11%      1.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu    162075757     54.51%     55.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult      5485014      1.84%     57.46% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            7      0.00%     57.46% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd     12696248      4.27%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd           60      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      7094756      2.39%     64.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            4      0.00%     64.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc      2871868      0.97%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd     16931708      5.69%     70.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp        20000      0.01%     70.78% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt      2519560      0.85%     71.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       508020      0.17%     71.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult     19529400      6.57%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt         1254      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     78.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead     21907289      7.37%     85.73% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite      6133564      2.06%     87.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead     29645774      9.97%     97.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      6644190      2.23%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total    297357054                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples     15794154                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu6.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu6.commitStats0.numInsts           169133621                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps             297357054                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP     169133621                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP       297357054                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 1.138761                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.878147                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs          64330817                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts         102884538                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts        230245199                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts        51553063                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts       12777754                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass      3292581      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu    162075757     54.51%     55.61% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult      5485014      1.84%     57.46% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            7      0.00%     57.46% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd     12696248      4.27%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd           60      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      7094756      2.39%     64.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     64.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            4      0.00%     64.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc      2871868      0.97%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd     16931708      5.69%     70.77% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp        20000      0.01%     70.78% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt      2519560      0.85%     71.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv       508020      0.17%     71.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult     19529400      6.57%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt         1254      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     78.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead     21907289      7.37%     85.73% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite      6133564      2.06%     87.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead     29645774      9.97%     97.77% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite      6644190      2.23%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total    297357054                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl     21399706                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl     18642849                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl      2756857                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl     14289538                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl      7110168                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall      2195358                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn      2195357                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                32100672                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             58809516                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 91916595                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              8565034                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles               1208660                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved            18775008                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                30908                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts             528720356                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                85322                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts          415315853                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches        32870005                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts       59469201                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts      14117839                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.156333                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads     131223248                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites    174313477                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads     154993488                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites    103885972                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads    371869746                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites    238542387                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs         73587040                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads    159421466                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches          23011714                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    156900649                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                2478814                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.tlbCycles                        96                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu6.fetch.miscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1523                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                 33737269                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes               295363                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         192600477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             2.794404                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.751930                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                84104538     43.67%     43.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                 5621152      2.92%     46.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                10920603      5.67%     52.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 6211212      3.22%     55.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                 8222707      4.27%     59.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                 5904846      3.07%     62.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                71615419     37.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           192600477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts            311135892                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.615428                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches          40517558                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.210368                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles     34458595                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                  1208660                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                  30153124                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                   47420                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts             515758003                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 154                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                87833802                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               27991224                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                25370                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                       20                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                   46368                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents         13218                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect        990447                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect       921859                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts             1912306                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit               415128208                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount              415036804                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                304126373                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                507830065                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.154885                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.598874                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                    3085603                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads             1557050                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads               36280739                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                1057                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation              13218                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores              15213470                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples          51553063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             9.317591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           11.012465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9              37599318     72.93%     72.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19             3755596      7.28%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29             5550333     10.77%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39             4067580      7.89%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              494332      0.96%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               74736      0.14%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                6965      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                2502      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                1631      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows               2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total            51553063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               59469201                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               14117839                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       52                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses               33737539                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      318                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles               1208660                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                35351174                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               40955416                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                 96675852                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             18409375                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts             523549661                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                   30                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents              16474917                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.SQFullEvents                 77938                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents         839146                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands          850814902                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                 1606413501                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               536440604                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                219125174                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps            459373066                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps               391441836                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 32184643                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       664666017                       # The number of ROB reads (Count)
system.cpu6.rob.writes                     1059411824                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts               169133621                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                 297357054                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       193889166                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              1.136484                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.879907                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      524254675                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                   81354                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     809503964                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued              15878377                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined           224325954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined        405000962                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved              21156                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          193887893                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              4.175114                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.538410                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 35369138     18.24%     18.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  4363096      2.25%     20.49% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  6645068      3.43%     23.92% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                 12621605      6.51%     30.43% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                 37833261     19.51%     49.94% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                 37881439     19.54%     69.48% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                 23630821     12.19%     81.67% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                 12886968      6.65%     88.31% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                 22656497     11.69%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            193887893                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  61077      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                  2548      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                 2155      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt               89      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult             104      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead              77872904     49.69%     49.73% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite              4851055      3.10%     52.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead         73835940     47.11%     99.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          101790      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      5049226      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu    266462861     32.92%     33.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult      7610337      0.94%     34.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            7      0.00%     34.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd     18326934      2.26%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd           88      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     36.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      8679259      1.07%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt           10      0.00%     37.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc      2916665      0.36%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     38.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd     17249892      2.13%     40.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     40.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp        20051      0.00%     40.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt      2561497      0.32%     40.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       507973      0.06%     40.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     40.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult     20199843      2.50%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt         1263      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead    110566327     13.66%     56.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite     27059364      3.34%     60.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead    309054246     38.18%     98.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite     13238121      1.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     809503964                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        4.175086                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                          156727662                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.193610                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads              1110600370                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              540006983                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses      306728512                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                874901490                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites               208669079                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses       115081963                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  489352320                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                   471830080                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                  5431476                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.TotalUntaints                    25294181                       # Total number of times a register went from tainted to untainted (Count)
system.cpu7.VPUntaints                       22788153                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu7.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu7.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu7.SL1Untaints                       1220380                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu7.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu7.STLFwdUntaints                    1284998                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu7.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu7.DelayedSTLFwdUntaints                 650                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.SL1UntaintedHit                   1220392                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu7.SL1TaintedHit                    24996271                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu7.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSL1TaintedHit               487089                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu7.SL1Miss                              6438                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu7.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu7.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           1273                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                      187834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads      88687739                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     27646539                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads      3501480                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores      1712910                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            4      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return      3296534      7.93%      7.93% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect      3502817      8.42%     16.35% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            5      0.00%     16.35% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond     30271653     72.79%     89.14% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond      3913511      9.41%     98.55% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     98.55% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond       603847      1.45%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total      41588371                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return      1080440      5.42%      5.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect      1286724      6.45%     11.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            3      0.00%     11.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond     15803118     79.23%     91.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond      1743573      8.74%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond        32234      0.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total     19946096                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect         1333      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.00%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond      1181149     98.40%     98.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond        17836      1.49%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond           24      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total      1200344                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return      2216094     10.24%     10.24% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect      2216093     10.24%     20.48% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%     20.48% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond     14468535     66.85%     87.33% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond      2169938     10.03%     97.36% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     97.36% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond       571613      2.64%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total     21642275                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect         1187      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond      1161526     99.78%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond         1337      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond           24      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total      1164076                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget     17850358     42.92%     42.92% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB     19837673     47.70%     90.62% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS      3296531      7.93%     98.55% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect       603809      1.45%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total     41588371                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch       360665     30.05%     30.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return       839664     69.95%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total      1200329                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted         30271657                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken     12428328                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect          1200344                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss          2671                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted       396139                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted       804205                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups            41588371                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates              396113                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits               27561730                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.662727                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted           2828                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups         603852                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits            603809                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses              43                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            4      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return      3296534      7.93%      7.93% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect      3502817      8.42%     16.35% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            5      0.00%     16.35% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond     30271653     72.79%     89.14% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond      3913511      9.41%     98.55% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     98.55% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond       603847      1.45%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total     41588371                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            4      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return      3296534     23.50%     23.50% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect         1551      0.01%     23.51% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            5      0.00%     23.51% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond     10124587     72.18%     95.69% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          113      0.00%     95.69% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     95.69% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond       603847      4.31%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total     14026641                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect         1333      0.34%      0.34% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      0.34% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond       376944     95.16%     95.50% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond        17836      4.50%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total       396113                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect         1333      0.34%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond       376944     95.16%     95.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond        17836      4.50%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total       396113                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups       603852                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits       603809                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses           43                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords           26                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords       603878                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used       745084                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct       724902                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong        20182                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes             4583262                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops               4583261                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes           2367167                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used               2216094                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct            2216094                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct     10552440                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong      3916095                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect      4556446                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect       586749                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect         1194                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect      7395819                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong       159292                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong       541500                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong          546                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong          599                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit         9852                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit       529359                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2       450091                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6       599512                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9       179612                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10       589267                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11        75476                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12       142364                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13       311496                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14       367037                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15       189376                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16       218349                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17       203526                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18       194695                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19       193141                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20       248319                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21       192766                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22       118631                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24       165117                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26       286003                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28       199278                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32       314930                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36       605001                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0       861742                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2       392478                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6       544463                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9       549601                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10       223979                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11       295429                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12       308433                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13       206053                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14       187455                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15       163267                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16       201701                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17       220950                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18       238685                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19        97082                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20       121311                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21        95783                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22        76371                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24       207954                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26       154978                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28       273274                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32       422998                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts      224325195                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls          60198                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.numCommittedDist::samples    165294456                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     1.815004                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.620717                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       81130755     49.08%     49.08% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1       28195502     17.06%     66.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2       13121106      7.94%     74.08% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3       11830405      7.16%     81.24% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4        3646591      2.21%     83.44% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        5137260      3.11%     86.55% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6        1884420      1.14%     87.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        4285374      2.59%     90.28% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8       16063043      9.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    165294456                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                      40132                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls              2216095                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass      3324059      1.11%      1.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu    163654917     54.55%     55.66% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult      5486264      1.83%     57.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            7      0.00%     57.49% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd     12817336      4.27%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd           60      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      7126240      2.38%     64.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     64.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            4      0.00%     64.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc      2912949      0.97%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd     17043315      5.68%     70.79% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp        20000      0.01%     70.79% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt      2539904      0.85%     71.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       507963      0.17%     71.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult     19740493      6.58%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt         1254      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     78.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead     21953656      7.32%     85.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite      6169858      2.06%     87.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead     29927495      9.98%     97.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      6784301      2.26%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total    300010075                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples     16063043                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu7.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu7.commitStats0.numInsts           170604427                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps             300010075                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP     170604427                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP       300010075                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 1.136484                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.879907                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs          64835310                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts         103904549                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts        232304672                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts        51881151                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts       12954159                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass      3324059      1.11%      1.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu    163654917     54.55%     55.66% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult      5486264      1.83%     57.49% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            7      0.00%     57.49% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd     12817336      4.27%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd           60      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      7126240      2.38%     64.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            4      0.00%     64.13% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc      2912949      0.97%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd     17043315      5.68%     70.79% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     70.79% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp        20000      0.01%     70.79% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt      2539904      0.85%     71.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv       507963      0.17%     71.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult     19740493      6.58%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt         1254      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     78.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead     21953656      7.32%     85.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite      6169858      2.06%     87.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead     29927495      9.98%     97.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite      6784301      2.26%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total    300010075                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl     21642275                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl     18854566                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl      2787709                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl     14468535                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl      7173740                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall      2216095                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn      2216094                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                31594713                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             58577496                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 94058753                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              8481133                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles               1175798                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved            19522914                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                36921                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             536607319                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts               102528                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts          422100864                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches        33652717                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts       59613585                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts      14285814                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.177021                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads     135080206                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites    179286475                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads     156650801                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites    105236738                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads    378174937                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites    242353766                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs         73899399                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads    161793611                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches          23738013                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    158703946                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                2425340                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.tlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu7.fetch.miscStallCycles                 189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1315                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                 33227468                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes               256396                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         193887893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             2.815769                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.750331                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                83741791     43.19%     43.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                 5348070      2.76%     45.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                11806770      6.09%     52.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 6218711      3.21%     55.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 8464909      4.37%     59.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                 5379671      2.77%     62.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                72927971     37.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           193887893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts            315567932                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.627569                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches          41588371                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.214496                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles     33969771                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                  1175798                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                  30481721                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                   44143                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             524336029                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 127                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                88687739                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               27646539                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                27118                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                       16                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                   43387                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents         14083                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect        939954                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect       904835                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts             1844789                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               421915654                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              421810475                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                308365130                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                516691496                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.175524                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.596807                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                    3101718                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads             1549402                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads               36806588                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                1068                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation              14083                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores              14692380                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples          51881151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             9.305216                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           10.962709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9              37777792     72.82%     72.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19             3903359      7.52%     80.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29             5582391     10.76%     91.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39             4050639      7.81%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              485069      0.93%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               73382      0.14%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                5668      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                1605      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                1133      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  73      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows               4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total            51881151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               59613585                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               14285814                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       24                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       49                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses               33227692                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      262                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles               1175798                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                34780307                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               40688112                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                 98827331                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             18416345                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             531878480                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                   37                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents              16356289                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.SQFullEvents                 74669                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents         938316                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands          869466303                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                 1637942621                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               543277797                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                224198783                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            463608459                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps               405857844                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 31948434                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       673566358                       # The number of ROB reads (Count)
system.cpu7.rob.writes                     1077264128                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts               170604427                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                 300010075                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.TotalUntaints                           0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu8.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu8.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu8.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu8.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu8.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu8.STLFwdUntaints                          0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu8.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu8.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu8.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu8.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu8.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu8.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu8.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu8.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu8.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.TotalUntaints                           0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu9.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu9.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu9.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu9.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu9.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu9.STLFwdUntaints                          0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu9.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu9.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu9.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu9.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu9.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu9.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu9.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu9.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu9.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples      9079.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000747000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               38997                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        9079                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      9079                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  9079                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1353                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      89                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  581056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              6722280.01929655                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   86437267500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    9520571.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0       581056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 6722280.019296546467                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0         9079                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0    307639750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     33884.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0       581056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         581056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0         9079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            9079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0      6722280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           6722280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0      6722280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          6722280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 9079                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               137408500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              45395000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          307639750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15134.76                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33884.76                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                7434                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1638                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   354.188034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   198.160613                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   368.361113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          611     37.30%     37.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          358     21.86%     59.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          121      7.39%     66.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           92      5.62%     72.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           53      3.24%     75.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           47      2.87%     78.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           37      2.26%     80.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           29      1.77%     82.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          290     17.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1638                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            581056                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                6.722280                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         6783000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3590070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       33793620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6823118640.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1458482940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  31963742400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   40289510670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.112341                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83084694000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2886260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    466385464                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         4962300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2626140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       31030440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6823118640.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1428817860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  31988723520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   40279278900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   465.993969                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83149984750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2886260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    401094714                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples            220394                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.007065                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            2.203684                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      219493     99.59%     99.59% |         580      0.26%     99.85% |         219      0.10%     99.95% |          56      0.03%     99.98% |          42      0.02%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total              220394                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    785993660                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.294924                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.196092                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.648569                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |   615001196     78.25%     78.25% |   156172884     19.87%     98.11% |    14308094      1.82%     99.93% |      508723      0.06%    100.00% |        1624      0.00%    100.00% |         783      0.00%    100.00% |         121      0.00%    100.00% |         114      0.00%    100.00% |         121      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    785993660                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      788066650                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.006352                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.002305                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         0.810713                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   788064572    100.00%    100.00% |        1995      0.00%    100.00% |           3      0.00%    100.00% |          21      0.00%    100.00% |          55      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        788066650                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    787895620                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.002636                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.001825                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.061319                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   787895603    100.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     787895620                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       171030                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     18.127013                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean     9.077399                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    52.134392                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |      168958     98.79%     98.79% |        1989      1.16%     99.95% |           3      0.00%     99.95% |          21      0.01%     99.97% |          55      0.03%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       171030                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples         22769                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.525407                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        2.582235                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |       22655     99.50%     99.50% |          89      0.39%     99.89% |          17      0.07%     99.96% |           4      0.02%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total           22769                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        195638                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         1.049535                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.150001                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      194851     99.60%     99.60% |         491      0.25%     99.85% |         202      0.10%     99.95% |          52      0.03%     99.98% |          39      0.02%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          195638                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples          1987                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         2.344741                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        1.576970                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |         127      6.39%      6.39% |         927     46.65%     53.04% |           1      0.05%     53.10% |           0      0.00%     53.10% |         931     46.85%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total            1987                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch           9079      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data         9079      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch         9079      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data         9079      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |       25604      0.01%      0.01% |    77095200     18.75%     18.76% |    77333378     18.81%     37.57% |    51452483     12.52%     50.09% |    51449235     12.51%     62.60% |    51106589     12.43%     75.03% |    51238415     12.46%     87.50% |    51409157     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    411110061                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |       31431      0.01%      0.01% |    51725465     19.04%     19.05% |    52304268     19.25%     38.30% |    33048036     12.16%     50.46% |    34282246     12.62%     63.08% |    33336876     12.27%     75.35% |    33737236     12.42%     87.77% |    33227435     12.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total    271692993                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |       20949      0.02%      0.02% |    19815086     18.82%     18.84% |    19819582     18.83%     37.67% |    13187283     12.53%     50.20% |    13203385     12.54%     62.74% |    12999841     12.35%     75.09% |    13019763     12.37%     87.46% |    13197708     12.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total    105263597                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         323     34.66%     34.66% |         166     17.81%     52.47% |         128     13.73%     66.20% |         114     12.23%     78.43% |          54      5.79%     84.23% |          56      6.01%     90.24% |          56      6.01%     96.24% |          35      3.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total          932                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |         574      0.35%      0.35% |       54725     33.77%     34.12% |       46042     28.41%     62.54% |       16103      9.94%     72.47% |       12131      7.49%     79.96% |       12210      7.53%     87.49% |        7184      4.43%     91.93% |       13083      8.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total       162052                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |         227      0.84%      0.84% |        9488     35.20%     36.04% |        6932     25.72%     61.76% |        2726     10.11%     71.87% |        3085     11.44%     83.31% |        2595      9.63%     92.94% |         659      2.44%     95.39% |        1244      4.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total        26956                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |        1986      1.36%      1.36% |       46699     32.01%     33.37% |       40541     27.79%     61.15% |       14658     10.05%     71.20% |       10300      7.06%     78.26% |       10877      7.45%     85.71% |        7778      5.33%     91.04% |       13066      8.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total       145905                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |         200     21.93%     21.93% |         193     21.16%     43.09% |         189     20.72%     63.82% |          69      7.57%     71.38% |          64      7.02%     78.40% |          74      8.11%     86.51% |          60      6.58%     93.09% |          63      6.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total          912                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |          36     18.95%     18.95% |          38     20.00%     38.95% |          30     15.79%     54.74% |          20     10.53%     65.26% |          18      9.47%     74.74% |          10      5.26%     80.00% |          26     13.68%     93.68% |          12      6.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total          190                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         408     27.29%     27.29% |         158     10.57%     37.86% |         158     10.57%     48.43% |         149      9.97%     58.39% |         156     10.43%     68.83% |         157     10.50%     79.33% |         154     10.30%     89.63% |         155     10.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         1495                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |         109      5.32%      5.32% |         374     18.25%     23.57% |         367     17.91%     41.48% |         239     11.66%     53.15% |         239     11.66%     64.81% |         246     12.01%     76.82% |         237     11.57%     88.38% |         238     11.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total         2049                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |         334      0.89%      0.89% |       12425     33.22%     34.11% |        9786     26.17%     60.28% |        3831     10.24%     70.52% |        3989     10.67%     81.19% |        3499      9.36%     90.54% |        2022      5.41%     95.95% |        1515      4.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total        37401                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1005     35.36%     35.36% |         316     11.12%     46.48% |         288     10.13%     56.62% |         260      9.15%     65.76% |         236      8.30%     74.07% |         243      8.55%     82.62% |         252      8.87%     91.48% |         242      8.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         2842                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         340      0.26%      0.26% |       42938     33.23%     33.50% |       36904     28.56%     62.06% |       12920     10.00%     72.06% |        8772      6.79%     78.85% |        9350      7.24%     86.08% |        5795      4.49%     90.57% |       12184      9.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total       129203                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |           7     17.50%     17.50% |           7     17.50%     35.00% |           4     10.00%     45.00% |           6     15.00%     60.00% |           5     12.50%     72.50% |           4     10.00%     82.50% |           7     17.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total           40                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |          30     18.18%     18.18% |          37     22.42%     40.61% |          26     15.76%     56.36% |          19     11.52%     67.88% |          18     10.91%     78.79% |          10      6.06%     84.85% |          13      7.88%     92.73% |          12      7.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total          165                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         338     27.17%     27.17% |         132     10.61%     37.78% |         130     10.45%     48.23% |         125     10.05%     58.28% |         137     11.01%     69.29% |         130     10.45%     79.74% |         124      9.97%     89.71% |         128     10.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total         1244                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |          99      5.32%      5.32% |         330     17.73%     23.05% |         329     17.68%     40.73% |         220     11.82%     52.55% |         220     11.82%     64.37% |         226     12.14%     76.52% |         217     11.66%     88.18% |         220     11.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total         1861                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |         951      0.00%      0.00% |    34888211     18.75%     18.75% |    35048720     18.84%     37.58% |    23248604     12.49%     50.08% |    23275153     12.51%     62.59% |    23158396     12.45%     75.03% |    23176743     12.46%     87.49% |    23284457     12.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total    186081235                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |        2248      0.00%      0.00% |    51724741     19.04%     19.04% |    52303844     19.25%     38.29% |    33047496     12.16%     50.46% |    34281984     12.62%     63.08% |    33336069     12.27%     75.35% |    33736936     12.42%     87.77% |    33227172     12.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total    271660490                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          68     46.58%     46.58% |           9      6.16%     52.74% |          10      6.85%     59.59% |           9      6.16%     65.75% |          13      8.90%     74.66% |          14      9.59%     84.25% |          14      9.59%     93.84% |           9      6.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total          146                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |          13     12.75%     12.75% |          16     15.69%     28.43% |          17     16.67%     45.10% |          11     10.78%     55.88% |          15     14.71%     70.59% |          13     12.75%     83.33% |          11     10.78%     94.12% |           6      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total          102                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |          35      0.15%      0.15% |        8993     38.71%     38.86% |        6399     27.55%     66.41% |        2255      9.71%     76.12% |        2572     11.07%     87.19% |        2088      8.99%     96.18% |         148      0.64%     96.81% |         740      3.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total        23230                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |           6      6.45%      6.45% |          22     23.66%     30.11% |          29     31.18%     61.29% |           6      6.45%     67.74% |           6      6.45%     74.19% |           9      9.68%     83.87% |           9      9.68%     93.55% |           6      6.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total           93                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           0      0.00%      0.00% |           1     11.11%     11.11% |           2     22.22%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           6     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total            9                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           4      2.23%      2.23% |          22     12.29%     14.53% |          26     14.53%     29.05% |          24     13.41%     42.46% |          19     10.61%     53.07% |          27     15.08%     68.16% |          30     16.76%     84.92% |          27     15.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          179                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |        2980      0.36%      0.36% |      481705     58.62%     58.98% |      206913     25.18%     84.16% |       10312      1.25%     85.42% |        9944      1.21%     86.63% |       49556      6.03%     92.66% |       49455      6.02%     98.68% |       10855      1.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total       821720                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |       28112     95.50%     95.50% |         382      1.30%     96.79% |         108      0.37%     97.16% |         262      0.89%     98.05% |           0      0.00%     98.05% |         546      1.85%     99.90% |          28      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total        29438                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |         105      1.86%      1.86% |        1990     35.20%     37.06% |        1410     24.94%     62.00% |         125      2.21%     64.21% |          88      1.56%     65.77% |        1324     23.42%     89.19% |         532      9.41%     98.60% |          79      1.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total         5653                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |          99     21.11%     21.11% |         131     27.93%     49.04% |          92     19.62%     68.66% |          80     17.06%     85.71% |          13      2.77%     88.49% |          21      4.48%     92.96% |          20      4.26%     97.23% |          13      2.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total          469                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |         526      6.33%      6.33% |        1388     16.71%     23.04% |        1883     22.67%     45.71% |        1359     16.36%     62.07% |        1268     15.26%     77.33% |           2      0.02%     77.36% |        1255     15.11%     92.46% |         626      7.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total         8307                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |         194     96.04%     96.04% |           4      1.98%     98.02% |           4      1.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total          202                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |           5     35.71%     35.71% |           0      0.00%     35.71% |           2     14.29%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total           14                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          65     92.86%     92.86% |           4      5.71%     98.57% |           1      1.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           70                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |       21326      0.01%      0.01% |    41712859     18.61%     18.62% |    42067959     18.77%     37.38% |    28189736     12.58%     49.96% |    28160149     12.56%     62.52% |    27895138     12.44%     74.96% |    28010195     12.50%     87.46% |    28112330     12.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total    224169692                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |       20395      0.02%      0.02% |    19769937     18.81%     18.83% |    19781041     18.82%     37.64% |    13174079     12.53%     50.17% |    13194375     12.55%     62.72% |    12989001     12.36%     75.08% |    13013275     12.38%     87.46% |    13185289     12.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total    105127392                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         211     65.73%     65.73% |          12      3.74%     69.47% |          12      3.74%     73.21% |          19      5.92%     79.13% |          20      6.23%     85.36% |          17      5.30%     90.65% |          21      6.54%     97.20% |           9      2.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total          321                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |          13      0.01%      0.01% |       44344     33.98%     33.99% |       37760     28.93%     62.92% |       12489      9.57%     72.49% |        8291      6.35%     78.84% |       10120      7.75%     86.59% |        5781      4.43%     91.02% |       11717      8.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total       130515                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |           0      0.00%      0.00% |         167     27.07%     27.07% |         156     25.28%     52.35% |          63     10.21%     62.56% |          58      9.40%     71.96% |          65     10.53%     82.50% |          51      8.27%     90.76% |          57      9.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total          617                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |           9      4.81%      4.81% |          44     23.53%     28.34% |          38     20.32%     48.66% |          19     10.16%     58.82% |          19     10.16%     68.98% |          20     10.70%     79.68% |          20     10.70%     90.37% |          18      9.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total          187                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |          80      4.18%      4.18% |         273     14.26%     18.43% |         279     14.57%     33.00% |         243     12.69%     45.69% |         261     13.63%     59.32% |         253     13.21%     72.53% |         263     13.73%     86.27% |         263     13.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         1915                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |         990     86.16%     86.16% |          69      6.01%     92.17% |          37      3.22%     95.39% |          35      3.05%     98.43% |           1      0.09%     98.52% |           8      0.70%     99.22% |           9      0.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         1149                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         135      0.56%      0.56% |        9119     37.59%     38.15% |        6558     27.04%     65.19% |        2378      9.80%     74.99% |        2696     11.11%     86.11% |        2220      9.15%     95.26% |         286      1.18%     96.44% |         864      3.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total        24256                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |         212      1.61%      1.61% |        3306     25.13%     26.74% |        3228     24.53%     51.27% |        1453     11.04%     62.31% |        1293      9.83%     72.14% |        1279      9.72%     81.86% |        1736     13.19%     95.05% |         651      4.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total        13158                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |         381      0.29%      0.29% |       43150     33.09%     33.38% |       37121     28.47%     61.85% |       13070     10.02%     71.87% |        8909      6.83%     78.70% |        9502      7.29%     85.99% |        5942      4.56%     90.54% |       12331      9.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total       130406                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          68     46.58%     46.58% |           9      6.16%     52.74% |          10      6.85%     59.59% |           9      6.16%     65.75% |          13      8.90%     74.66% |          14      9.59%     84.25% |          14      9.59%     93.84% |           9      6.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total          146                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |          66     29.60%     29.60% |          26     11.66%     41.26% |          28     12.56%     53.81% |          18      8.07%     61.88% |          26     11.66%     73.54% |          18      8.07%     81.61% |          20      8.97%     90.58% |          21      9.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          223                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |          12      1.76%      1.76% |          66      9.69%     11.45% |          80     11.75%     23.20% |          92     13.51%     36.71% |         110     16.15%     52.86% |         112     16.45%     69.31% |         104     15.27%     84.58% |         105     15.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          681                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         260     76.47%     76.47% |          40     11.76%     88.24% |          22      6.47%     94.71% |          15      4.41%     99.12% |           1      0.29%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           2      0.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          340                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total           13                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |           0      0.00%      0.00% |          30     28.85%     28.85% |          15     14.42%     43.27% |          13     12.50%     55.77% |          18     17.31%     73.08% |          10      9.62%     82.69% |           6      5.77%     88.46% |          12     11.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total          104                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |          17     35.42%     35.42% |           7     14.58%     50.00% |          11     22.92%     72.92% |           6     12.50%     85.42% |           0      0.00%     85.42% |           0      0.00%     85.42% |           7     14.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total           48                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |          41      3.41%      3.41% |         212     17.62%     21.03% |         217     18.04%     39.07% |         150     12.47%     51.54% |         137     11.39%     62.93% |         152     12.64%     75.56% |         147     12.22%     87.78% |         147     12.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total         1203                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |          58      8.81%      8.81% |         118     17.93%     26.75% |         112     17.02%     43.77% |          70     10.64%     54.41% |          83     12.61%     67.02% |          74     11.25%     78.27% |          70     10.64%     88.91% |          73     11.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total          658                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |        1707      4.10%      4.10% |       12910     30.99%     35.09% |       10230     24.56%     59.65% |        4235     10.17%     69.82% |        4380     10.52%     80.34% |        3882      9.32%     89.66% |        2411      5.79%     95.45% |        1897      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total        41652                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |         507      0.39%      0.39% |       43277     32.98%     33.37% |       37243     28.38%     61.75% |       13149     10.02%     71.78% |        9005      6.86%     78.64% |        9590      7.31%     85.95% |        6026      4.59%     90.54% |       12413      9.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total       131210                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |         733      0.52%      0.52% |       45903     32.87%     33.40% |       39803     28.50%     61.90% |       13911      9.96%     71.86% |        9617      6.89%     78.75% |       10187      7.30%     86.04% |        7087      5.08%     91.12% |       12400      8.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total       139641                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         211     65.73%     65.73% |          12      3.74%     69.47% |          12      3.74%     73.21% |          19      5.92%     79.13% |          20      6.23%     85.36% |          17      5.30%     90.65% |          21      6.54%     97.20% |           9      2.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total          321                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          60     26.43%     26.43% |          29     12.78%     39.21% |          27     11.89%     51.10% |          21      9.25%     60.35% |          28     12.33%     72.69% |          26     11.45%     84.14% |          20      8.81%     92.95% |          16      7.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          227                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |         646     34.66%     34.66% |         332     17.81%     52.47% |         256     13.73%     66.20% |         228     12.23%     78.43% |         108      5.79%     84.23% |         112      6.01%     90.24% |         112      6.01%     96.24% |          70      3.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total         1864                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          18     14.63%     14.63% |          11      8.94%     23.58% |          14     11.38%     34.96% |          19     15.45%     50.41% |          15     12.20%     62.60% |          16     13.01%     75.61% |          19     15.45%     91.06% |          11      8.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total          123                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |         311     44.11%     44.11% |         134     19.01%     63.12% |          95     13.48%     76.60% |          82     11.63%     88.23% |          20      2.84%     91.06% |          23      3.26%     94.33% |          28      3.97%     98.30% |          12      1.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total          705                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1356     78.47%     78.47% |         136      7.87%     86.34% |          89      5.15%     91.49% |          77      4.46%     95.95% |          15      0.87%     96.82% |          18      1.04%     97.86% |          28      1.62%     99.48% |           9      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total         1728                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |          37      5.25%      5.25% |         209     29.65%     34.89% |         185     26.24%     61.13% |          60      8.51%     69.65% |          59      8.37%     78.01% |          40      5.67%     83.69% |          74     10.50%     94.18% |          41      5.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total          705                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |         478      4.70%      4.70% |        1428     14.04%     18.74% |        1503     14.78%     33.52% |        1288     12.66%     46.18% |        1363     13.40%     59.59% |        1386     13.63%     73.22% |        1357     13.34%     86.56% |        1367     13.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        10170                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |         112     18.33%     18.33% |         154     25.20%     43.54% |         116     18.99%     62.52% |          95     15.55%     78.07% |          34      5.56%     83.63% |          39      6.38%     90.02% |          35      5.73%     95.74% |          26      4.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total          611                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |          81     36.16%     36.16% |          12      5.36%     41.52% |          17      7.59%     49.11% |          22      9.82%     58.93% |          22      9.82%     68.75% |          26     11.61%     80.36% |          25     11.16%     91.52% |          19      8.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total          224                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |          68     41.72%     41.72% |          10      6.13%     47.85% |          14      8.59%     56.44% |          11      6.75%     63.19% |          14      8.59%     71.78% |          16      9.82%     81.60% |          18     11.04%     92.64% |          12      7.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total          163                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1433     27.57%     27.57% |         547     10.53%     38.10% |         556     10.70%     48.80% |         523     10.06%     58.86% |         535     10.29%     69.16% |         531     10.22%     79.37% |         547     10.53%     89.90% |         525     10.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         5197                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         439      5.92%      5.92% |        1226     16.55%     22.47% |        1223     16.50%     38.97% |         902     12.17%     51.15% |         902     12.17%     63.32% |         913     12.32%     75.64% |         913     12.32%     87.96% |         892     12.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         7410                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          17      0.07%      0.07% |        8979     38.84%     38.92% |        6396     27.67%     66.58% |        2239      9.69%     76.27% |        2556     11.06%     87.33% |        2076      8.98%     96.31% |         131      0.57%     96.87% |         723      3.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total        23117                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          68     44.74%     44.74% |          10      6.58%     51.32% |          11      7.24%     58.55% |          10      6.58%     65.13% |          13      8.55%     73.68% |          15      9.87%     83.55% |          15      9.87%     93.42% |          10      6.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total          152                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |          13      9.15%      9.15% |          23     16.20%     25.35% |          24     16.90%     42.25% |          15     10.56%     52.82% |          21     14.79%     67.61% |          18     12.68%     80.28% |          15     10.56%     90.85% |          13      9.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total          142                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |         134     36.12%     36.12% |          98     26.42%     62.53% |          69     18.60%     81.13% |          41     11.05%     92.18% |           9      2.43%     94.61% |           6      1.62%     96.23% |           9      2.43%     98.65% |           5      1.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total          371                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           2     25.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total            8                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          60     26.43%     26.43% |          29     12.78%     39.21% |          27     11.89%     51.10% |          21      9.25%     60.35% |          28     12.33%     72.69% |          26     11.45%     84.14% |          20      8.81%     92.95% |          16      7.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total          227                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |         692     96.24%     96.24% |           5      0.70%     96.94% |           4      0.56%     97.50% |           3      0.42%     97.91% |           2      0.28%     98.19% |           2      0.28%     98.47% |           9      1.25%     99.72% |           2      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total          719                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         108     25.59%     25.59% |         124     29.38%     54.98% |          83     19.67%     74.64% |          71     16.82%     91.47% |          10      2.37%     93.84% |          12      2.84%     96.68% |          11      2.61%     99.29% |           3      0.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          422                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          90     22.39%     22.39% |         124     30.85%     53.23% |          83     20.65%     73.88% |          71     17.66%     91.54% |           9      2.24%     93.78% |          11      2.74%     96.52% |          11      2.74%     99.25% |           3      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          402                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |          41      0.03%      0.03% |       45898     33.04%     33.07% |       39799     28.65%     61.72% |       13908     10.01%     71.73% |        9615      6.92%     78.65% |       10185      7.33%     85.98% |        7078      5.09%     91.08% |       12398      8.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total       138922                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         202     54.89%     54.89% |          19      5.16%     60.05% |          21      5.71%     65.76% |          28      7.61%     73.37% |          23      6.25%     79.62% |          26      7.07%     86.68% |          30      8.15%     94.84% |          19      5.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total          368                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |         123      0.95%      0.95% |        3286     25.34%     26.29% |        3209     24.75%     51.04% |        1432     11.04%     62.08% |        1280      9.87%     71.95% |        1269      9.79%     81.74% |        1724     13.30%     95.03% |         644      4.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total        12967                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |           0      0.00%      0.00% |       42041     34.00%     34.00% |       36008     29.12%     63.13% |       12236      9.90%     73.02% |        8089      6.54%     79.56% |        8661      7.01%     86.57% |        5096      4.12%     90.69% |       11509      9.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total       123640                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          18     14.88%     14.88% |          11      9.09%     23.97% |          14     11.57%     35.54% |          19     15.70%     51.24% |          14     11.57%     62.81% |          15     12.40%     75.21% |          19     15.70%     90.91% |          11      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         221     72.94%     72.94% |          10      3.30%     76.24% |          12      3.96%     80.20% |          11      3.63%     83.83% |          11      3.63%     87.46% |          12      3.96%     91.42% |          17      5.61%     97.03% |           9      2.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          303                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1356     78.47%     78.47% |         136      7.87%     86.34% |          89      5.15%     91.49% |          77      4.46%     95.95% |          15      0.87%     96.82% |          18      1.04%     97.86% |          28      1.62%     99.48% |           9      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1728                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          37      5.25%      5.25% |         209     29.65%     34.89% |         185     26.24%     61.13% |          60      8.51%     69.65% |          59      8.37%     78.01% |          40      5.67%     83.69% |          74     10.50%     94.18% |          41      5.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total          705                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |          39      1.41%      1.41% |         202      7.31%      8.72% |         282     10.21%     18.93% |         386     13.97%     32.90% |         461     16.68%     49.58% |         473     17.12%     66.70% |         445     16.11%     82.81% |         475     17.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2763                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         439      5.93%      5.93% |        1226     16.55%     22.48% |        1221     16.48%     38.96% |         902     12.18%     51.14% |         902     12.18%     63.32% |         913     12.33%     75.64% |         912     12.31%     87.96% |         892     12.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7407                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |          81     36.16%     36.16% |          12      5.36%     41.52% |          17      7.59%     49.11% |          22      9.82%     58.93% |          22      9.82%     68.75% |          26     11.61%     80.36% |          25     11.16%     91.52% |          19      8.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total          224                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |          68     41.72%     41.72% |          10      6.13%     47.85% |          14      8.59%     56.44% |          11      6.75%     63.19% |          14      8.59%     71.78% |          16      9.82%     81.60% |          18     11.04%     92.64% |          12      7.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total          163                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |          13      9.15%      9.15% |          23     16.20%     25.35% |          24     16.90%     42.25% |          15     10.56%     52.82% |          21     14.79%     67.61% |          18     12.68%     80.28% |          15     10.56%     90.85% |          13      9.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total          142                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |          13      9.15%      9.15% |          23     16.20%     25.35% |          24     16.90%     42.25% |          15     10.56%     52.82% |          21     14.79%     67.61% |          18     12.68%     80.28% |          15     10.56%     90.85% |          13      9.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total          142                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         108     25.59%     25.59% |         124     29.38%     54.98% |          83     19.67%     74.64% |          71     16.82%     91.47% |          10      2.37%     93.84% |          12      2.84%     96.68% |          11      2.61%     99.29% |           3      0.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          422                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |          90     22.28%     22.28% |         124     30.69%     52.97% |          83     20.54%     73.51% |          71     17.57%     91.09% |          10      2.48%     93.56% |          12      2.97%     96.53% |          11      2.72%     99.26% |           3      0.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          404                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         193     63.70%     63.70% |          12      3.96%     67.66% |          12      3.96%     71.62% |          19      6.27%     77.89% |          20      6.60%     84.49% |          17      5.61%     90.10% |          21      6.93%     97.03% |           9      2.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total          303                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         202     54.89%     54.89% |          19      5.16%     60.05% |          21      5.71%     65.76% |          28      7.61%     73.37% |          23      6.25%     79.62% |          26      7.07%     86.68% |          30      8.15%     94.84% |          19      5.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total          368                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |           9     13.85%     13.85% |           7     10.77%     24.62% |           9     13.85%     38.46% |           9     13.85%     52.31% |           3      4.62%     56.92% |           9     13.85%     70.77% |           9     13.85%     84.62% |          10     15.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total           65                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS           5211      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           7410      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE          160      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data          9079      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data            269      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean          436      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock            705      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock         9298      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS         1795      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         7284      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS         2619      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE          160      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS          705      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX          123      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           67      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data         1728      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data           67      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         7284      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock          163      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS            5      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         9135      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data          248      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean          411      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           46      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           21      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           25      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock          659      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    411110061                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.000911                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.000192                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     0.267367                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   411109711    100.00%    100.00% |         188      0.00%    100.00% |         150      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    411110061                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    411072647                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   411072647    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    411072647                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples        37414                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    11.009970                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean     8.288875                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    26.178491                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       37064     99.06%     99.06% |         188      0.50%     99.57% |         150      0.40%     99.97% |          10      0.03%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total        37414                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    103173301                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.041532                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.016639                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     2.015338                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   103171610    100.00%    100.00% |        1621      0.00%    100.00% |           2      0.00%    100.00% |          14      0.00%    100.00% |          51      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    103173301                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    103042853                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.019876                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.013849                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.166133                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   103042838    100.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    103042853                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       130448                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    18.148688                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean     8.908931                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    53.829036                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |      128763     98.71%     98.71% |        1615      1.24%     99.95% |           2      0.00%     99.95% |          14      0.01%     99.96% |          51      0.04%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       130448                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    271692992                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.001137                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000046                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     0.499703                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   271692773    100.00%    100.00% |         208      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    271692992                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    271689928                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   271689928    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    271689928                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         3064                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   101.782637                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    57.292203                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   109.492933                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        2845     92.85%     92.85% |         208      6.79%     99.64% |           1      0.03%     99.67% |           5      0.16%     99.84% |           4      0.13%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         3064                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      1778850                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.018810                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.011201                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     0.821112                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     1778830    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      1778850                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1778823                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.016130                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.011126                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.215804                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     1778821    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      1778823                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples           27                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   177.592593                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   136.280752                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   102.783663                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |           9     33.33%     33.33% |           1      3.70%     37.04% |           0      0.00%     37.04% |          12     44.44%     81.48% |           3     11.11%     92.59% |           2      7.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total           27                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       155723                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.026599                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.001898                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     1.469598                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      155653     99.96%     99.96% |          64      0.04%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       155723                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       155646                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      155646    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       155646                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           77                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    54.792208                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    46.323990                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    38.665004                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           7      9.09%      9.09% |          64     83.12%     92.21% |           3      3.90%     96.10% |           1      1.30%     97.40% |           0      0.00%     97.40% |           0      0.00%     97.40% |           0      0.00%     97.40% |           1      1.30%     98.70% |           0      0.00%     98.70% |           1      1.30%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           77                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       155723                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      155723    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       155723                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       155723                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      155723    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       155723                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       380000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    41.854830                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples         2536                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.992902                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.083965                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0            18      0.71%      0.71% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1          2518     99.29%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total         2536                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits        45757                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses          796                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses        46553                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits        30360                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1071                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses        31431                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count         2536                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time       351312                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   138.529968                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count         3270                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time       806684                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   246.692355                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count        77984                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count          553                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         1679                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams           59                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested          553                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits          211                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          120                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed           21                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples        56353                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.991482                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.091899                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0           480      0.85%      0.85% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1         55873     99.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total        56353                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits     96854702                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses        55584                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses     96910286                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits     51725123                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          342                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses     51725465                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count        56353                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.000739                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time      7497666                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   133.048214                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count       102256                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000992                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time     25600310                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   250.355089                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count    148635751                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.505556                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count          570                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved        55679                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           37                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested          570                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits          192                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits          238                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            9                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples        47601                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.992290                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.087468                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0           367      0.77%      0.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1         47234     99.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total        47601                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits     97106043                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses        46917                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses     97152960                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits     52303952                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          316                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses     52304268                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count        47601                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.000624                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time      6350182                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   133.404382                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count        87404                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000844                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time     21576932                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   246.864354                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count    149457228                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.508350                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count          555                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved        46978                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           36                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested          555                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits          176                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits          245                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            9                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples        17498                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.990856                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.095188                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0           160      0.91%      0.91% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1         17338     99.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total        17498                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits     64622856                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses        16910                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses     64639766                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits     33047758                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          278                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses     33048036                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count        17498                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.000230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time      2348226                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   134.199680                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count        31409                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time      7739348                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   246.405425                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count     97687802                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.332266                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count          408                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved        17011                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams           29                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested          408                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits          137                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits          168                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            6                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples        13439                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.992113                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.088464                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0           106      0.79%      0.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1         13333     99.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total        13439                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits     64639709                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses        12911                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses     64652620                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits     34281984                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses          262                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses     34282246                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count        13439                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time      1796800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   133.700424                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count        23056                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time      5680560                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   246.380985                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count     98934866                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.336508                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count          413                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved        12997                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           25                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested          413                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits          161                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits          163                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            7                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples        13528                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.993199                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.082189                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0            92      0.68%      0.68% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1         13436     99.32%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total        13528                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits     64093415                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses        13015                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses     64106430                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits     33336615                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses          261                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses     33336876                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count        13528                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time      1825722                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   134.958752                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count        23715                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time      5680290                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   239.523087                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count     97443306                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.331435                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count          413                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved        13092                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams           27                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested          413                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits          148                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          170                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            5                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples         8493                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.993289                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.081653                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0            57      0.67%      0.67% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1          8436     99.33%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total         8493                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits     64250200                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses         7978                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses     64258178                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits     33736964                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses          272                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses     33737236                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count         8493                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time      1153378                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   135.803367                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count        15580                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time      3866046                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   248.141592                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count     97995414                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.333313                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved         8069                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams           30                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested          417                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits          144                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          167                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            6                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples        14345                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.991565                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.091457                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0           121      0.84%      0.84% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1         14224     99.16%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total        14345                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits     64593010                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses        13855                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses     64606865                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits     33227172                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses          263                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses     33227435                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count        14345                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time      1883952                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   131.331614                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count        26745                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000255                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time      6339448                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   237.033016                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count     97834300                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.332765                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count          405                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved        13941                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams           27                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested          405                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits          144                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits          168                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            6                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples         2409                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.746368                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.473617                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7         2387     99.09%     99.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15           10      0.42%     99.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23            5      0.21%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31            2      0.08%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39            4      0.17%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47            1      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         2409                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits          274                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses         1940                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses         2214                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count          389                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time       646000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          323                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time  1660.668380                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count         1939                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count         2020                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count          700                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count         1900                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples         1969                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     1.516506                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     5.965165                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15         1911     97.05%     97.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31           37      1.88%     98.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47           12      0.61%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63            4      0.20%     99.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79            4      0.20%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            1      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total         1969                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits        54404                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses         1783                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses        56187                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count          174                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time       332000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count          166                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time  1908.045977                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count         1783                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count         1795                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count          308                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count         1581                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.delayHistogram::samples         1946                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     1.807811                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     6.677134                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15         1870     96.09%     96.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31           45      2.31%     98.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47           17      0.87%     99.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63            9      0.46%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            5      0.26%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         1946                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits        45682                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses         1791                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses        47473                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time       256000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count          128                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time  1882.352941                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count         1791                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count         1810                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count         1509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples         1580                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     2.126582                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     6.318879                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15         1499     94.87%     94.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31           58      3.67%     98.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47           18      1.14%     99.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63            4      0.25%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79            1      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         1580                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits        15948                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses         1436                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses        17384                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count          122                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time       228000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count          114                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time  1868.852459                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count         1436                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count         1458                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count          204                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count         1050                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples         1536                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     2.647135                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     7.757596                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15         1430     93.10%     93.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31           74      4.82%     97.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47           24      1.56%     99.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63            4      0.26%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79            4      0.26%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total         1536                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits        11934                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses         1451                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses        13385                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count           63                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time       108000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count           54                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time  1714.285714                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count         1451                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count         1473                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count           83                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples         1551                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean     2.514507                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     7.563982                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15         1450     93.49%     93.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31           57      3.68%     97.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47           39      2.51%     99.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63            3      0.19%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79            2      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total         1551                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits        12012                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses         1460                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses        13472                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time       112000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count           56                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time  1723.076923                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count         1460                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count         1486                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count           88                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count          987                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples         1570                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean     2.299363                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     7.391074                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-15         1481     94.33%     94.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::16-31           53      3.38%     97.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-47           27      1.72%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::48-63            6      0.38%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-79            3      0.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total         1570                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits         6960                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses         1477                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses         8437                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time       112000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count           56                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time  1671.641791                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count         1477                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count         1503                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count           95                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count         1032                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples         1487                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean     1.950235                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     6.426744                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-15         1408     94.69%     94.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::16-31           51      3.43%     98.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-47           25      1.68%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::48-63            2      0.13%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-79            1      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total         1487                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits        12881                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses         1429                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses        14310                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count           39                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time        70000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count           35                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time  1794.871795                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count         1429                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count         1448                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count           51                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.delayHistogram::samples        32553                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     0.719473                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.871802                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15        32254     99.08%     99.08% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31          198      0.61%     99.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47           52      0.16%     99.85% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63           24      0.07%     99.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79           22      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        32553                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000105                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count          991                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time        69500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           15                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     5.444149                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         2782                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses         9984                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        12766                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         9784                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        10003                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control           65535                       (Unspecified)
system.ruby.network.msg_byte.Control           524280                       (Unspecified)
system.ruby.network.msg_count.Request_Control         3101                       (Unspecified)
system.ruby.network.msg_byte.Request_Control        24808                       (Unspecified)
system.ruby.network.msg_count.Response_Data        67093                       (Unspecified)
system.ruby.network.msg_byte.Response_Data      4830696                       (Unspecified)
system.ruby.network.msg_count.Response_Control        31170                       (Unspecified)
system.ruby.network.msg_byte.Response_Control       249360                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count         1939                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count          700                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count         1900                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count         1783                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count          308                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count         1581                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count         1791                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count         1509                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count         1436                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count          204                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count         1050                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count         1451                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count           83                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count         1460                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count           88                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count          987                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count         1477                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count           95                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count         1032                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count         1429                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count           51                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count          991                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count         2020                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count          389                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count         1795                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count          174                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count         1810                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count         1458                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count          122                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count         1473                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count           63                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count         1486                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count         1503                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count         1448                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count           39                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count         9784                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count        10003                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.003910                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0         1939                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0        15512                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2          389                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2         3112                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1         2511                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1       180792                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1          209                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2         1900                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1         1672                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2        15200                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count         2020                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count          389                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count         1939                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time       117500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time    60.598247                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count          700                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time      1820000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time         2600                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count         1900                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization  8688.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.005026                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count         2409                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes       139016                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes       119744                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy         7486                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2          389                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2         3112                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1         1871                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1       134712                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1          149                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1         1192                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization  4829.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.002794                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count         4539                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes        77272                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes        40960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time      1937500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy         2737                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time   426.856136                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0         1939                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0        15512                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1          640                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1        46080                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1           60                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2         1900                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1          480                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2        15200                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.003190                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0         1783                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0        14264                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2          174                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2         1392                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1         2052                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1       147744                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1           51                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2         1581                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1          408                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2        12648                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count         1795                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count          174                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count         1783                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time       151500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time    84.969153                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count          308                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time       828000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  2688.311688                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count         1581                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.316256                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization  8076.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.004672                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count         1969                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes       129224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes       113472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy         7093                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2          174                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2         1392                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1         1773                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1       127656                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1           22                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1          176                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization         2952                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.001708                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count         3672                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes        47232                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes        17856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time       980000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy         1223                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   266.884532                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0         1783                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0        14264                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1          279                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1        20088                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1           29                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2         1581                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1          232                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2        12648                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.003086                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0         1791                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0        14328                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2          136                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2         1088                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1         1983                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1       142776                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1           58                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2         1509                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1          464                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2        12072                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count         1810                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count         1791                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time    26.800670                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time       433500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time  1876.623377                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count         1509                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization         8089                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.004679                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count         1946                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes       129424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes       113856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy         7116                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2          136                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2         1088                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1         1779                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1       128088                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1           31                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1          248                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization  2581.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.001493                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count         3531                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes        41304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes        13056                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time       481500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy          881                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   136.363636                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0         1791                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0        14328                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1          204                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1        14688                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1           27                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2         1509                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1          216                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2        12072                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.002478                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0         1436                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0        11488                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2          122                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2          976                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1         1608                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1       115776                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1           54                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2         1050                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1          432                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2         8400                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count         1458                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count          122                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count         1436                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time        42500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time    29.596100                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count          204                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time       477000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time  2338.235294                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count         1050                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization         6490                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.003754                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count         1580                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes       103840                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes        91200                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy         5700                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2          122                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2          976                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1         1425                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1       102600                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1           33                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1          264                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization         2077                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.001201                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count         2690                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes        33232                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes        11712                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time       519500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy          793                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   193.122677                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0         1436                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0        11488                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1          183                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1        13176                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1           21                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2         1050                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1          168                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2         8400                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.002313                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0         1451                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0        11608                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2           63                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2          504                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1         1492                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1       107424                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2          990                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1          512                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2         7920                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count         1473                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count           63                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count         1451                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time        35000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time    24.121296                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count           83                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time        40500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   487.951807                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count          990                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization         6516                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.003769                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count         1536                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes       104256                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes        91968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy         5748                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2           63                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2          504                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1         1437                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1       103464                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1           36                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1          288                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization         1482                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.000857                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count         2524                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes        23712                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes         3520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time        75500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy          256                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time    29.912837                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0         1451                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0        11608                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1           55                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1         3960                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1           28                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2          990                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1          224                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2         7920                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.002333                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0         1460                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0        11680                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2           65                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2          520                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1         1506                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1       108432                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1           68                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2          987                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1          544                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2         7896                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count         1486                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count         1460                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time        38500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time    26.369863                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count           88                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   545.454545                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count          987                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization  6551.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.003790                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count         1551                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes       104824                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes        92416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy         5776                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2           65                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2          520                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1         1444                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1       103968                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1           42                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1          336                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization  1515.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.000877                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count         2535                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes        24248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes         3968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time        86500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy          286                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time    34.122288                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0         1460                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0        11680                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1           62                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1         4464                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1           26                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2          987                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1          208                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2         7896                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.002379                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0         1477                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0        11816                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2           67                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2          536                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1         1535                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1       110520                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1           63                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2         1032                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1          504                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2         8256                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count         1503                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count         1477                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time    23.019634                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count           95                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time       115500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time  1215.789474                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count         1032                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization         6625                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.003832                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count         1570                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes       106000                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes        93440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy         5840                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2           67                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2          536                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1         1460                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1       105120                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1           43                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1          344                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization         1602                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.000927                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count         2604                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes        25632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes         4800                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time       149500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy          337                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time    57.411674                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0         1477                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0        11816                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1           75                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1         5400                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1           20                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2         1032                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1          160                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2         8256                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.002247                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0         1429                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0        11432                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2           39                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1         1452                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1       104544                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1           47                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2          954                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1          376                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2         7632                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count         1448                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count           39                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count         1429                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time    24.842547                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count           51                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time        24000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   470.588235                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count          954                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization  6411.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.003709                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count         1487                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes       102584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes        90688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy         5668                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2           39                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1         1417                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1       102024                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1           31                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1          248                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization         1357                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.000785                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count         2434                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes        21712                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes         2240                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time        59500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy          176                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time    24.445357                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0         1429                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0        11432                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1           35                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1         2520                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2          954                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1          128                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2         7632                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.percent_links_utilized     0.032735                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0        21845                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0       174760                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2          991                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2         7928                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1        21485                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1      1546920                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1          160                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2        10003                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1         1280                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2        80024                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count         9784                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count        10003                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time      2898500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time   319.253222                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count        11861                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.000118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time      4258000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   358.991653                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count          991                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     1.009082                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization 55412.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.032054                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count        32553                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes       886600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes       626176                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy        39288                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0        12766                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0       102128                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1         9784                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1       704448                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2        10003                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2        80024                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 57769.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     0.033417                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count        21931                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes       924312                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes       748864                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time      7157500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy        47583                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   326.364507                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0         9079                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0        72632                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2          991                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2         7928                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1        11701                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1       842472                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1          160                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1         1280                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.013129                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0         9079                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0        72632                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1         9079                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1       653688                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization  4539.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.002626                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count         9079                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes        72632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0         9079                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0        72632                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization 40855.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.023633                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count         9079                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes       653688                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes       581056                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy        36316                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1         9079                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1       653688                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.001997                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0        21845                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0       174760                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2         1055                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2         8440                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1        22390                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1      1612080                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1          387                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2        10003                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1         3096                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2        80024                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count         2020                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     4.455446                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count          389                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count         1795                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time        18000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    10.027855                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count          174                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count         1810                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    15.193370                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count         1458                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    13.374486                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count          122                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count         1473                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time        18000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time    12.219959                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count           63                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count         1486                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time     8.411844                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count         1503                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time    12.974052                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count         1448                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     4.488950                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count           39                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time      2446000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   191.602695                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count         9784                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time       260000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    26.573998                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count        10003                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.699790                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count         9079                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization  8688.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.005026                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count         2409                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes       139016                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes       119744                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time         9000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy         7489                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     3.735990                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2          389                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2         3112                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         1871                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1       134712                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1          149                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1         1192                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization  8076.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.004672                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count         1969                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes       129224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes       113472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time        18000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy         7094                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     9.141696                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2          174                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2         1392                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1         1773                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1       127656                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1           22                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1          176                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization         8089                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.004679                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count         1946                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes       129424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes       113856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time        27500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy         7120                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time    14.131552                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2          136                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2         1088                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1         1779                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1       128088                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1           31                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1          248                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization         6490                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.003754                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count         1580                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes       103840                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes        91200                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time        19500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy         5708                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time    12.341772                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2          122                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2          976                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1         1425                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1       102600                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1           33                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1          264                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization         6516                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.003769                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count         1536                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes       104256                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes        91968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time        18000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy         5751                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time    11.718750                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2           63                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2          504                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1         1437                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1       103464                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1           36                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1          288                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization  6551.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.003790                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count         1551                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes       104824                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes        92416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time        12500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy         5780                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time     8.059317                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2           65                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2          520                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1         1444                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1       103968                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1           42                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1          336                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization         6625                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.003832                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count         1570                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes       106000                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes        93440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time        19500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy         5845                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time    12.420382                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2           67                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2          536                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1         1460                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1       105120                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1           43                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1          344                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization  6411.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.003709                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count         1487                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes       102584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes        90688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time         6500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy         5670                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     4.371217                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2           39                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2          312                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1         1417                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1       102024                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1           31                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1          248                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.acc_link_utilization 55412.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.032054                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count        32553                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes       886600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes       626176                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time      2713000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy        40265                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    83.341013                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0        12766                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0       102128                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1         9784                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1       704448                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2        10003                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2        80024                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization  4539.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.002626                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count         9079                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes        72632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0         9079                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        72632                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  86437339464                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
