# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config  -id {BD 41-968}  -string {{xillybus_S_AXI}}  -new_severity {INFO} 
set_msg_config  -id {BD 41-967}  -string {{xillybus_ip_0/xillybus_M_AXI}}  -new_severity {INFO} 
set_msg_config  -id {BD 41-967}  -string {{xillybus_ip_0/xillybus_S_AXI}}  -new_severity {INFO} 
set_msg_config  -id {BD 41-678}  -string {{xillybus_S_AXI/Reg}}  -new_severity {INFO} 
set_msg_config  -id {BD 41-1356}  -string {{xillybus_S_AXI/Reg}}  -new_severity {INFO} 
set_msg_config  -id {BD 41-759}  -string {{xlconcat_0/In}}  -new_severity {INFO} 
set_msg_config  -id {Netlist 29-160}  -string {{vivado_system_processing_system7}}  -new_severity {INFO} 
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.cache/wt [current_project]
set_property parent.project_path D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths d:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1 [current_project]
set_property ip_output_repo d:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.cache/ip [current_project]
set_property ip_cache_permissions disable [current_project]
read_ip D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo.xci
set_property is_locked true [get_files D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo.xci]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top vga_fifo -part xc7z020clg484-1 -mode out_of_context
rename_ref -prefix_all vga_fifo_
write_checkpoint -noxdef vga_fifo.dcp
catch { report_utilization -file vga_fifo_utilization_synth.rpt -pb vga_fifo_utilization_synth.pb }
if { [catch {
  file copy -force D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.runs/vga_fifo_synth_1/vga_fifo.dcp D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo.dcp
} _RESULT ] } { 
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}
if { [catch {
  write_verilog -force -mode synth_stub D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}
if { [catch {
  write_vhdl -force -mode synth_stub D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}
if { [catch {
  write_verilog -force -mode funcsim D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo_funcsim.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}
if { [catch {
  write_vhdl -force -mode funcsim D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/vivado-essentials/vga_fifo/vga_fifo_funcsim.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}
