Analysis & Synthesis report for mips_uni
Sun Mar 31 19:29:18 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for inst_mem:imem|LPM_ROM:rom|altrom:srom|altsyncram:rom_block|altsyncram_q801:auto_generated
 14. Source assignments for data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated
 15. Parameter Settings for User Entity Instance: reg:pc
 16. Parameter Settings for User Entity Instance: inst_mem:imem
 17. Parameter Settings for User Entity Instance: inst_mem:imem|LPM_ROM:rom
 18. Parameter Settings for User Entity Instance: adder:add4
 19. Parameter Settings for User Entity Instance: mux_2:mux_ireg
 20. Parameter Settings for User Entity Instance: breg:bcoreg
 21. Parameter Settings for User Entity Instance: mux_2:mux_ula
 22. Parameter Settings for User Entity Instance: ulamips:alu
 23. Parameter Settings for User Entity Instance: adder:addpc
 24. Parameter Settings for User Entity Instance: mux_2:mux_branch
 25. Parameter Settings for User Entity Instance: mux_2:mux_pc
 26. Parameter Settings for User Entity Instance: mux_2:mux_reg
 27. Parameter Settings for User Entity Instance: data_mem:mem_d|altsyncram:altsyncram_component
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "mux_2:mux_pc"
 30. Port Connectivity Checks: "adder:addpc"
 31. Port Connectivity Checks: "control:ctr_mips"
 32. Port Connectivity Checks: "adder:add4"
 33. Port Connectivity Checks: "reg:pc"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 31 19:29:18 2013    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; mips_uni                                 ;
; Top-level Entity Name              ; mips_uni                                 ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 2,788                                    ;
;     Total combinational functions  ; 1,796                                    ;
;     Dedicated logic registers      ; 1,055                                    ;
; Total registers                    ; 1055                                     ;
; Total pins                         ; 35                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 16,384                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; mips_uni           ; mips_uni           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; mips_rom.mif                     ; yes             ; User Memory Initialization File        ; C:/Users/Ricardo/Documents/Altera/mips_uni/mips_rom.mif              ;         ;
; control.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/control.vhd               ;         ;
; adder.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/adder.vhd                 ;         ;
; breg.vhd                         ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/breg.vhd                  ;         ;
; mips_uni_pkg.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni_pkg.vhd          ;         ;
; mips_uni.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/mips_uni.vhd              ;         ;
; ulamips.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/ulamips.vhd               ;         ;
; inst_mem.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/inst_mem.vhd              ;         ;
; reg.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/reg.vhd                   ;         ;
; alu_ctr.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/alu_ctr.vhd               ;         ;
; sig_ext.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/sig_ext.vhd               ;         ;
; mux_2.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Ricardo/Documents/Altera/mips_uni/mux_2.vhd                 ;         ;
; data_mem.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd              ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_rom.tdf           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc        ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.tdf            ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_q801.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_q801.tdf    ;         ;
; clk_div.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/Ricardo/Documents/Altera/mips_uni/clk_div.vhd               ;         ;
; db/altsyncram_j4d1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Ricardo/Documents/Altera/mips_uni/db/altsyncram_j4d1.tdf    ;         ;
; data_mem.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.mif              ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,788 ;
;                                             ;       ;
; Total combinational functions               ; 1796  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1582  ;
;     -- 3 input functions                    ; 138   ;
;     -- <=2 input functions                  ; 76    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1676  ;
;     -- arithmetic mode                      ; 120   ;
;                                             ;       ;
; Total registers                             ; 1055  ;
;     -- Dedicated logic registers            ; 1055  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 35    ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 1054  ;
; Total fan-out                               ; 10778 ;
; Average fan-out                             ; 3.65  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |mips_uni                                       ; 1796 (13)         ; 1055 (0)     ; 16384       ; 0            ; 0       ; 0         ; 35   ; 0            ; |mips_uni                                                                                           ;              ;
;    |adder:add4|                                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|adder:add4                                                                                ;              ;
;    |adder:addpc|                                ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|adder:addpc                                                                               ;              ;
;    |alu_ctr:actr|                               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|alu_ctr:actr                                                                              ;              ;
;    |breg:bcoreg|                                ; 1394 (1394)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|breg:bcoreg                                                                               ;              ;
;    |control:ctr_mips|                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|control:ctr_mips                                                                          ;              ;
;    |data_mem:mem_d|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|data_mem:mem_d                                                                            ;              ;
;       |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|data_mem:mem_d|altsyncram:altsyncram_component                                            ;              ;
;          |altsyncram_j4d1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated             ;              ;
;    |inst_mem:imem|                              ; 1 (0)             ; 1 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|inst_mem:imem                                                                             ;              ;
;       |clk_div:clock|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|inst_mem:imem|clk_div:clock                                                               ;              ;
;       |lpm_rom:rom|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|inst_mem:imem|lpm_rom:rom                                                                 ;              ;
;          |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|inst_mem:imem|lpm_rom:rom|altrom:srom                                                     ;              ;
;             |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|inst_mem:imem|lpm_rom:rom|altrom:srom|altsyncram:rom_block                                ;              ;
;                |altsyncram_q801:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|inst_mem:imem|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q801:auto_generated ;              ;
;    |mux_2:mux_ireg|                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|mux_2:mux_ireg                                                                            ;              ;
;    |mux_2:mux_reg|                              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|mux_2:mux_reg                                                                             ;              ;
;    |mux_2:mux_ula|                              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|mux_2:mux_ula                                                                             ;              ;
;    |reg:pc|                                     ; 52 (52)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|reg:pc                                                                                    ;              ;
;    |ulamips:alu|                                ; 173 (173)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_uni|ulamips:alu                                                                               ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+
; data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; data_mem.mif ;
; inst_mem:imem|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q801:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; mips_rom.mif ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------+---------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 12.1    ; N/A          ; N/A          ; |mips_uni|data_mem:mem_d ; C:/Users/Ricardo/Documents/Altera/mips_uni/data_mem.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; reg:pc|sr_out[1]                       ; Merged with reg:pc|sr_out[0]           ;
; reg:pc|sr_out[0]                       ; Stuck at GND due to stuck port data_in ;
; inst_mem:imem|clk_div:clock|cnt[1..15] ; Lost fanout                            ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1055  ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mips_uni|reg:pc|sr_out[30]       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |mips_uni|reg:pc|sr_out[4]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips_uni|alu_ctr:actr|alu_ctr[2] ;
; 16:1               ; 30 bits   ; 300 LEs       ; 120 LEs              ; 180 LEs                ; No         ; |mips_uni|ulamips:alu|Mux2        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for inst_mem:imem|LPM_ROM:rom|altrom:srom|altsyncram:rom_block|altsyncram_q801:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:pc ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; size           ; 32    ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_mem:imem ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 32    ; Signed Integer                    ;
; waddr          ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_mem:imem|LPM_ROM:rom ;
+------------------------+--------------+--------------------------------+
; Parameter Name         ; Value        ; Type                           ;
+------------------------+--------------+--------------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer                 ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                 ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                 ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                        ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                        ;
; LPM_FILE               ; mips_rom.mif ; Untyped                        ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                 ;
+------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:add4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_width     ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_ireg ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; size           ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: breg:bcoreg ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; size           ; 32    ; Signed Integer                  ;
; addr           ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_ula ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ulamips:alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; SIZE           ; 32    ; Signed Integer                  ;
; NOPR           ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:addpc ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_branch ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; size           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_pc ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2:mux_reg ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:mem_d|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; data_mem.mif         ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_j4d1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; data_mem:mem_d|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 32                                             ;
;     -- NUMWORDS_A                         ; 256                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux_2:mux_pc"    ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; in1[1..0] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "adder:addpc"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; b[1..0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:ctr_mips"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rd_mem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:add4"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "reg:pc"       ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Mar 31 19:29:07 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_uni -c mips_uni
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-rtl
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-rtl
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file breg.vhd
    Info (12022): Found design unit 1: breg-rtl
    Info (12023): Found entity 1: breg
Info (12021): Found 2 design units, including 0 entities, in source file mips_uni_pkg.vhd
    Info (12022): Found design unit 1: mips_uni_pkg
    Info (12022): Found design unit 2: mips_uni_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file mips_uni.vhd
    Info (12022): Found design unit 1: mips_uni-rtl
    Info (12023): Found entity 1: mips_uni
Info (12021): Found 2 design units, including 1 entities, in source file ulamips.vhd
    Info (12022): Found design unit 1: ulamips-behavioral
    Info (12023): Found entity 1: ulamips
Info (12021): Found 2 design units, including 1 entities, in source file inst_mem.vhd
    Info (12022): Found design unit 1: inst_mem-rtl
    Info (12023): Found entity 1: inst_mem
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-rtl
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file alu_ctr.vhd
    Info (12022): Found design unit 1: alu_ctr-behav
    Info (12023): Found entity 1: alu_ctr
Info (12021): Found 2 design units, including 1 entities, in source file sig_ext.vhd
    Info (12022): Found design unit 1: sig_ext-rtl
    Info (12023): Found entity 1: sig_ext
Info (12021): Found 2 design units, including 1 entities, in source file mux_2.vhd
    Info (12022): Found design unit 1: mux_2-rtl
    Info (12023): Found entity 1: mux_2
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN
    Info (12023): Found entity 1: data_mem
Info (12021): Found 2 design units, including 1 entities, in source file mips_tb.vhd
    Info (12022): Found design unit 1: mips_tb-tb
    Info (12023): Found entity 1: mips_tb
Info (12127): Elaborating entity "mips_uni" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at mips_uni.vhd(37): used explicit default value for signal "addsht2" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at mips_uni.vhd(50): object "mem_read" assigned a value but never read
Info (12128): Elaborating entity "reg" for hierarchy "reg:pc"
Info (12128): Elaborating entity "inst_mem" for hierarchy "inst_mem:imem"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "inst_mem:imem|LPM_ROM:rom"
Info (12130): Elaborated megafunction instantiation "inst_mem:imem|LPM_ROM:rom"
Info (12133): Instantiated megafunction "inst_mem:imem|LPM_ROM:rom" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
    Info (12134): Parameter "LPM_NUMWORDS" = "0"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "mips_rom.mif"
    Info (12134): Parameter "LPM_TYPE" = "L_ROM"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altrom" for hierarchy "inst_mem:imem|LPM_ROM:rom|altrom:srom"
Info (12131): Elaborated megafunction instantiation "inst_mem:imem|LPM_ROM:rom|altrom:srom", which is child of megafunction instantiation "inst_mem:imem|LPM_ROM:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "inst_mem:imem|LPM_ROM:rom|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "inst_mem:imem|LPM_ROM:rom|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "inst_mem:imem|LPM_ROM:rom"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q801.tdf
    Info (12023): Found entity 1: altsyncram_q801
Info (12128): Elaborating entity "altsyncram_q801" for hierarchy "inst_mem:imem|LPM_ROM:rom|altrom:srom|altsyncram:rom_block|altsyncram_q801:auto_generated"
Warning (113031): 10 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 10 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 10 is reinitialized
    Warning (113030): Memory Initialization File address 11 is reinitialized
    Warning (113030): Memory Initialization File address 12 is reinitialized
    Warning (113030): Memory Initialization File address 13 is reinitialized
    Warning (113030): Memory Initialization File address 14 is reinitialized
    Warning (113030): Memory Initialization File address 15 is reinitialized
    Warning (113030): Memory Initialization File address 16 is reinitialized
    Warning (113030): Memory Initialization File address 17 is reinitialized
    Warning (113030): Memory Initialization File address 18 is reinitialized
    Warning (113030): Memory Initialization File address 19 is reinitialized
Warning (12125): Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clk_div-rtl
    Info (12023): Found entity 1: clk_div
Info (12128): Elaborating entity "clk_div" for hierarchy "inst_mem:imem|clk_div:clock"
Info (12128): Elaborating entity "adder" for hierarchy "adder:add4"
Info (12128): Elaborating entity "control" for hierarchy "control:ctr_mips"
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_ireg"
Info (12128): Elaborating entity "breg" for hierarchy "breg:bcoreg"
Info (12128): Elaborating entity "sig_ext" for hierarchy "sig_ext:sgnx"
Warning (10540): VHDL Signal Declaration warning at sig_ext.vhd(18): used explicit default value for signal "uns" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at sig_ext.vhd(19): used explicit default value for signal "zeros" because signal was never assigned a value
Info (12128): Elaborating entity "mux_2" for hierarchy "mux_2:mux_ula"
Info (12128): Elaborating entity "ulamips" for hierarchy "ulamips:alu"
Warning (10492): VHDL Process Statement warning at ulamips.vhd(40): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ulamips.vhd(41): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:mem_d"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:mem_d|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_mem:mem_d|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_mem:mem_d|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4d1.tdf
    Info (12023): Found entity 1: altsyncram_j4d1
Info (12128): Elaborating entity "altsyncram_j4d1" for hierarchy "data_mem:mem_d|altsyncram:altsyncram_component|altsyncram_j4d1:auto_generated"
Info (12128): Elaborating entity "alu_ctr" for hierarchy "alu_ctr:actr"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "inst_mem:imem|lpm_rom:rom|otri[0]" feeding internal logic into a wire
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "breg:bcoreg|breg32" is uninferred due to asynchronous read logic
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "data[0]" is stuck at GND
    Warning (13410): Pin "data[1]" is stuck at GND
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2919 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2820 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Sun Mar 31 19:29:18 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:08


