; ModuleID = '/home/ece492fa18/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@phaseClass_V = internal global i4 0
@newValq_V = internal global i16 0
@newVali_V = internal global i16 0
@loadCount_V = internal global i32 0
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@currentState = internal unnamed_addr global i1 false, align 1
@correlateTop_str = internal unnamed_addr constant [13 x i8] c"correlateTop\00"
@cor_phaseClass9q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass9q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass9i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass8q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass8i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass7q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass7i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass6q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass6i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass5q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass5i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass4q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass4i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass3q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass3i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass2q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass2i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass1q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass1i_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass15q_V_s = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass15i_V_s = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass14q_V_s = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass14i_V_s = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass13q_V_s = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass13i_V_s = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass12q_V_s = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass12i_V_s = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass11q_V_s = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass11i_V_s = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass10q_V_s = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass10i_V_s = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass0q_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass0i_V_9 = internal global i16 0
@cor_phaseClass0i_V_8 = internal global i16 0
@cor_phaseClass0i_V_7 = internal global i16 0
@cor_phaseClass0i_V_6 = internal global i16 0
@cor_phaseClass0i_V_5 = internal global i16 0
@cor_phaseClass0i_V_4 = internal global i16 0
@cor_phaseClass0i_V_3 = internal global i16 0
@cor_phaseClass0i_V_2 = internal global i16 0
@cor_phaseClass0i_V_15 = internal global i16 0
@cor_phaseClass0i_V_14 = internal global i16 0
@cor_phaseClass0i_V_13 = internal global i16 0
@cor_phaseClass0i_V_12 = internal global i16 0
@cor_phaseClass0i_V_11 = internal global i16 0
@cor_phaseClass0i_V_10 = internal global i16 0
@cor_phaseClass0i_V_1 = internal global i16 0
@cor_phaseClass0i_V_0 = internal global i16 0
@p_str6 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str5 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str4 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1

define internal fastcc void @shiftPhaseClass(i16 %newValuei_V, i16 %newValueq_V, i4 %phaseClass_V) {
  call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass0i_V_0, i16* @cor_phaseClass0i_V_1, i16* @cor_phaseClass0i_V_2, i16* @cor_phaseClass0i_V_3, i16* @cor_phaseClass0i_V_4, i16* @cor_phaseClass0i_V_5, i16* @cor_phaseClass0i_V_6, i16* @cor_phaseClass0i_V_7, i16* @cor_phaseClass0i_V_8, i16* @cor_phaseClass0i_V_9, i16* @cor_phaseClass0i_V_10, i16* @cor_phaseClass0i_V_11, i16* @cor_phaseClass0i_V_12, i16* @cor_phaseClass0i_V_13, i16* @cor_phaseClass0i_V_14, i16* @cor_phaseClass0i_V_15, i32 1, [1 x i8]* @p_str4) nounwind
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  %newValueq_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %newValueq_V)
  %newValuei_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %newValuei_V)
  switch i4 %phaseClass_V_read, label %._crit_edge [
    i4 0, label %.preheader111.0
    i4 1, label %.preheader110.0
    i4 2, label %.preheader109.0
    i4 3, label %.preheader108.0
    i4 4, label %.preheader107.0
    i4 5, label %.preheader106.0
    i4 6, label %.preheader105.0
    i4 7, label %.preheader104.0
    i4 -8, label %.preheader103.0
    i4 -7, label %.preheader102.0
    i4 -6, label %.preheader101.0
    i4 -5, label %.preheader100.0
    i4 -4, label %.preheader99.0
    i4 -3, label %.preheader98.0
    i4 -2, label %.preheader97.0
    i4 -1, label %.preheader.0
  ]

.preheader111.0:                                  ; preds = %0
  %cor_phaseClass0i_V_1 = load i16* @cor_phaseClass0i_V_14, align 4
  store i16 %cor_phaseClass0i_V_1, i16* @cor_phaseClass0i_V_15, align 2
  %cor_phaseClass0q_V_1 = load i16* @cor_phaseClass0q_V_14, align 4
  store i16 %cor_phaseClass0q_V_1, i16* @cor_phaseClass0q_V_15, align 2
  %cor_phaseClass0i_V_1_1 = load i16* @cor_phaseClass0i_V_13, align 2
  store i16 %cor_phaseClass0i_V_1_1, i16* @cor_phaseClass0i_V_14, align 4
  %cor_phaseClass0q_V_1_1 = load i16* @cor_phaseClass0q_V_13, align 2
  store i16 %cor_phaseClass0q_V_1_1, i16* @cor_phaseClass0q_V_14, align 4
  %cor_phaseClass0i_V_1_2 = load i16* @cor_phaseClass0i_V_12, align 8
  store i16 %cor_phaseClass0i_V_1_2, i16* @cor_phaseClass0i_V_13, align 2
  %cor_phaseClass0q_V_1_2 = load i16* @cor_phaseClass0q_V_12, align 8
  store i16 %cor_phaseClass0q_V_1_2, i16* @cor_phaseClass0q_V_13, align 2
  %cor_phaseClass0i_V_1_3 = load i16* @cor_phaseClass0i_V_11, align 2
  store i16 %cor_phaseClass0i_V_1_3, i16* @cor_phaseClass0i_V_12, align 8
  %cor_phaseClass0q_V_1_3 = load i16* @cor_phaseClass0q_V_11, align 2
  store i16 %cor_phaseClass0q_V_1_3, i16* @cor_phaseClass0q_V_12, align 8
  %cor_phaseClass0i_V_1_4 = load i16* @cor_phaseClass0i_V_10, align 4
  store i16 %cor_phaseClass0i_V_1_4, i16* @cor_phaseClass0i_V_11, align 2
  %cor_phaseClass0q_V_1_4 = load i16* @cor_phaseClass0q_V_10, align 4
  store i16 %cor_phaseClass0q_V_1_4, i16* @cor_phaseClass0q_V_11, align 2
  %cor_phaseClass0i_V_9 = load i16* @cor_phaseClass0i_V_9, align 2
  store i16 %cor_phaseClass0i_V_9, i16* @cor_phaseClass0i_V_10, align 4
  %cor_phaseClass0q_V_9 = load i16* @cor_phaseClass0q_V_9, align 2
  store i16 %cor_phaseClass0q_V_9, i16* @cor_phaseClass0q_V_10, align 4
  %cor_phaseClass0i_V_8 = load i16* @cor_phaseClass0i_V_8, align 16
  store i16 %cor_phaseClass0i_V_8, i16* @cor_phaseClass0i_V_9, align 2
  %cor_phaseClass0q_V_8 = load i16* @cor_phaseClass0q_V_8, align 16
  store i16 %cor_phaseClass0q_V_8, i16* @cor_phaseClass0q_V_9, align 2
  %cor_phaseClass0i_V_7 = load i16* @cor_phaseClass0i_V_7, align 2
  store i16 %cor_phaseClass0i_V_7, i16* @cor_phaseClass0i_V_8, align 16
  %cor_phaseClass0q_V_7 = load i16* @cor_phaseClass0q_V_7, align 2
  store i16 %cor_phaseClass0q_V_7, i16* @cor_phaseClass0q_V_8, align 16
  %cor_phaseClass0i_V_6 = load i16* @cor_phaseClass0i_V_6, align 4
  store i16 %cor_phaseClass0i_V_6, i16* @cor_phaseClass0i_V_7, align 2
  %cor_phaseClass0q_V_6 = load i16* @cor_phaseClass0q_V_6, align 4
  store i16 %cor_phaseClass0q_V_6, i16* @cor_phaseClass0q_V_7, align 2
  %cor_phaseClass0i_V_5 = load i16* @cor_phaseClass0i_V_5, align 2
  store i16 %cor_phaseClass0i_V_5, i16* @cor_phaseClass0i_V_6, align 4
  %cor_phaseClass0q_V_5 = load i16* @cor_phaseClass0q_V_5, align 2
  store i16 %cor_phaseClass0q_V_5, i16* @cor_phaseClass0q_V_6, align 4
  %cor_phaseClass0i_V_4 = load i16* @cor_phaseClass0i_V_4, align 8
  store i16 %cor_phaseClass0i_V_4, i16* @cor_phaseClass0i_V_5, align 2
  %cor_phaseClass0q_V_4 = load i16* @cor_phaseClass0q_V_4, align 8
  store i16 %cor_phaseClass0q_V_4, i16* @cor_phaseClass0q_V_5, align 2
  %cor_phaseClass0i_V_3 = load i16* @cor_phaseClass0i_V_3, align 2
  store i16 %cor_phaseClass0i_V_3, i16* @cor_phaseClass0i_V_4, align 8
  %cor_phaseClass0q_V_3 = load i16* @cor_phaseClass0q_V_3, align 2
  store i16 %cor_phaseClass0q_V_3, i16* @cor_phaseClass0q_V_4, align 8
  %cor_phaseClass0i_V_2 = load i16* @cor_phaseClass0i_V_2, align 4
  store i16 %cor_phaseClass0i_V_2, i16* @cor_phaseClass0i_V_3, align 2
  %cor_phaseClass0q_V_2 = load i16* @cor_phaseClass0q_V_2, align 4
  store i16 %cor_phaseClass0q_V_2, i16* @cor_phaseClass0q_V_3, align 2
  %cor_phaseClass0i_V_1_5 = load i16* @cor_phaseClass0i_V_1, align 2
  store i16 %cor_phaseClass0i_V_1_5, i16* @cor_phaseClass0i_V_2, align 4
  %cor_phaseClass0q_V_1_5 = load i16* @cor_phaseClass0q_V_1, align 2
  store i16 %cor_phaseClass0q_V_1_5, i16* @cor_phaseClass0q_V_2, align 4
  %cor_phaseClass0i_V_0 = load i16* @cor_phaseClass0i_V_0, align 16
  store i16 %cor_phaseClass0i_V_0, i16* @cor_phaseClass0i_V_1, align 2
  %cor_phaseClass0q_V_0 = load i16* @cor_phaseClass0q_V_0, align 16
  store i16 %cor_phaseClass0q_V_0, i16* @cor_phaseClass0q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass0i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass0q_V_0, align 16
  br label %._crit_edge

.preheader110.0:                                  ; preds = %0
  %cor_phaseClass1i_V_1 = load i16* @cor_phaseClass1i_V_14, align 4
  store i16 %cor_phaseClass1i_V_1, i16* @cor_phaseClass1i_V_15, align 2
  %cor_phaseClass1q_V_1 = load i16* @cor_phaseClass1q_V_14, align 4
  store i16 %cor_phaseClass1q_V_1, i16* @cor_phaseClass1q_V_15, align 2
  %cor_phaseClass1i_V_1_1 = load i16* @cor_phaseClass1i_V_13, align 2
  store i16 %cor_phaseClass1i_V_1_1, i16* @cor_phaseClass1i_V_14, align 4
  %cor_phaseClass1q_V_1_1 = load i16* @cor_phaseClass1q_V_13, align 2
  store i16 %cor_phaseClass1q_V_1_1, i16* @cor_phaseClass1q_V_14, align 4
  %cor_phaseClass1i_V_1_2 = load i16* @cor_phaseClass1i_V_12, align 8
  store i16 %cor_phaseClass1i_V_1_2, i16* @cor_phaseClass1i_V_13, align 2
  %cor_phaseClass1q_V_1_2 = load i16* @cor_phaseClass1q_V_12, align 8
  store i16 %cor_phaseClass1q_V_1_2, i16* @cor_phaseClass1q_V_13, align 2
  %cor_phaseClass1i_V_1_3 = load i16* @cor_phaseClass1i_V_11, align 2
  store i16 %cor_phaseClass1i_V_1_3, i16* @cor_phaseClass1i_V_12, align 8
  %cor_phaseClass1q_V_1_3 = load i16* @cor_phaseClass1q_V_11, align 2
  store i16 %cor_phaseClass1q_V_1_3, i16* @cor_phaseClass1q_V_12, align 8
  %cor_phaseClass1i_V_1_4 = load i16* @cor_phaseClass1i_V_10, align 4
  store i16 %cor_phaseClass1i_V_1_4, i16* @cor_phaseClass1i_V_11, align 2
  %cor_phaseClass1q_V_1_4 = load i16* @cor_phaseClass1q_V_10, align 4
  store i16 %cor_phaseClass1q_V_1_4, i16* @cor_phaseClass1q_V_11, align 2
  %cor_phaseClass1i_V_9 = load i16* @cor_phaseClass1i_V_9, align 2
  store i16 %cor_phaseClass1i_V_9, i16* @cor_phaseClass1i_V_10, align 4
  %cor_phaseClass1q_V_9 = load i16* @cor_phaseClass1q_V_9, align 2
  store i16 %cor_phaseClass1q_V_9, i16* @cor_phaseClass1q_V_10, align 4
  %cor_phaseClass1i_V_8 = load i16* @cor_phaseClass1i_V_8, align 16
  store i16 %cor_phaseClass1i_V_8, i16* @cor_phaseClass1i_V_9, align 2
  %cor_phaseClass1q_V_8 = load i16* @cor_phaseClass1q_V_8, align 16
  store i16 %cor_phaseClass1q_V_8, i16* @cor_phaseClass1q_V_9, align 2
  %cor_phaseClass1i_V_7 = load i16* @cor_phaseClass1i_V_7, align 2
  store i16 %cor_phaseClass1i_V_7, i16* @cor_phaseClass1i_V_8, align 16
  %cor_phaseClass1q_V_7 = load i16* @cor_phaseClass1q_V_7, align 2
  store i16 %cor_phaseClass1q_V_7, i16* @cor_phaseClass1q_V_8, align 16
  %cor_phaseClass1i_V_6 = load i16* @cor_phaseClass1i_V_6, align 4
  store i16 %cor_phaseClass1i_V_6, i16* @cor_phaseClass1i_V_7, align 2
  %cor_phaseClass1q_V_6 = load i16* @cor_phaseClass1q_V_6, align 4
  store i16 %cor_phaseClass1q_V_6, i16* @cor_phaseClass1q_V_7, align 2
  %cor_phaseClass1i_V_5 = load i16* @cor_phaseClass1i_V_5, align 2
  store i16 %cor_phaseClass1i_V_5, i16* @cor_phaseClass1i_V_6, align 4
  %cor_phaseClass1q_V_5 = load i16* @cor_phaseClass1q_V_5, align 2
  store i16 %cor_phaseClass1q_V_5, i16* @cor_phaseClass1q_V_6, align 4
  %cor_phaseClass1i_V_4 = load i16* @cor_phaseClass1i_V_4, align 8
  store i16 %cor_phaseClass1i_V_4, i16* @cor_phaseClass1i_V_5, align 2
  %cor_phaseClass1q_V_4 = load i16* @cor_phaseClass1q_V_4, align 8
  store i16 %cor_phaseClass1q_V_4, i16* @cor_phaseClass1q_V_5, align 2
  %cor_phaseClass1i_V_3 = load i16* @cor_phaseClass1i_V_3, align 2
  store i16 %cor_phaseClass1i_V_3, i16* @cor_phaseClass1i_V_4, align 8
  %cor_phaseClass1q_V_3 = load i16* @cor_phaseClass1q_V_3, align 2
  store i16 %cor_phaseClass1q_V_3, i16* @cor_phaseClass1q_V_4, align 8
  %cor_phaseClass1i_V_2 = load i16* @cor_phaseClass1i_V_2, align 4
  store i16 %cor_phaseClass1i_V_2, i16* @cor_phaseClass1i_V_3, align 2
  %cor_phaseClass1q_V_2 = load i16* @cor_phaseClass1q_V_2, align 4
  store i16 %cor_phaseClass1q_V_2, i16* @cor_phaseClass1q_V_3, align 2
  %cor_phaseClass1i_V_1_5 = load i16* @cor_phaseClass1i_V_1, align 2
  store i16 %cor_phaseClass1i_V_1_5, i16* @cor_phaseClass1i_V_2, align 4
  %cor_phaseClass1q_V_1_5 = load i16* @cor_phaseClass1q_V_1, align 2
  store i16 %cor_phaseClass1q_V_1_5, i16* @cor_phaseClass1q_V_2, align 4
  %cor_phaseClass1i_V_0 = load i16* @cor_phaseClass1i_V_0, align 16
  store i16 %cor_phaseClass1i_V_0, i16* @cor_phaseClass1i_V_1, align 2
  %cor_phaseClass1q_V_0 = load i16* @cor_phaseClass1q_V_0, align 16
  store i16 %cor_phaseClass1q_V_0, i16* @cor_phaseClass1q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass1i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass1q_V_0, align 16
  br label %._crit_edge

.preheader109.0:                                  ; preds = %0
  %cor_phaseClass2i_V_1 = load i16* @cor_phaseClass2i_V_14, align 4
  store i16 %cor_phaseClass2i_V_1, i16* @cor_phaseClass2i_V_15, align 2
  %cor_phaseClass2q_V_1 = load i16* @cor_phaseClass2q_V_14, align 4
  store i16 %cor_phaseClass2q_V_1, i16* @cor_phaseClass2q_V_15, align 2
  %cor_phaseClass2i_V_1_1 = load i16* @cor_phaseClass2i_V_13, align 2
  store i16 %cor_phaseClass2i_V_1_1, i16* @cor_phaseClass2i_V_14, align 4
  %cor_phaseClass2q_V_1_1 = load i16* @cor_phaseClass2q_V_13, align 2
  store i16 %cor_phaseClass2q_V_1_1, i16* @cor_phaseClass2q_V_14, align 4
  %cor_phaseClass2i_V_1_2 = load i16* @cor_phaseClass2i_V_12, align 8
  store i16 %cor_phaseClass2i_V_1_2, i16* @cor_phaseClass2i_V_13, align 2
  %cor_phaseClass2q_V_1_2 = load i16* @cor_phaseClass2q_V_12, align 8
  store i16 %cor_phaseClass2q_V_1_2, i16* @cor_phaseClass2q_V_13, align 2
  %cor_phaseClass2i_V_1_3 = load i16* @cor_phaseClass2i_V_11, align 2
  store i16 %cor_phaseClass2i_V_1_3, i16* @cor_phaseClass2i_V_12, align 8
  %cor_phaseClass2q_V_1_3 = load i16* @cor_phaseClass2q_V_11, align 2
  store i16 %cor_phaseClass2q_V_1_3, i16* @cor_phaseClass2q_V_12, align 8
  %cor_phaseClass2i_V_1_4 = load i16* @cor_phaseClass2i_V_10, align 4
  store i16 %cor_phaseClass2i_V_1_4, i16* @cor_phaseClass2i_V_11, align 2
  %cor_phaseClass2q_V_1_4 = load i16* @cor_phaseClass2q_V_10, align 4
  store i16 %cor_phaseClass2q_V_1_4, i16* @cor_phaseClass2q_V_11, align 2
  %cor_phaseClass2i_V_9 = load i16* @cor_phaseClass2i_V_9, align 2
  store i16 %cor_phaseClass2i_V_9, i16* @cor_phaseClass2i_V_10, align 4
  %cor_phaseClass2q_V_9 = load i16* @cor_phaseClass2q_V_9, align 2
  store i16 %cor_phaseClass2q_V_9, i16* @cor_phaseClass2q_V_10, align 4
  %cor_phaseClass2i_V_8 = load i16* @cor_phaseClass2i_V_8, align 16
  store i16 %cor_phaseClass2i_V_8, i16* @cor_phaseClass2i_V_9, align 2
  %cor_phaseClass2q_V_8 = load i16* @cor_phaseClass2q_V_8, align 16
  store i16 %cor_phaseClass2q_V_8, i16* @cor_phaseClass2q_V_9, align 2
  %cor_phaseClass2i_V_7 = load i16* @cor_phaseClass2i_V_7, align 2
  store i16 %cor_phaseClass2i_V_7, i16* @cor_phaseClass2i_V_8, align 16
  %cor_phaseClass2q_V_7 = load i16* @cor_phaseClass2q_V_7, align 2
  store i16 %cor_phaseClass2q_V_7, i16* @cor_phaseClass2q_V_8, align 16
  %cor_phaseClass2i_V_6 = load i16* @cor_phaseClass2i_V_6, align 4
  store i16 %cor_phaseClass2i_V_6, i16* @cor_phaseClass2i_V_7, align 2
  %cor_phaseClass2q_V_6 = load i16* @cor_phaseClass2q_V_6, align 4
  store i16 %cor_phaseClass2q_V_6, i16* @cor_phaseClass2q_V_7, align 2
  %cor_phaseClass2i_V_5 = load i16* @cor_phaseClass2i_V_5, align 2
  store i16 %cor_phaseClass2i_V_5, i16* @cor_phaseClass2i_V_6, align 4
  %cor_phaseClass2q_V_5 = load i16* @cor_phaseClass2q_V_5, align 2
  store i16 %cor_phaseClass2q_V_5, i16* @cor_phaseClass2q_V_6, align 4
  %cor_phaseClass2i_V_4 = load i16* @cor_phaseClass2i_V_4, align 8
  store i16 %cor_phaseClass2i_V_4, i16* @cor_phaseClass2i_V_5, align 2
  %cor_phaseClass2q_V_4 = load i16* @cor_phaseClass2q_V_4, align 8
  store i16 %cor_phaseClass2q_V_4, i16* @cor_phaseClass2q_V_5, align 2
  %cor_phaseClass2i_V_3 = load i16* @cor_phaseClass2i_V_3, align 2
  store i16 %cor_phaseClass2i_V_3, i16* @cor_phaseClass2i_V_4, align 8
  %cor_phaseClass2q_V_3 = load i16* @cor_phaseClass2q_V_3, align 2
  store i16 %cor_phaseClass2q_V_3, i16* @cor_phaseClass2q_V_4, align 8
  %cor_phaseClass2i_V_2 = load i16* @cor_phaseClass2i_V_2, align 4
  store i16 %cor_phaseClass2i_V_2, i16* @cor_phaseClass2i_V_3, align 2
  %cor_phaseClass2q_V_2 = load i16* @cor_phaseClass2q_V_2, align 4
  store i16 %cor_phaseClass2q_V_2, i16* @cor_phaseClass2q_V_3, align 2
  %cor_phaseClass2i_V_1_5 = load i16* @cor_phaseClass2i_V_1, align 2
  store i16 %cor_phaseClass2i_V_1_5, i16* @cor_phaseClass2i_V_2, align 4
  %cor_phaseClass2q_V_1_5 = load i16* @cor_phaseClass2q_V_1, align 2
  store i16 %cor_phaseClass2q_V_1_5, i16* @cor_phaseClass2q_V_2, align 4
  %cor_phaseClass2i_V_0 = load i16* @cor_phaseClass2i_V_0, align 16
  store i16 %cor_phaseClass2i_V_0, i16* @cor_phaseClass2i_V_1, align 2
  %cor_phaseClass2q_V_0 = load i16* @cor_phaseClass2q_V_0, align 16
  store i16 %cor_phaseClass2q_V_0, i16* @cor_phaseClass2q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass2i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass2q_V_0, align 16
  br label %._crit_edge

.preheader108.0:                                  ; preds = %0
  %cor_phaseClass3i_V_1 = load i16* @cor_phaseClass3i_V_14, align 4
  store i16 %cor_phaseClass3i_V_1, i16* @cor_phaseClass3i_V_15, align 2
  %cor_phaseClass3q_V_1 = load i16* @cor_phaseClass3q_V_14, align 4
  store i16 %cor_phaseClass3q_V_1, i16* @cor_phaseClass3q_V_15, align 2
  %cor_phaseClass3i_V_1_1 = load i16* @cor_phaseClass3i_V_13, align 2
  store i16 %cor_phaseClass3i_V_1_1, i16* @cor_phaseClass3i_V_14, align 4
  %cor_phaseClass3q_V_1_1 = load i16* @cor_phaseClass3q_V_13, align 2
  store i16 %cor_phaseClass3q_V_1_1, i16* @cor_phaseClass3q_V_14, align 4
  %cor_phaseClass3i_V_1_2 = load i16* @cor_phaseClass3i_V_12, align 8
  store i16 %cor_phaseClass3i_V_1_2, i16* @cor_phaseClass3i_V_13, align 2
  %cor_phaseClass3q_V_1_2 = load i16* @cor_phaseClass3q_V_12, align 8
  store i16 %cor_phaseClass3q_V_1_2, i16* @cor_phaseClass3q_V_13, align 2
  %cor_phaseClass3i_V_1_3 = load i16* @cor_phaseClass3i_V_11, align 2
  store i16 %cor_phaseClass3i_V_1_3, i16* @cor_phaseClass3i_V_12, align 8
  %cor_phaseClass3q_V_1_3 = load i16* @cor_phaseClass3q_V_11, align 2
  store i16 %cor_phaseClass3q_V_1_3, i16* @cor_phaseClass3q_V_12, align 8
  %cor_phaseClass3i_V_1_4 = load i16* @cor_phaseClass3i_V_10, align 4
  store i16 %cor_phaseClass3i_V_1_4, i16* @cor_phaseClass3i_V_11, align 2
  %cor_phaseClass3q_V_1_4 = load i16* @cor_phaseClass3q_V_10, align 4
  store i16 %cor_phaseClass3q_V_1_4, i16* @cor_phaseClass3q_V_11, align 2
  %cor_phaseClass3i_V_9 = load i16* @cor_phaseClass3i_V_9, align 2
  store i16 %cor_phaseClass3i_V_9, i16* @cor_phaseClass3i_V_10, align 4
  %cor_phaseClass3q_V_9 = load i16* @cor_phaseClass3q_V_9, align 2
  store i16 %cor_phaseClass3q_V_9, i16* @cor_phaseClass3q_V_10, align 4
  %cor_phaseClass3i_V_8 = load i16* @cor_phaseClass3i_V_8, align 16
  store i16 %cor_phaseClass3i_V_8, i16* @cor_phaseClass3i_V_9, align 2
  %cor_phaseClass3q_V_8 = load i16* @cor_phaseClass3q_V_8, align 16
  store i16 %cor_phaseClass3q_V_8, i16* @cor_phaseClass3q_V_9, align 2
  %cor_phaseClass3i_V_7 = load i16* @cor_phaseClass3i_V_7, align 2
  store i16 %cor_phaseClass3i_V_7, i16* @cor_phaseClass3i_V_8, align 16
  %cor_phaseClass3q_V_7 = load i16* @cor_phaseClass3q_V_7, align 2
  store i16 %cor_phaseClass3q_V_7, i16* @cor_phaseClass3q_V_8, align 16
  %cor_phaseClass3i_V_6 = load i16* @cor_phaseClass3i_V_6, align 4
  store i16 %cor_phaseClass3i_V_6, i16* @cor_phaseClass3i_V_7, align 2
  %cor_phaseClass3q_V_6 = load i16* @cor_phaseClass3q_V_6, align 4
  store i16 %cor_phaseClass3q_V_6, i16* @cor_phaseClass3q_V_7, align 2
  %cor_phaseClass3i_V_5 = load i16* @cor_phaseClass3i_V_5, align 2
  store i16 %cor_phaseClass3i_V_5, i16* @cor_phaseClass3i_V_6, align 4
  %cor_phaseClass3q_V_5 = load i16* @cor_phaseClass3q_V_5, align 2
  store i16 %cor_phaseClass3q_V_5, i16* @cor_phaseClass3q_V_6, align 4
  %cor_phaseClass3i_V_4 = load i16* @cor_phaseClass3i_V_4, align 8
  store i16 %cor_phaseClass3i_V_4, i16* @cor_phaseClass3i_V_5, align 2
  %cor_phaseClass3q_V_4 = load i16* @cor_phaseClass3q_V_4, align 8
  store i16 %cor_phaseClass3q_V_4, i16* @cor_phaseClass3q_V_5, align 2
  %cor_phaseClass3i_V_3 = load i16* @cor_phaseClass3i_V_3, align 2
  store i16 %cor_phaseClass3i_V_3, i16* @cor_phaseClass3i_V_4, align 8
  %cor_phaseClass3q_V_3 = load i16* @cor_phaseClass3q_V_3, align 2
  store i16 %cor_phaseClass3q_V_3, i16* @cor_phaseClass3q_V_4, align 8
  %cor_phaseClass3i_V_2 = load i16* @cor_phaseClass3i_V_2, align 4
  store i16 %cor_phaseClass3i_V_2, i16* @cor_phaseClass3i_V_3, align 2
  %cor_phaseClass3q_V_2 = load i16* @cor_phaseClass3q_V_2, align 4
  store i16 %cor_phaseClass3q_V_2, i16* @cor_phaseClass3q_V_3, align 2
  %cor_phaseClass3i_V_1_5 = load i16* @cor_phaseClass3i_V_1, align 2
  store i16 %cor_phaseClass3i_V_1_5, i16* @cor_phaseClass3i_V_2, align 4
  %cor_phaseClass3q_V_1_5 = load i16* @cor_phaseClass3q_V_1, align 2
  store i16 %cor_phaseClass3q_V_1_5, i16* @cor_phaseClass3q_V_2, align 4
  %cor_phaseClass3i_V_0 = load i16* @cor_phaseClass3i_V_0, align 16
  store i16 %cor_phaseClass3i_V_0, i16* @cor_phaseClass3i_V_1, align 2
  %cor_phaseClass3q_V_0 = load i16* @cor_phaseClass3q_V_0, align 16
  store i16 %cor_phaseClass3q_V_0, i16* @cor_phaseClass3q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass3i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass3q_V_0, align 16
  br label %._crit_edge

.preheader107.0:                                  ; preds = %0
  %cor_phaseClass4i_V_1 = load i16* @cor_phaseClass4i_V_14, align 4
  store i16 %cor_phaseClass4i_V_1, i16* @cor_phaseClass4i_V_15, align 2
  %cor_phaseClass4q_V_1 = load i16* @cor_phaseClass4q_V_14, align 4
  store i16 %cor_phaseClass4q_V_1, i16* @cor_phaseClass4q_V_15, align 2
  %cor_phaseClass4i_V_1_1 = load i16* @cor_phaseClass4i_V_13, align 2
  store i16 %cor_phaseClass4i_V_1_1, i16* @cor_phaseClass4i_V_14, align 4
  %cor_phaseClass4q_V_1_1 = load i16* @cor_phaseClass4q_V_13, align 2
  store i16 %cor_phaseClass4q_V_1_1, i16* @cor_phaseClass4q_V_14, align 4
  %cor_phaseClass4i_V_1_2 = load i16* @cor_phaseClass4i_V_12, align 8
  store i16 %cor_phaseClass4i_V_1_2, i16* @cor_phaseClass4i_V_13, align 2
  %cor_phaseClass4q_V_1_2 = load i16* @cor_phaseClass4q_V_12, align 8
  store i16 %cor_phaseClass4q_V_1_2, i16* @cor_phaseClass4q_V_13, align 2
  %cor_phaseClass4i_V_1_3 = load i16* @cor_phaseClass4i_V_11, align 2
  store i16 %cor_phaseClass4i_V_1_3, i16* @cor_phaseClass4i_V_12, align 8
  %cor_phaseClass4q_V_1_3 = load i16* @cor_phaseClass4q_V_11, align 2
  store i16 %cor_phaseClass4q_V_1_3, i16* @cor_phaseClass4q_V_12, align 8
  %cor_phaseClass4i_V_1_4 = load i16* @cor_phaseClass4i_V_10, align 4
  store i16 %cor_phaseClass4i_V_1_4, i16* @cor_phaseClass4i_V_11, align 2
  %cor_phaseClass4q_V_1_4 = load i16* @cor_phaseClass4q_V_10, align 4
  store i16 %cor_phaseClass4q_V_1_4, i16* @cor_phaseClass4q_V_11, align 2
  %cor_phaseClass4i_V_9 = load i16* @cor_phaseClass4i_V_9, align 2
  store i16 %cor_phaseClass4i_V_9, i16* @cor_phaseClass4i_V_10, align 4
  %cor_phaseClass4q_V_9 = load i16* @cor_phaseClass4q_V_9, align 2
  store i16 %cor_phaseClass4q_V_9, i16* @cor_phaseClass4q_V_10, align 4
  %cor_phaseClass4i_V_8 = load i16* @cor_phaseClass4i_V_8, align 16
  store i16 %cor_phaseClass4i_V_8, i16* @cor_phaseClass4i_V_9, align 2
  %cor_phaseClass4q_V_8 = load i16* @cor_phaseClass4q_V_8, align 16
  store i16 %cor_phaseClass4q_V_8, i16* @cor_phaseClass4q_V_9, align 2
  %cor_phaseClass4i_V_7 = load i16* @cor_phaseClass4i_V_7, align 2
  store i16 %cor_phaseClass4i_V_7, i16* @cor_phaseClass4i_V_8, align 16
  %cor_phaseClass4q_V_7 = load i16* @cor_phaseClass4q_V_7, align 2
  store i16 %cor_phaseClass4q_V_7, i16* @cor_phaseClass4q_V_8, align 16
  %cor_phaseClass4i_V_6 = load i16* @cor_phaseClass4i_V_6, align 4
  store i16 %cor_phaseClass4i_V_6, i16* @cor_phaseClass4i_V_7, align 2
  %cor_phaseClass4q_V_6 = load i16* @cor_phaseClass4q_V_6, align 4
  store i16 %cor_phaseClass4q_V_6, i16* @cor_phaseClass4q_V_7, align 2
  %cor_phaseClass4i_V_5 = load i16* @cor_phaseClass4i_V_5, align 2
  store i16 %cor_phaseClass4i_V_5, i16* @cor_phaseClass4i_V_6, align 4
  %cor_phaseClass4q_V_5 = load i16* @cor_phaseClass4q_V_5, align 2
  store i16 %cor_phaseClass4q_V_5, i16* @cor_phaseClass4q_V_6, align 4
  %cor_phaseClass4i_V_4 = load i16* @cor_phaseClass4i_V_4, align 8
  store i16 %cor_phaseClass4i_V_4, i16* @cor_phaseClass4i_V_5, align 2
  %cor_phaseClass4q_V_4 = load i16* @cor_phaseClass4q_V_4, align 8
  store i16 %cor_phaseClass4q_V_4, i16* @cor_phaseClass4q_V_5, align 2
  %cor_phaseClass4i_V_3 = load i16* @cor_phaseClass4i_V_3, align 2
  store i16 %cor_phaseClass4i_V_3, i16* @cor_phaseClass4i_V_4, align 8
  %cor_phaseClass4q_V_3 = load i16* @cor_phaseClass4q_V_3, align 2
  store i16 %cor_phaseClass4q_V_3, i16* @cor_phaseClass4q_V_4, align 8
  %cor_phaseClass4i_V_2 = load i16* @cor_phaseClass4i_V_2, align 4
  store i16 %cor_phaseClass4i_V_2, i16* @cor_phaseClass4i_V_3, align 2
  %cor_phaseClass4q_V_2 = load i16* @cor_phaseClass4q_V_2, align 4
  store i16 %cor_phaseClass4q_V_2, i16* @cor_phaseClass4q_V_3, align 2
  %cor_phaseClass4i_V_1_5 = load i16* @cor_phaseClass4i_V_1, align 2
  store i16 %cor_phaseClass4i_V_1_5, i16* @cor_phaseClass4i_V_2, align 4
  %cor_phaseClass4q_V_1_5 = load i16* @cor_phaseClass4q_V_1, align 2
  store i16 %cor_phaseClass4q_V_1_5, i16* @cor_phaseClass4q_V_2, align 4
  %cor_phaseClass4i_V_0 = load i16* @cor_phaseClass4i_V_0, align 16
  store i16 %cor_phaseClass4i_V_0, i16* @cor_phaseClass4i_V_1, align 2
  %cor_phaseClass4q_V_0 = load i16* @cor_phaseClass4q_V_0, align 16
  store i16 %cor_phaseClass4q_V_0, i16* @cor_phaseClass4q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass4i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass4q_V_0, align 16
  br label %._crit_edge

.preheader106.0:                                  ; preds = %0
  %cor_phaseClass5i_V_1 = load i16* @cor_phaseClass5i_V_14, align 4
  store i16 %cor_phaseClass5i_V_1, i16* @cor_phaseClass5i_V_15, align 2
  %cor_phaseClass5q_V_1 = load i16* @cor_phaseClass5q_V_14, align 4
  store i16 %cor_phaseClass5q_V_1, i16* @cor_phaseClass5q_V_15, align 2
  %cor_phaseClass5i_V_1_1 = load i16* @cor_phaseClass5i_V_13, align 2
  store i16 %cor_phaseClass5i_V_1_1, i16* @cor_phaseClass5i_V_14, align 4
  %cor_phaseClass5q_V_1_1 = load i16* @cor_phaseClass5q_V_13, align 2
  store i16 %cor_phaseClass5q_V_1_1, i16* @cor_phaseClass5q_V_14, align 4
  %cor_phaseClass5i_V_1_2 = load i16* @cor_phaseClass5i_V_12, align 8
  store i16 %cor_phaseClass5i_V_1_2, i16* @cor_phaseClass5i_V_13, align 2
  %cor_phaseClass5q_V_1_2 = load i16* @cor_phaseClass5q_V_12, align 8
  store i16 %cor_phaseClass5q_V_1_2, i16* @cor_phaseClass5q_V_13, align 2
  %cor_phaseClass5i_V_1_3 = load i16* @cor_phaseClass5i_V_11, align 2
  store i16 %cor_phaseClass5i_V_1_3, i16* @cor_phaseClass5i_V_12, align 8
  %cor_phaseClass5q_V_1_3 = load i16* @cor_phaseClass5q_V_11, align 2
  store i16 %cor_phaseClass5q_V_1_3, i16* @cor_phaseClass5q_V_12, align 8
  %cor_phaseClass5i_V_1_4 = load i16* @cor_phaseClass5i_V_10, align 4
  store i16 %cor_phaseClass5i_V_1_4, i16* @cor_phaseClass5i_V_11, align 2
  %cor_phaseClass5q_V_1_4 = load i16* @cor_phaseClass5q_V_10, align 4
  store i16 %cor_phaseClass5q_V_1_4, i16* @cor_phaseClass5q_V_11, align 2
  %cor_phaseClass5i_V_9 = load i16* @cor_phaseClass5i_V_9, align 2
  store i16 %cor_phaseClass5i_V_9, i16* @cor_phaseClass5i_V_10, align 4
  %cor_phaseClass5q_V_9 = load i16* @cor_phaseClass5q_V_9, align 2
  store i16 %cor_phaseClass5q_V_9, i16* @cor_phaseClass5q_V_10, align 4
  %cor_phaseClass5i_V_8 = load i16* @cor_phaseClass5i_V_8, align 16
  store i16 %cor_phaseClass5i_V_8, i16* @cor_phaseClass5i_V_9, align 2
  %cor_phaseClass5q_V_8 = load i16* @cor_phaseClass5q_V_8, align 16
  store i16 %cor_phaseClass5q_V_8, i16* @cor_phaseClass5q_V_9, align 2
  %cor_phaseClass5i_V_7 = load i16* @cor_phaseClass5i_V_7, align 2
  store i16 %cor_phaseClass5i_V_7, i16* @cor_phaseClass5i_V_8, align 16
  %cor_phaseClass5q_V_7 = load i16* @cor_phaseClass5q_V_7, align 2
  store i16 %cor_phaseClass5q_V_7, i16* @cor_phaseClass5q_V_8, align 16
  %cor_phaseClass5i_V_6 = load i16* @cor_phaseClass5i_V_6, align 4
  store i16 %cor_phaseClass5i_V_6, i16* @cor_phaseClass5i_V_7, align 2
  %cor_phaseClass5q_V_6 = load i16* @cor_phaseClass5q_V_6, align 4
  store i16 %cor_phaseClass5q_V_6, i16* @cor_phaseClass5q_V_7, align 2
  %cor_phaseClass5i_V_5 = load i16* @cor_phaseClass5i_V_5, align 2
  store i16 %cor_phaseClass5i_V_5, i16* @cor_phaseClass5i_V_6, align 4
  %cor_phaseClass5q_V_5 = load i16* @cor_phaseClass5q_V_5, align 2
  store i16 %cor_phaseClass5q_V_5, i16* @cor_phaseClass5q_V_6, align 4
  %cor_phaseClass5i_V_4 = load i16* @cor_phaseClass5i_V_4, align 8
  store i16 %cor_phaseClass5i_V_4, i16* @cor_phaseClass5i_V_5, align 2
  %cor_phaseClass5q_V_4 = load i16* @cor_phaseClass5q_V_4, align 8
  store i16 %cor_phaseClass5q_V_4, i16* @cor_phaseClass5q_V_5, align 2
  %cor_phaseClass5i_V_3 = load i16* @cor_phaseClass5i_V_3, align 2
  store i16 %cor_phaseClass5i_V_3, i16* @cor_phaseClass5i_V_4, align 8
  %cor_phaseClass5q_V_3 = load i16* @cor_phaseClass5q_V_3, align 2
  store i16 %cor_phaseClass5q_V_3, i16* @cor_phaseClass5q_V_4, align 8
  %cor_phaseClass5i_V_2 = load i16* @cor_phaseClass5i_V_2, align 4
  store i16 %cor_phaseClass5i_V_2, i16* @cor_phaseClass5i_V_3, align 2
  %cor_phaseClass5q_V_2 = load i16* @cor_phaseClass5q_V_2, align 4
  store i16 %cor_phaseClass5q_V_2, i16* @cor_phaseClass5q_V_3, align 2
  %cor_phaseClass5i_V_1_5 = load i16* @cor_phaseClass5i_V_1, align 2
  store i16 %cor_phaseClass5i_V_1_5, i16* @cor_phaseClass5i_V_2, align 4
  %cor_phaseClass5q_V_1_5 = load i16* @cor_phaseClass5q_V_1, align 2
  store i16 %cor_phaseClass5q_V_1_5, i16* @cor_phaseClass5q_V_2, align 4
  %cor_phaseClass5i_V_0 = load i16* @cor_phaseClass5i_V_0, align 16
  store i16 %cor_phaseClass5i_V_0, i16* @cor_phaseClass5i_V_1, align 2
  %cor_phaseClass5q_V_0 = load i16* @cor_phaseClass5q_V_0, align 16
  store i16 %cor_phaseClass5q_V_0, i16* @cor_phaseClass5q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass5i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass5q_V_0, align 16
  br label %._crit_edge

.preheader105.0:                                  ; preds = %0
  %cor_phaseClass6i_V_1 = load i16* @cor_phaseClass6i_V_14, align 4
  store i16 %cor_phaseClass6i_V_1, i16* @cor_phaseClass6i_V_15, align 2
  %cor_phaseClass6q_V_1 = load i16* @cor_phaseClass6q_V_14, align 4
  store i16 %cor_phaseClass6q_V_1, i16* @cor_phaseClass6q_V_15, align 2
  %cor_phaseClass6i_V_1_1 = load i16* @cor_phaseClass6i_V_13, align 2
  store i16 %cor_phaseClass6i_V_1_1, i16* @cor_phaseClass6i_V_14, align 4
  %cor_phaseClass6q_V_1_1 = load i16* @cor_phaseClass6q_V_13, align 2
  store i16 %cor_phaseClass6q_V_1_1, i16* @cor_phaseClass6q_V_14, align 4
  %cor_phaseClass6i_V_1_2 = load i16* @cor_phaseClass6i_V_12, align 8
  store i16 %cor_phaseClass6i_V_1_2, i16* @cor_phaseClass6i_V_13, align 2
  %cor_phaseClass6q_V_1_2 = load i16* @cor_phaseClass6q_V_12, align 8
  store i16 %cor_phaseClass6q_V_1_2, i16* @cor_phaseClass6q_V_13, align 2
  %cor_phaseClass6i_V_1_3 = load i16* @cor_phaseClass6i_V_11, align 2
  store i16 %cor_phaseClass6i_V_1_3, i16* @cor_phaseClass6i_V_12, align 8
  %cor_phaseClass6q_V_1_3 = load i16* @cor_phaseClass6q_V_11, align 2
  store i16 %cor_phaseClass6q_V_1_3, i16* @cor_phaseClass6q_V_12, align 8
  %cor_phaseClass6i_V_1_4 = load i16* @cor_phaseClass6i_V_10, align 4
  store i16 %cor_phaseClass6i_V_1_4, i16* @cor_phaseClass6i_V_11, align 2
  %cor_phaseClass6q_V_1_4 = load i16* @cor_phaseClass6q_V_10, align 4
  store i16 %cor_phaseClass6q_V_1_4, i16* @cor_phaseClass6q_V_11, align 2
  %cor_phaseClass6i_V_9 = load i16* @cor_phaseClass6i_V_9, align 2
  store i16 %cor_phaseClass6i_V_9, i16* @cor_phaseClass6i_V_10, align 4
  %cor_phaseClass6q_V_9 = load i16* @cor_phaseClass6q_V_9, align 2
  store i16 %cor_phaseClass6q_V_9, i16* @cor_phaseClass6q_V_10, align 4
  %cor_phaseClass6i_V_8 = load i16* @cor_phaseClass6i_V_8, align 16
  store i16 %cor_phaseClass6i_V_8, i16* @cor_phaseClass6i_V_9, align 2
  %cor_phaseClass6q_V_8 = load i16* @cor_phaseClass6q_V_8, align 16
  store i16 %cor_phaseClass6q_V_8, i16* @cor_phaseClass6q_V_9, align 2
  %cor_phaseClass6i_V_7 = load i16* @cor_phaseClass6i_V_7, align 2
  store i16 %cor_phaseClass6i_V_7, i16* @cor_phaseClass6i_V_8, align 16
  %cor_phaseClass6q_V_7 = load i16* @cor_phaseClass6q_V_7, align 2
  store i16 %cor_phaseClass6q_V_7, i16* @cor_phaseClass6q_V_8, align 16
  %cor_phaseClass6i_V_6 = load i16* @cor_phaseClass6i_V_6, align 4
  store i16 %cor_phaseClass6i_V_6, i16* @cor_phaseClass6i_V_7, align 2
  %cor_phaseClass6q_V_6 = load i16* @cor_phaseClass6q_V_6, align 4
  store i16 %cor_phaseClass6q_V_6, i16* @cor_phaseClass6q_V_7, align 2
  %cor_phaseClass6i_V_5 = load i16* @cor_phaseClass6i_V_5, align 2
  store i16 %cor_phaseClass6i_V_5, i16* @cor_phaseClass6i_V_6, align 4
  %cor_phaseClass6q_V_5 = load i16* @cor_phaseClass6q_V_5, align 2
  store i16 %cor_phaseClass6q_V_5, i16* @cor_phaseClass6q_V_6, align 4
  %cor_phaseClass6i_V_4 = load i16* @cor_phaseClass6i_V_4, align 8
  store i16 %cor_phaseClass6i_V_4, i16* @cor_phaseClass6i_V_5, align 2
  %cor_phaseClass6q_V_4 = load i16* @cor_phaseClass6q_V_4, align 8
  store i16 %cor_phaseClass6q_V_4, i16* @cor_phaseClass6q_V_5, align 2
  %cor_phaseClass6i_V_3 = load i16* @cor_phaseClass6i_V_3, align 2
  store i16 %cor_phaseClass6i_V_3, i16* @cor_phaseClass6i_V_4, align 8
  %cor_phaseClass6q_V_3 = load i16* @cor_phaseClass6q_V_3, align 2
  store i16 %cor_phaseClass6q_V_3, i16* @cor_phaseClass6q_V_4, align 8
  %cor_phaseClass6i_V_2 = load i16* @cor_phaseClass6i_V_2, align 4
  store i16 %cor_phaseClass6i_V_2, i16* @cor_phaseClass6i_V_3, align 2
  %cor_phaseClass6q_V_2 = load i16* @cor_phaseClass6q_V_2, align 4
  store i16 %cor_phaseClass6q_V_2, i16* @cor_phaseClass6q_V_3, align 2
  %cor_phaseClass6i_V_1_5 = load i16* @cor_phaseClass6i_V_1, align 2
  store i16 %cor_phaseClass6i_V_1_5, i16* @cor_phaseClass6i_V_2, align 4
  %cor_phaseClass6q_V_1_5 = load i16* @cor_phaseClass6q_V_1, align 2
  store i16 %cor_phaseClass6q_V_1_5, i16* @cor_phaseClass6q_V_2, align 4
  %cor_phaseClass6i_V_0 = load i16* @cor_phaseClass6i_V_0, align 16
  store i16 %cor_phaseClass6i_V_0, i16* @cor_phaseClass6i_V_1, align 2
  %cor_phaseClass6q_V_0 = load i16* @cor_phaseClass6q_V_0, align 16
  store i16 %cor_phaseClass6q_V_0, i16* @cor_phaseClass6q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass6i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass6q_V_0, align 16
  br label %._crit_edge

.preheader104.0:                                  ; preds = %0
  %cor_phaseClass7i_V_1 = load i16* @cor_phaseClass7i_V_14, align 4
  store i16 %cor_phaseClass7i_V_1, i16* @cor_phaseClass7i_V_15, align 2
  %cor_phaseClass7q_V_1 = load i16* @cor_phaseClass7q_V_14, align 4
  store i16 %cor_phaseClass7q_V_1, i16* @cor_phaseClass7q_V_15, align 2
  %cor_phaseClass7i_V_1_1 = load i16* @cor_phaseClass7i_V_13, align 2
  store i16 %cor_phaseClass7i_V_1_1, i16* @cor_phaseClass7i_V_14, align 4
  %cor_phaseClass7q_V_1_1 = load i16* @cor_phaseClass7q_V_13, align 2
  store i16 %cor_phaseClass7q_V_1_1, i16* @cor_phaseClass7q_V_14, align 4
  %cor_phaseClass7i_V_1_2 = load i16* @cor_phaseClass7i_V_12, align 8
  store i16 %cor_phaseClass7i_V_1_2, i16* @cor_phaseClass7i_V_13, align 2
  %cor_phaseClass7q_V_1_2 = load i16* @cor_phaseClass7q_V_12, align 8
  store i16 %cor_phaseClass7q_V_1_2, i16* @cor_phaseClass7q_V_13, align 2
  %cor_phaseClass7i_V_1_3 = load i16* @cor_phaseClass7i_V_11, align 2
  store i16 %cor_phaseClass7i_V_1_3, i16* @cor_phaseClass7i_V_12, align 8
  %cor_phaseClass7q_V_1_3 = load i16* @cor_phaseClass7q_V_11, align 2
  store i16 %cor_phaseClass7q_V_1_3, i16* @cor_phaseClass7q_V_12, align 8
  %cor_phaseClass7i_V_1_4 = load i16* @cor_phaseClass7i_V_10, align 4
  store i16 %cor_phaseClass7i_V_1_4, i16* @cor_phaseClass7i_V_11, align 2
  %cor_phaseClass7q_V_1_4 = load i16* @cor_phaseClass7q_V_10, align 4
  store i16 %cor_phaseClass7q_V_1_4, i16* @cor_phaseClass7q_V_11, align 2
  %cor_phaseClass7i_V_9 = load i16* @cor_phaseClass7i_V_9, align 2
  store i16 %cor_phaseClass7i_V_9, i16* @cor_phaseClass7i_V_10, align 4
  %cor_phaseClass7q_V_9 = load i16* @cor_phaseClass7q_V_9, align 2
  store i16 %cor_phaseClass7q_V_9, i16* @cor_phaseClass7q_V_10, align 4
  %cor_phaseClass7i_V_8 = load i16* @cor_phaseClass7i_V_8, align 16
  store i16 %cor_phaseClass7i_V_8, i16* @cor_phaseClass7i_V_9, align 2
  %cor_phaseClass7q_V_8 = load i16* @cor_phaseClass7q_V_8, align 16
  store i16 %cor_phaseClass7q_V_8, i16* @cor_phaseClass7q_V_9, align 2
  %cor_phaseClass7i_V_7 = load i16* @cor_phaseClass7i_V_7, align 2
  store i16 %cor_phaseClass7i_V_7, i16* @cor_phaseClass7i_V_8, align 16
  %cor_phaseClass7q_V_7 = load i16* @cor_phaseClass7q_V_7, align 2
  store i16 %cor_phaseClass7q_V_7, i16* @cor_phaseClass7q_V_8, align 16
  %cor_phaseClass7i_V_6 = load i16* @cor_phaseClass7i_V_6, align 4
  store i16 %cor_phaseClass7i_V_6, i16* @cor_phaseClass7i_V_7, align 2
  %cor_phaseClass7q_V_6 = load i16* @cor_phaseClass7q_V_6, align 4
  store i16 %cor_phaseClass7q_V_6, i16* @cor_phaseClass7q_V_7, align 2
  %cor_phaseClass7i_V_5 = load i16* @cor_phaseClass7i_V_5, align 2
  store i16 %cor_phaseClass7i_V_5, i16* @cor_phaseClass7i_V_6, align 4
  %cor_phaseClass7q_V_5 = load i16* @cor_phaseClass7q_V_5, align 2
  store i16 %cor_phaseClass7q_V_5, i16* @cor_phaseClass7q_V_6, align 4
  %cor_phaseClass7i_V_4 = load i16* @cor_phaseClass7i_V_4, align 8
  store i16 %cor_phaseClass7i_V_4, i16* @cor_phaseClass7i_V_5, align 2
  %cor_phaseClass7q_V_4 = load i16* @cor_phaseClass7q_V_4, align 8
  store i16 %cor_phaseClass7q_V_4, i16* @cor_phaseClass7q_V_5, align 2
  %cor_phaseClass7i_V_3 = load i16* @cor_phaseClass7i_V_3, align 2
  store i16 %cor_phaseClass7i_V_3, i16* @cor_phaseClass7i_V_4, align 8
  %cor_phaseClass7q_V_3 = load i16* @cor_phaseClass7q_V_3, align 2
  store i16 %cor_phaseClass7q_V_3, i16* @cor_phaseClass7q_V_4, align 8
  %cor_phaseClass7i_V_2 = load i16* @cor_phaseClass7i_V_2, align 4
  store i16 %cor_phaseClass7i_V_2, i16* @cor_phaseClass7i_V_3, align 2
  %cor_phaseClass7q_V_2 = load i16* @cor_phaseClass7q_V_2, align 4
  store i16 %cor_phaseClass7q_V_2, i16* @cor_phaseClass7q_V_3, align 2
  %cor_phaseClass7i_V_1_5 = load i16* @cor_phaseClass7i_V_1, align 2
  store i16 %cor_phaseClass7i_V_1_5, i16* @cor_phaseClass7i_V_2, align 4
  %cor_phaseClass7q_V_1_5 = load i16* @cor_phaseClass7q_V_1, align 2
  store i16 %cor_phaseClass7q_V_1_5, i16* @cor_phaseClass7q_V_2, align 4
  %cor_phaseClass7i_V_0 = load i16* @cor_phaseClass7i_V_0, align 16
  store i16 %cor_phaseClass7i_V_0, i16* @cor_phaseClass7i_V_1, align 2
  %cor_phaseClass7q_V_0 = load i16* @cor_phaseClass7q_V_0, align 16
  store i16 %cor_phaseClass7q_V_0, i16* @cor_phaseClass7q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass7i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass7q_V_0, align 16
  br label %._crit_edge

.preheader103.0:                                  ; preds = %0
  %cor_phaseClass8i_V_1 = load i16* @cor_phaseClass8i_V_14, align 4
  store i16 %cor_phaseClass8i_V_1, i16* @cor_phaseClass8i_V_15, align 2
  %cor_phaseClass8q_V_1 = load i16* @cor_phaseClass8q_V_14, align 4
  store i16 %cor_phaseClass8q_V_1, i16* @cor_phaseClass8q_V_15, align 2
  %cor_phaseClass8i_V_1_1 = load i16* @cor_phaseClass8i_V_13, align 2
  store i16 %cor_phaseClass8i_V_1_1, i16* @cor_phaseClass8i_V_14, align 4
  %cor_phaseClass8q_V_1_1 = load i16* @cor_phaseClass8q_V_13, align 2
  store i16 %cor_phaseClass8q_V_1_1, i16* @cor_phaseClass8q_V_14, align 4
  %cor_phaseClass8i_V_1_2 = load i16* @cor_phaseClass8i_V_12, align 8
  store i16 %cor_phaseClass8i_V_1_2, i16* @cor_phaseClass8i_V_13, align 2
  %cor_phaseClass8q_V_1_2 = load i16* @cor_phaseClass8q_V_12, align 8
  store i16 %cor_phaseClass8q_V_1_2, i16* @cor_phaseClass8q_V_13, align 2
  %cor_phaseClass8i_V_1_3 = load i16* @cor_phaseClass8i_V_11, align 2
  store i16 %cor_phaseClass8i_V_1_3, i16* @cor_phaseClass8i_V_12, align 8
  %cor_phaseClass8q_V_1_3 = load i16* @cor_phaseClass8q_V_11, align 2
  store i16 %cor_phaseClass8q_V_1_3, i16* @cor_phaseClass8q_V_12, align 8
  %cor_phaseClass8i_V_1_4 = load i16* @cor_phaseClass8i_V_10, align 4
  store i16 %cor_phaseClass8i_V_1_4, i16* @cor_phaseClass8i_V_11, align 2
  %cor_phaseClass8q_V_1_4 = load i16* @cor_phaseClass8q_V_10, align 4
  store i16 %cor_phaseClass8q_V_1_4, i16* @cor_phaseClass8q_V_11, align 2
  %cor_phaseClass8i_V_9 = load i16* @cor_phaseClass8i_V_9, align 2
  store i16 %cor_phaseClass8i_V_9, i16* @cor_phaseClass8i_V_10, align 4
  %cor_phaseClass8q_V_9 = load i16* @cor_phaseClass8q_V_9, align 2
  store i16 %cor_phaseClass8q_V_9, i16* @cor_phaseClass8q_V_10, align 4
  %cor_phaseClass8i_V_8 = load i16* @cor_phaseClass8i_V_8, align 16
  store i16 %cor_phaseClass8i_V_8, i16* @cor_phaseClass8i_V_9, align 2
  %cor_phaseClass8q_V_8 = load i16* @cor_phaseClass8q_V_8, align 16
  store i16 %cor_phaseClass8q_V_8, i16* @cor_phaseClass8q_V_9, align 2
  %cor_phaseClass8i_V_7 = load i16* @cor_phaseClass8i_V_7, align 2
  store i16 %cor_phaseClass8i_V_7, i16* @cor_phaseClass8i_V_8, align 16
  %cor_phaseClass8q_V_7 = load i16* @cor_phaseClass8q_V_7, align 2
  store i16 %cor_phaseClass8q_V_7, i16* @cor_phaseClass8q_V_8, align 16
  %cor_phaseClass8i_V_6 = load i16* @cor_phaseClass8i_V_6, align 4
  store i16 %cor_phaseClass8i_V_6, i16* @cor_phaseClass8i_V_7, align 2
  %cor_phaseClass8q_V_6 = load i16* @cor_phaseClass8q_V_6, align 4
  store i16 %cor_phaseClass8q_V_6, i16* @cor_phaseClass8q_V_7, align 2
  %cor_phaseClass8i_V_5 = load i16* @cor_phaseClass8i_V_5, align 2
  store i16 %cor_phaseClass8i_V_5, i16* @cor_phaseClass8i_V_6, align 4
  %cor_phaseClass8q_V_5 = load i16* @cor_phaseClass8q_V_5, align 2
  store i16 %cor_phaseClass8q_V_5, i16* @cor_phaseClass8q_V_6, align 4
  %cor_phaseClass8i_V_4 = load i16* @cor_phaseClass8i_V_4, align 8
  store i16 %cor_phaseClass8i_V_4, i16* @cor_phaseClass8i_V_5, align 2
  %cor_phaseClass8q_V_4 = load i16* @cor_phaseClass8q_V_4, align 8
  store i16 %cor_phaseClass8q_V_4, i16* @cor_phaseClass8q_V_5, align 2
  %cor_phaseClass8i_V_3 = load i16* @cor_phaseClass8i_V_3, align 2
  store i16 %cor_phaseClass8i_V_3, i16* @cor_phaseClass8i_V_4, align 8
  %cor_phaseClass8q_V_3 = load i16* @cor_phaseClass8q_V_3, align 2
  store i16 %cor_phaseClass8q_V_3, i16* @cor_phaseClass8q_V_4, align 8
  %cor_phaseClass8i_V_2 = load i16* @cor_phaseClass8i_V_2, align 4
  store i16 %cor_phaseClass8i_V_2, i16* @cor_phaseClass8i_V_3, align 2
  %cor_phaseClass8q_V_2 = load i16* @cor_phaseClass8q_V_2, align 4
  store i16 %cor_phaseClass8q_V_2, i16* @cor_phaseClass8q_V_3, align 2
  %cor_phaseClass8i_V_1_5 = load i16* @cor_phaseClass8i_V_1, align 2
  store i16 %cor_phaseClass8i_V_1_5, i16* @cor_phaseClass8i_V_2, align 4
  %cor_phaseClass8q_V_1_5 = load i16* @cor_phaseClass8q_V_1, align 2
  store i16 %cor_phaseClass8q_V_1_5, i16* @cor_phaseClass8q_V_2, align 4
  %cor_phaseClass8i_V_0 = load i16* @cor_phaseClass8i_V_0, align 16
  store i16 %cor_phaseClass8i_V_0, i16* @cor_phaseClass8i_V_1, align 2
  %cor_phaseClass8q_V_0 = load i16* @cor_phaseClass8q_V_0, align 16
  store i16 %cor_phaseClass8q_V_0, i16* @cor_phaseClass8q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass8i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass8q_V_0, align 16
  br label %._crit_edge

.preheader102.0:                                  ; preds = %0
  %cor_phaseClass9i_V_1 = load i16* @cor_phaseClass9i_V_14, align 4
  store i16 %cor_phaseClass9i_V_1, i16* @cor_phaseClass9i_V_15, align 2
  %cor_phaseClass9q_V_1 = load i16* @cor_phaseClass9q_V_14, align 4
  store i16 %cor_phaseClass9q_V_1, i16* @cor_phaseClass9q_V_15, align 2
  %cor_phaseClass9i_V_1_1 = load i16* @cor_phaseClass9i_V_13, align 2
  store i16 %cor_phaseClass9i_V_1_1, i16* @cor_phaseClass9i_V_14, align 4
  %cor_phaseClass9q_V_1_1 = load i16* @cor_phaseClass9q_V_13, align 2
  store i16 %cor_phaseClass9q_V_1_1, i16* @cor_phaseClass9q_V_14, align 4
  %cor_phaseClass9i_V_1_2 = load i16* @cor_phaseClass9i_V_12, align 8
  store i16 %cor_phaseClass9i_V_1_2, i16* @cor_phaseClass9i_V_13, align 2
  %cor_phaseClass9q_V_1_2 = load i16* @cor_phaseClass9q_V_12, align 8
  store i16 %cor_phaseClass9q_V_1_2, i16* @cor_phaseClass9q_V_13, align 2
  %cor_phaseClass9i_V_1_3 = load i16* @cor_phaseClass9i_V_11, align 2
  store i16 %cor_phaseClass9i_V_1_3, i16* @cor_phaseClass9i_V_12, align 8
  %cor_phaseClass9q_V_1_3 = load i16* @cor_phaseClass9q_V_11, align 2
  store i16 %cor_phaseClass9q_V_1_3, i16* @cor_phaseClass9q_V_12, align 8
  %cor_phaseClass9i_V_1_4 = load i16* @cor_phaseClass9i_V_10, align 4
  store i16 %cor_phaseClass9i_V_1_4, i16* @cor_phaseClass9i_V_11, align 2
  %cor_phaseClass9q_V_1_4 = load i16* @cor_phaseClass9q_V_10, align 4
  store i16 %cor_phaseClass9q_V_1_4, i16* @cor_phaseClass9q_V_11, align 2
  %cor_phaseClass9i_V_9 = load i16* @cor_phaseClass9i_V_9, align 2
  store i16 %cor_phaseClass9i_V_9, i16* @cor_phaseClass9i_V_10, align 4
  %cor_phaseClass9q_V_9 = load i16* @cor_phaseClass9q_V_9, align 2
  store i16 %cor_phaseClass9q_V_9, i16* @cor_phaseClass9q_V_10, align 4
  %cor_phaseClass9i_V_8 = load i16* @cor_phaseClass9i_V_8, align 16
  store i16 %cor_phaseClass9i_V_8, i16* @cor_phaseClass9i_V_9, align 2
  %cor_phaseClass9q_V_8 = load i16* @cor_phaseClass9q_V_8, align 16
  store i16 %cor_phaseClass9q_V_8, i16* @cor_phaseClass9q_V_9, align 2
  %cor_phaseClass9i_V_7 = load i16* @cor_phaseClass9i_V_7, align 2
  store i16 %cor_phaseClass9i_V_7, i16* @cor_phaseClass9i_V_8, align 16
  %cor_phaseClass9q_V_7 = load i16* @cor_phaseClass9q_V_7, align 2
  store i16 %cor_phaseClass9q_V_7, i16* @cor_phaseClass9q_V_8, align 16
  %cor_phaseClass9i_V_6 = load i16* @cor_phaseClass9i_V_6, align 4
  store i16 %cor_phaseClass9i_V_6, i16* @cor_phaseClass9i_V_7, align 2
  %cor_phaseClass9q_V_6 = load i16* @cor_phaseClass9q_V_6, align 4
  store i16 %cor_phaseClass9q_V_6, i16* @cor_phaseClass9q_V_7, align 2
  %cor_phaseClass9i_V_5 = load i16* @cor_phaseClass9i_V_5, align 2
  store i16 %cor_phaseClass9i_V_5, i16* @cor_phaseClass9i_V_6, align 4
  %cor_phaseClass9q_V_5 = load i16* @cor_phaseClass9q_V_5, align 2
  store i16 %cor_phaseClass9q_V_5, i16* @cor_phaseClass9q_V_6, align 4
  %cor_phaseClass9i_V_4 = load i16* @cor_phaseClass9i_V_4, align 8
  store i16 %cor_phaseClass9i_V_4, i16* @cor_phaseClass9i_V_5, align 2
  %cor_phaseClass9q_V_4 = load i16* @cor_phaseClass9q_V_4, align 8
  store i16 %cor_phaseClass9q_V_4, i16* @cor_phaseClass9q_V_5, align 2
  %cor_phaseClass9i_V_3 = load i16* @cor_phaseClass9i_V_3, align 2
  store i16 %cor_phaseClass9i_V_3, i16* @cor_phaseClass9i_V_4, align 8
  %cor_phaseClass9q_V_3 = load i16* @cor_phaseClass9q_V_3, align 2
  store i16 %cor_phaseClass9q_V_3, i16* @cor_phaseClass9q_V_4, align 8
  %cor_phaseClass9i_V_2 = load i16* @cor_phaseClass9i_V_2, align 4
  store i16 %cor_phaseClass9i_V_2, i16* @cor_phaseClass9i_V_3, align 2
  %cor_phaseClass9q_V_2 = load i16* @cor_phaseClass9q_V_2, align 4
  store i16 %cor_phaseClass9q_V_2, i16* @cor_phaseClass9q_V_3, align 2
  %cor_phaseClass9i_V_1_5 = load i16* @cor_phaseClass9i_V_1, align 2
  store i16 %cor_phaseClass9i_V_1_5, i16* @cor_phaseClass9i_V_2, align 4
  %cor_phaseClass9q_V_1_5 = load i16* @cor_phaseClass9q_V_1, align 2
  store i16 %cor_phaseClass9q_V_1_5, i16* @cor_phaseClass9q_V_2, align 4
  %cor_phaseClass9i_V_0 = load i16* @cor_phaseClass9i_V_0, align 16
  store i16 %cor_phaseClass9i_V_0, i16* @cor_phaseClass9i_V_1, align 2
  %cor_phaseClass9q_V_0 = load i16* @cor_phaseClass9q_V_0, align 16
  store i16 %cor_phaseClass9q_V_0, i16* @cor_phaseClass9q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass9i_V_0, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass9q_V_0, align 16
  br label %._crit_edge

.preheader101.0:                                  ; preds = %0
  %cor_phaseClass10i_V_s = load i16* @cor_phaseClass10i_V_14, align 4
  store i16 %cor_phaseClass10i_V_s, i16* @cor_phaseClass10i_V_15, align 2
  %cor_phaseClass10q_V_s = load i16* @cor_phaseClass10q_V_14, align 4
  store i16 %cor_phaseClass10q_V_s, i16* @cor_phaseClass10q_V_15, align 2
  %cor_phaseClass10i_V_1 = load i16* @cor_phaseClass10i_V_13, align 2
  store i16 %cor_phaseClass10i_V_1, i16* @cor_phaseClass10i_V_14, align 4
  %cor_phaseClass10q_V_1 = load i16* @cor_phaseClass10q_V_13, align 2
  store i16 %cor_phaseClass10q_V_1, i16* @cor_phaseClass10q_V_14, align 4
  %cor_phaseClass10i_V_2 = load i16* @cor_phaseClass10i_V_12, align 8
  store i16 %cor_phaseClass10i_V_2, i16* @cor_phaseClass10i_V_13, align 2
  %cor_phaseClass10q_V_2 = load i16* @cor_phaseClass10q_V_12, align 8
  store i16 %cor_phaseClass10q_V_2, i16* @cor_phaseClass10q_V_13, align 2
  %cor_phaseClass10i_V_3 = load i16* @cor_phaseClass10i_V_11, align 2
  store i16 %cor_phaseClass10i_V_3, i16* @cor_phaseClass10i_V_12, align 8
  %cor_phaseClass10q_V_3 = load i16* @cor_phaseClass10q_V_11, align 2
  store i16 %cor_phaseClass10q_V_3, i16* @cor_phaseClass10q_V_12, align 8
  %cor_phaseClass10i_V_4 = load i16* @cor_phaseClass10i_V_10, align 4
  store i16 %cor_phaseClass10i_V_4, i16* @cor_phaseClass10i_V_11, align 2
  %cor_phaseClass10q_V_4 = load i16* @cor_phaseClass10q_V_10, align 4
  store i16 %cor_phaseClass10q_V_4, i16* @cor_phaseClass10q_V_11, align 2
  %cor_phaseClass10i_V_5 = load i16* @cor_phaseClass10i_V_9, align 2
  store i16 %cor_phaseClass10i_V_5, i16* @cor_phaseClass10i_V_10, align 4
  %cor_phaseClass10q_V_5 = load i16* @cor_phaseClass10q_V_9, align 2
  store i16 %cor_phaseClass10q_V_5, i16* @cor_phaseClass10q_V_10, align 4
  %cor_phaseClass10i_V_6 = load i16* @cor_phaseClass10i_V_8, align 16
  store i16 %cor_phaseClass10i_V_6, i16* @cor_phaseClass10i_V_9, align 2
  %cor_phaseClass10q_V_6 = load i16* @cor_phaseClass10q_V_8, align 16
  store i16 %cor_phaseClass10q_V_6, i16* @cor_phaseClass10q_V_9, align 2
  %cor_phaseClass10i_V_7 = load i16* @cor_phaseClass10i_V_7, align 2
  store i16 %cor_phaseClass10i_V_7, i16* @cor_phaseClass10i_V_8, align 16
  %cor_phaseClass10q_V_7 = load i16* @cor_phaseClass10q_V_7, align 2
  store i16 %cor_phaseClass10q_V_7, i16* @cor_phaseClass10q_V_8, align 16
  %cor_phaseClass10i_V_8 = load i16* @cor_phaseClass10i_V_6, align 4
  store i16 %cor_phaseClass10i_V_8, i16* @cor_phaseClass10i_V_7, align 2
  %cor_phaseClass10q_V_8 = load i16* @cor_phaseClass10q_V_6, align 4
  store i16 %cor_phaseClass10q_V_8, i16* @cor_phaseClass10q_V_7, align 2
  %cor_phaseClass10i_V_9 = load i16* @cor_phaseClass10i_V_5, align 2
  store i16 %cor_phaseClass10i_V_9, i16* @cor_phaseClass10i_V_6, align 4
  %cor_phaseClass10q_V_9 = load i16* @cor_phaseClass10q_V_5, align 2
  store i16 %cor_phaseClass10q_V_9, i16* @cor_phaseClass10q_V_6, align 4
  %cor_phaseClass10i_V_10 = load i16* @cor_phaseClass10i_V_4, align 8
  store i16 %cor_phaseClass10i_V_10, i16* @cor_phaseClass10i_V_5, align 2
  %cor_phaseClass10q_V_10 = load i16* @cor_phaseClass10q_V_4, align 8
  store i16 %cor_phaseClass10q_V_10, i16* @cor_phaseClass10q_V_5, align 2
  %cor_phaseClass10i_V_11 = load i16* @cor_phaseClass10i_V_3, align 2
  store i16 %cor_phaseClass10i_V_11, i16* @cor_phaseClass10i_V_4, align 8
  %cor_phaseClass10q_V_11 = load i16* @cor_phaseClass10q_V_3, align 2
  store i16 %cor_phaseClass10q_V_11, i16* @cor_phaseClass10q_V_4, align 8
  %cor_phaseClass10i_V_12 = load i16* @cor_phaseClass10i_V_2, align 4
  store i16 %cor_phaseClass10i_V_12, i16* @cor_phaseClass10i_V_3, align 2
  %cor_phaseClass10q_V_12 = load i16* @cor_phaseClass10q_V_2, align 4
  store i16 %cor_phaseClass10q_V_12, i16* @cor_phaseClass10q_V_3, align 2
  %cor_phaseClass10i_V_13 = load i16* @cor_phaseClass10i_V_1, align 2
  store i16 %cor_phaseClass10i_V_13, i16* @cor_phaseClass10i_V_2, align 4
  %cor_phaseClass10q_V_13 = load i16* @cor_phaseClass10q_V_1, align 2
  store i16 %cor_phaseClass10q_V_13, i16* @cor_phaseClass10q_V_2, align 4
  %cor_phaseClass10i_V_14 = load i16* @cor_phaseClass10i_V_s, align 16
  store i16 %cor_phaseClass10i_V_14, i16* @cor_phaseClass10i_V_1, align 2
  %cor_phaseClass10q_V_14 = load i16* @cor_phaseClass10q_V_s, align 16
  store i16 %cor_phaseClass10q_V_14, i16* @cor_phaseClass10q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass10i_V_s, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass10q_V_s, align 16
  br label %._crit_edge

.preheader100.0:                                  ; preds = %0
  %cor_phaseClass11i_V_s = load i16* @cor_phaseClass11i_V_14, align 4
  store i16 %cor_phaseClass11i_V_s, i16* @cor_phaseClass11i_V_15, align 2
  %cor_phaseClass11q_V_s = load i16* @cor_phaseClass11q_V_14, align 4
  store i16 %cor_phaseClass11q_V_s, i16* @cor_phaseClass11q_V_15, align 2
  %cor_phaseClass11i_V_1 = load i16* @cor_phaseClass11i_V_13, align 2
  store i16 %cor_phaseClass11i_V_1, i16* @cor_phaseClass11i_V_14, align 4
  %cor_phaseClass11q_V_1 = load i16* @cor_phaseClass11q_V_13, align 2
  store i16 %cor_phaseClass11q_V_1, i16* @cor_phaseClass11q_V_14, align 4
  %cor_phaseClass11i_V_2 = load i16* @cor_phaseClass11i_V_12, align 8
  store i16 %cor_phaseClass11i_V_2, i16* @cor_phaseClass11i_V_13, align 2
  %cor_phaseClass11q_V_2 = load i16* @cor_phaseClass11q_V_12, align 8
  store i16 %cor_phaseClass11q_V_2, i16* @cor_phaseClass11q_V_13, align 2
  %cor_phaseClass11i_V_3 = load i16* @cor_phaseClass11i_V_11, align 2
  store i16 %cor_phaseClass11i_V_3, i16* @cor_phaseClass11i_V_12, align 8
  %cor_phaseClass11q_V_3 = load i16* @cor_phaseClass11q_V_11, align 2
  store i16 %cor_phaseClass11q_V_3, i16* @cor_phaseClass11q_V_12, align 8
  %cor_phaseClass11i_V_4 = load i16* @cor_phaseClass11i_V_10, align 4
  store i16 %cor_phaseClass11i_V_4, i16* @cor_phaseClass11i_V_11, align 2
  %cor_phaseClass11q_V_4 = load i16* @cor_phaseClass11q_V_10, align 4
  store i16 %cor_phaseClass11q_V_4, i16* @cor_phaseClass11q_V_11, align 2
  %cor_phaseClass11i_V_5 = load i16* @cor_phaseClass11i_V_9, align 2
  store i16 %cor_phaseClass11i_V_5, i16* @cor_phaseClass11i_V_10, align 4
  %cor_phaseClass11q_V_5 = load i16* @cor_phaseClass11q_V_9, align 2
  store i16 %cor_phaseClass11q_V_5, i16* @cor_phaseClass11q_V_10, align 4
  %cor_phaseClass11i_V_6 = load i16* @cor_phaseClass11i_V_8, align 16
  store i16 %cor_phaseClass11i_V_6, i16* @cor_phaseClass11i_V_9, align 2
  %cor_phaseClass11q_V_6 = load i16* @cor_phaseClass11q_V_8, align 16
  store i16 %cor_phaseClass11q_V_6, i16* @cor_phaseClass11q_V_9, align 2
  %cor_phaseClass11i_V_7 = load i16* @cor_phaseClass11i_V_7, align 2
  store i16 %cor_phaseClass11i_V_7, i16* @cor_phaseClass11i_V_8, align 16
  %cor_phaseClass11q_V_7 = load i16* @cor_phaseClass11q_V_7, align 2
  store i16 %cor_phaseClass11q_V_7, i16* @cor_phaseClass11q_V_8, align 16
  %cor_phaseClass11i_V_8 = load i16* @cor_phaseClass11i_V_6, align 4
  store i16 %cor_phaseClass11i_V_8, i16* @cor_phaseClass11i_V_7, align 2
  %cor_phaseClass11q_V_8 = load i16* @cor_phaseClass11q_V_6, align 4
  store i16 %cor_phaseClass11q_V_8, i16* @cor_phaseClass11q_V_7, align 2
  %cor_phaseClass11i_V_9 = load i16* @cor_phaseClass11i_V_5, align 2
  store i16 %cor_phaseClass11i_V_9, i16* @cor_phaseClass11i_V_6, align 4
  %cor_phaseClass11q_V_9 = load i16* @cor_phaseClass11q_V_5, align 2
  store i16 %cor_phaseClass11q_V_9, i16* @cor_phaseClass11q_V_6, align 4
  %cor_phaseClass11i_V_10 = load i16* @cor_phaseClass11i_V_4, align 8
  store i16 %cor_phaseClass11i_V_10, i16* @cor_phaseClass11i_V_5, align 2
  %cor_phaseClass11q_V_10 = load i16* @cor_phaseClass11q_V_4, align 8
  store i16 %cor_phaseClass11q_V_10, i16* @cor_phaseClass11q_V_5, align 2
  %cor_phaseClass11i_V_11 = load i16* @cor_phaseClass11i_V_3, align 2
  store i16 %cor_phaseClass11i_V_11, i16* @cor_phaseClass11i_V_4, align 8
  %cor_phaseClass11q_V_11 = load i16* @cor_phaseClass11q_V_3, align 2
  store i16 %cor_phaseClass11q_V_11, i16* @cor_phaseClass11q_V_4, align 8
  %cor_phaseClass11i_V_12 = load i16* @cor_phaseClass11i_V_2, align 4
  store i16 %cor_phaseClass11i_V_12, i16* @cor_phaseClass11i_V_3, align 2
  %cor_phaseClass11q_V_12 = load i16* @cor_phaseClass11q_V_2, align 4
  store i16 %cor_phaseClass11q_V_12, i16* @cor_phaseClass11q_V_3, align 2
  %cor_phaseClass11i_V_13 = load i16* @cor_phaseClass11i_V_1, align 2
  store i16 %cor_phaseClass11i_V_13, i16* @cor_phaseClass11i_V_2, align 4
  %cor_phaseClass11q_V_13 = load i16* @cor_phaseClass11q_V_1, align 2
  store i16 %cor_phaseClass11q_V_13, i16* @cor_phaseClass11q_V_2, align 4
  %cor_phaseClass11i_V_14 = load i16* @cor_phaseClass11i_V_s, align 16
  store i16 %cor_phaseClass11i_V_14, i16* @cor_phaseClass11i_V_1, align 2
  %cor_phaseClass11q_V_14 = load i16* @cor_phaseClass11q_V_s, align 16
  store i16 %cor_phaseClass11q_V_14, i16* @cor_phaseClass11q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass11i_V_s, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass11q_V_s, align 16
  br label %._crit_edge

.preheader99.0:                                   ; preds = %0
  %cor_phaseClass12i_V_s = load i16* @cor_phaseClass12i_V_14, align 4
  store i16 %cor_phaseClass12i_V_s, i16* @cor_phaseClass12i_V_15, align 2
  %cor_phaseClass12q_V_s = load i16* @cor_phaseClass12q_V_14, align 4
  store i16 %cor_phaseClass12q_V_s, i16* @cor_phaseClass12q_V_15, align 2
  %cor_phaseClass12i_V_1 = load i16* @cor_phaseClass12i_V_13, align 2
  store i16 %cor_phaseClass12i_V_1, i16* @cor_phaseClass12i_V_14, align 4
  %cor_phaseClass12q_V_1 = load i16* @cor_phaseClass12q_V_13, align 2
  store i16 %cor_phaseClass12q_V_1, i16* @cor_phaseClass12q_V_14, align 4
  %cor_phaseClass12i_V_2 = load i16* @cor_phaseClass12i_V_12, align 8
  store i16 %cor_phaseClass12i_V_2, i16* @cor_phaseClass12i_V_13, align 2
  %cor_phaseClass12q_V_2 = load i16* @cor_phaseClass12q_V_12, align 8
  store i16 %cor_phaseClass12q_V_2, i16* @cor_phaseClass12q_V_13, align 2
  %cor_phaseClass12i_V_3 = load i16* @cor_phaseClass12i_V_11, align 2
  store i16 %cor_phaseClass12i_V_3, i16* @cor_phaseClass12i_V_12, align 8
  %cor_phaseClass12q_V_3 = load i16* @cor_phaseClass12q_V_11, align 2
  store i16 %cor_phaseClass12q_V_3, i16* @cor_phaseClass12q_V_12, align 8
  %cor_phaseClass12i_V_4 = load i16* @cor_phaseClass12i_V_10, align 4
  store i16 %cor_phaseClass12i_V_4, i16* @cor_phaseClass12i_V_11, align 2
  %cor_phaseClass12q_V_4 = load i16* @cor_phaseClass12q_V_10, align 4
  store i16 %cor_phaseClass12q_V_4, i16* @cor_phaseClass12q_V_11, align 2
  %cor_phaseClass12i_V_5 = load i16* @cor_phaseClass12i_V_9, align 2
  store i16 %cor_phaseClass12i_V_5, i16* @cor_phaseClass12i_V_10, align 4
  %cor_phaseClass12q_V_5 = load i16* @cor_phaseClass12q_V_9, align 2
  store i16 %cor_phaseClass12q_V_5, i16* @cor_phaseClass12q_V_10, align 4
  %cor_phaseClass12i_V_6 = load i16* @cor_phaseClass12i_V_8, align 16
  store i16 %cor_phaseClass12i_V_6, i16* @cor_phaseClass12i_V_9, align 2
  %cor_phaseClass12q_V_6 = load i16* @cor_phaseClass12q_V_8, align 16
  store i16 %cor_phaseClass12q_V_6, i16* @cor_phaseClass12q_V_9, align 2
  %cor_phaseClass12i_V_7 = load i16* @cor_phaseClass12i_V_7, align 2
  store i16 %cor_phaseClass12i_V_7, i16* @cor_phaseClass12i_V_8, align 16
  %cor_phaseClass12q_V_7 = load i16* @cor_phaseClass12q_V_7, align 2
  store i16 %cor_phaseClass12q_V_7, i16* @cor_phaseClass12q_V_8, align 16
  %cor_phaseClass12i_V_8 = load i16* @cor_phaseClass12i_V_6, align 4
  store i16 %cor_phaseClass12i_V_8, i16* @cor_phaseClass12i_V_7, align 2
  %cor_phaseClass12q_V_8 = load i16* @cor_phaseClass12q_V_6, align 4
  store i16 %cor_phaseClass12q_V_8, i16* @cor_phaseClass12q_V_7, align 2
  %cor_phaseClass12i_V_9 = load i16* @cor_phaseClass12i_V_5, align 2
  store i16 %cor_phaseClass12i_V_9, i16* @cor_phaseClass12i_V_6, align 4
  %cor_phaseClass12q_V_9 = load i16* @cor_phaseClass12q_V_5, align 2
  store i16 %cor_phaseClass12q_V_9, i16* @cor_phaseClass12q_V_6, align 4
  %cor_phaseClass12i_V_10 = load i16* @cor_phaseClass12i_V_4, align 8
  store i16 %cor_phaseClass12i_V_10, i16* @cor_phaseClass12i_V_5, align 2
  %cor_phaseClass12q_V_10 = load i16* @cor_phaseClass12q_V_4, align 8
  store i16 %cor_phaseClass12q_V_10, i16* @cor_phaseClass12q_V_5, align 2
  %cor_phaseClass12i_V_11 = load i16* @cor_phaseClass12i_V_3, align 2
  store i16 %cor_phaseClass12i_V_11, i16* @cor_phaseClass12i_V_4, align 8
  %cor_phaseClass12q_V_11 = load i16* @cor_phaseClass12q_V_3, align 2
  store i16 %cor_phaseClass12q_V_11, i16* @cor_phaseClass12q_V_4, align 8
  %cor_phaseClass12i_V_12 = load i16* @cor_phaseClass12i_V_2, align 4
  store i16 %cor_phaseClass12i_V_12, i16* @cor_phaseClass12i_V_3, align 2
  %cor_phaseClass12q_V_12 = load i16* @cor_phaseClass12q_V_2, align 4
  store i16 %cor_phaseClass12q_V_12, i16* @cor_phaseClass12q_V_3, align 2
  %cor_phaseClass12i_V_13 = load i16* @cor_phaseClass12i_V_1, align 2
  store i16 %cor_phaseClass12i_V_13, i16* @cor_phaseClass12i_V_2, align 4
  %cor_phaseClass12q_V_13 = load i16* @cor_phaseClass12q_V_1, align 2
  store i16 %cor_phaseClass12q_V_13, i16* @cor_phaseClass12q_V_2, align 4
  %cor_phaseClass12i_V_14 = load i16* @cor_phaseClass12i_V_s, align 16
  store i16 %cor_phaseClass12i_V_14, i16* @cor_phaseClass12i_V_1, align 2
  %cor_phaseClass12q_V_14 = load i16* @cor_phaseClass12q_V_s, align 16
  store i16 %cor_phaseClass12q_V_14, i16* @cor_phaseClass12q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass12i_V_s, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass12q_V_s, align 16
  br label %._crit_edge

.preheader98.0:                                   ; preds = %0
  %cor_phaseClass13i_V_s = load i16* @cor_phaseClass13i_V_14, align 4
  store i16 %cor_phaseClass13i_V_s, i16* @cor_phaseClass13i_V_15, align 2
  %cor_phaseClass13q_V_s = load i16* @cor_phaseClass13q_V_14, align 4
  store i16 %cor_phaseClass13q_V_s, i16* @cor_phaseClass13q_V_15, align 2
  %cor_phaseClass13i_V_1 = load i16* @cor_phaseClass13i_V_13, align 2
  store i16 %cor_phaseClass13i_V_1, i16* @cor_phaseClass13i_V_14, align 4
  %cor_phaseClass13q_V_1 = load i16* @cor_phaseClass13q_V_13, align 2
  store i16 %cor_phaseClass13q_V_1, i16* @cor_phaseClass13q_V_14, align 4
  %cor_phaseClass13i_V_2 = load i16* @cor_phaseClass13i_V_12, align 8
  store i16 %cor_phaseClass13i_V_2, i16* @cor_phaseClass13i_V_13, align 2
  %cor_phaseClass13q_V_2 = load i16* @cor_phaseClass13q_V_12, align 8
  store i16 %cor_phaseClass13q_V_2, i16* @cor_phaseClass13q_V_13, align 2
  %cor_phaseClass13i_V_3 = load i16* @cor_phaseClass13i_V_11, align 2
  store i16 %cor_phaseClass13i_V_3, i16* @cor_phaseClass13i_V_12, align 8
  %cor_phaseClass13q_V_3 = load i16* @cor_phaseClass13q_V_11, align 2
  store i16 %cor_phaseClass13q_V_3, i16* @cor_phaseClass13q_V_12, align 8
  %cor_phaseClass13i_V_4 = load i16* @cor_phaseClass13i_V_10, align 4
  store i16 %cor_phaseClass13i_V_4, i16* @cor_phaseClass13i_V_11, align 2
  %cor_phaseClass13q_V_4 = load i16* @cor_phaseClass13q_V_10, align 4
  store i16 %cor_phaseClass13q_V_4, i16* @cor_phaseClass13q_V_11, align 2
  %cor_phaseClass13i_V_5 = load i16* @cor_phaseClass13i_V_9, align 2
  store i16 %cor_phaseClass13i_V_5, i16* @cor_phaseClass13i_V_10, align 4
  %cor_phaseClass13q_V_5 = load i16* @cor_phaseClass13q_V_9, align 2
  store i16 %cor_phaseClass13q_V_5, i16* @cor_phaseClass13q_V_10, align 4
  %cor_phaseClass13i_V_6 = load i16* @cor_phaseClass13i_V_8, align 16
  store i16 %cor_phaseClass13i_V_6, i16* @cor_phaseClass13i_V_9, align 2
  %cor_phaseClass13q_V_6 = load i16* @cor_phaseClass13q_V_8, align 16
  store i16 %cor_phaseClass13q_V_6, i16* @cor_phaseClass13q_V_9, align 2
  %cor_phaseClass13i_V_7 = load i16* @cor_phaseClass13i_V_7, align 2
  store i16 %cor_phaseClass13i_V_7, i16* @cor_phaseClass13i_V_8, align 16
  %cor_phaseClass13q_V_7 = load i16* @cor_phaseClass13q_V_7, align 2
  store i16 %cor_phaseClass13q_V_7, i16* @cor_phaseClass13q_V_8, align 16
  %cor_phaseClass13i_V_8 = load i16* @cor_phaseClass13i_V_6, align 4
  store i16 %cor_phaseClass13i_V_8, i16* @cor_phaseClass13i_V_7, align 2
  %cor_phaseClass13q_V_8 = load i16* @cor_phaseClass13q_V_6, align 4
  store i16 %cor_phaseClass13q_V_8, i16* @cor_phaseClass13q_V_7, align 2
  %cor_phaseClass13i_V_9 = load i16* @cor_phaseClass13i_V_5, align 2
  store i16 %cor_phaseClass13i_V_9, i16* @cor_phaseClass13i_V_6, align 4
  %cor_phaseClass13q_V_9 = load i16* @cor_phaseClass13q_V_5, align 2
  store i16 %cor_phaseClass13q_V_9, i16* @cor_phaseClass13q_V_6, align 4
  %cor_phaseClass13i_V_10 = load i16* @cor_phaseClass13i_V_4, align 8
  store i16 %cor_phaseClass13i_V_10, i16* @cor_phaseClass13i_V_5, align 2
  %cor_phaseClass13q_V_10 = load i16* @cor_phaseClass13q_V_4, align 8
  store i16 %cor_phaseClass13q_V_10, i16* @cor_phaseClass13q_V_5, align 2
  %cor_phaseClass13i_V_11 = load i16* @cor_phaseClass13i_V_3, align 2
  store i16 %cor_phaseClass13i_V_11, i16* @cor_phaseClass13i_V_4, align 8
  %cor_phaseClass13q_V_11 = load i16* @cor_phaseClass13q_V_3, align 2
  store i16 %cor_phaseClass13q_V_11, i16* @cor_phaseClass13q_V_4, align 8
  %cor_phaseClass13i_V_12 = load i16* @cor_phaseClass13i_V_2, align 4
  store i16 %cor_phaseClass13i_V_12, i16* @cor_phaseClass13i_V_3, align 2
  %cor_phaseClass13q_V_12 = load i16* @cor_phaseClass13q_V_2, align 4
  store i16 %cor_phaseClass13q_V_12, i16* @cor_phaseClass13q_V_3, align 2
  %cor_phaseClass13i_V_13 = load i16* @cor_phaseClass13i_V_1, align 2
  store i16 %cor_phaseClass13i_V_13, i16* @cor_phaseClass13i_V_2, align 4
  %cor_phaseClass13q_V_13 = load i16* @cor_phaseClass13q_V_1, align 2
  store i16 %cor_phaseClass13q_V_13, i16* @cor_phaseClass13q_V_2, align 4
  %cor_phaseClass13i_V_14 = load i16* @cor_phaseClass13i_V_s, align 16
  store i16 %cor_phaseClass13i_V_14, i16* @cor_phaseClass13i_V_1, align 2
  %cor_phaseClass13q_V_14 = load i16* @cor_phaseClass13q_V_s, align 16
  store i16 %cor_phaseClass13q_V_14, i16* @cor_phaseClass13q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass13i_V_s, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass13q_V_s, align 16
  br label %._crit_edge

.preheader97.0:                                   ; preds = %0
  %cor_phaseClass14i_V_s = load i16* @cor_phaseClass14i_V_14, align 4
  store i16 %cor_phaseClass14i_V_s, i16* @cor_phaseClass14i_V_15, align 2
  %cor_phaseClass14q_V_s = load i16* @cor_phaseClass14q_V_14, align 4
  store i16 %cor_phaseClass14q_V_s, i16* @cor_phaseClass14q_V_15, align 2
  %cor_phaseClass14i_V_1 = load i16* @cor_phaseClass14i_V_13, align 2
  store i16 %cor_phaseClass14i_V_1, i16* @cor_phaseClass14i_V_14, align 4
  %cor_phaseClass14q_V_1 = load i16* @cor_phaseClass14q_V_13, align 2
  store i16 %cor_phaseClass14q_V_1, i16* @cor_phaseClass14q_V_14, align 4
  %cor_phaseClass14i_V_2 = load i16* @cor_phaseClass14i_V_12, align 8
  store i16 %cor_phaseClass14i_V_2, i16* @cor_phaseClass14i_V_13, align 2
  %cor_phaseClass14q_V_2 = load i16* @cor_phaseClass14q_V_12, align 8
  store i16 %cor_phaseClass14q_V_2, i16* @cor_phaseClass14q_V_13, align 2
  %cor_phaseClass14i_V_3 = load i16* @cor_phaseClass14i_V_11, align 2
  store i16 %cor_phaseClass14i_V_3, i16* @cor_phaseClass14i_V_12, align 8
  %cor_phaseClass14q_V_3 = load i16* @cor_phaseClass14q_V_11, align 2
  store i16 %cor_phaseClass14q_V_3, i16* @cor_phaseClass14q_V_12, align 8
  %cor_phaseClass14i_V_4 = load i16* @cor_phaseClass14i_V_10, align 4
  store i16 %cor_phaseClass14i_V_4, i16* @cor_phaseClass14i_V_11, align 2
  %cor_phaseClass14q_V_4 = load i16* @cor_phaseClass14q_V_10, align 4
  store i16 %cor_phaseClass14q_V_4, i16* @cor_phaseClass14q_V_11, align 2
  %cor_phaseClass14i_V_5 = load i16* @cor_phaseClass14i_V_9, align 2
  store i16 %cor_phaseClass14i_V_5, i16* @cor_phaseClass14i_V_10, align 4
  %cor_phaseClass14q_V_5 = load i16* @cor_phaseClass14q_V_9, align 2
  store i16 %cor_phaseClass14q_V_5, i16* @cor_phaseClass14q_V_10, align 4
  %cor_phaseClass14i_V_6 = load i16* @cor_phaseClass14i_V_8, align 16
  store i16 %cor_phaseClass14i_V_6, i16* @cor_phaseClass14i_V_9, align 2
  %cor_phaseClass14q_V_6 = load i16* @cor_phaseClass14q_V_8, align 16
  store i16 %cor_phaseClass14q_V_6, i16* @cor_phaseClass14q_V_9, align 2
  %cor_phaseClass14i_V_7 = load i16* @cor_phaseClass14i_V_7, align 2
  store i16 %cor_phaseClass14i_V_7, i16* @cor_phaseClass14i_V_8, align 16
  %cor_phaseClass14q_V_7 = load i16* @cor_phaseClass14q_V_7, align 2
  store i16 %cor_phaseClass14q_V_7, i16* @cor_phaseClass14q_V_8, align 16
  %cor_phaseClass14i_V_8 = load i16* @cor_phaseClass14i_V_6, align 4
  store i16 %cor_phaseClass14i_V_8, i16* @cor_phaseClass14i_V_7, align 2
  %cor_phaseClass14q_V_8 = load i16* @cor_phaseClass14q_V_6, align 4
  store i16 %cor_phaseClass14q_V_8, i16* @cor_phaseClass14q_V_7, align 2
  %cor_phaseClass14i_V_9 = load i16* @cor_phaseClass14i_V_5, align 2
  store i16 %cor_phaseClass14i_V_9, i16* @cor_phaseClass14i_V_6, align 4
  %cor_phaseClass14q_V_9 = load i16* @cor_phaseClass14q_V_5, align 2
  store i16 %cor_phaseClass14q_V_9, i16* @cor_phaseClass14q_V_6, align 4
  %cor_phaseClass14i_V_10 = load i16* @cor_phaseClass14i_V_4, align 8
  store i16 %cor_phaseClass14i_V_10, i16* @cor_phaseClass14i_V_5, align 2
  %cor_phaseClass14q_V_10 = load i16* @cor_phaseClass14q_V_4, align 8
  store i16 %cor_phaseClass14q_V_10, i16* @cor_phaseClass14q_V_5, align 2
  %cor_phaseClass14i_V_11 = load i16* @cor_phaseClass14i_V_3, align 2
  store i16 %cor_phaseClass14i_V_11, i16* @cor_phaseClass14i_V_4, align 8
  %cor_phaseClass14q_V_11 = load i16* @cor_phaseClass14q_V_3, align 2
  store i16 %cor_phaseClass14q_V_11, i16* @cor_phaseClass14q_V_4, align 8
  %cor_phaseClass14i_V_12 = load i16* @cor_phaseClass14i_V_2, align 4
  store i16 %cor_phaseClass14i_V_12, i16* @cor_phaseClass14i_V_3, align 2
  %cor_phaseClass14q_V_12 = load i16* @cor_phaseClass14q_V_2, align 4
  store i16 %cor_phaseClass14q_V_12, i16* @cor_phaseClass14q_V_3, align 2
  %cor_phaseClass14i_V_13 = load i16* @cor_phaseClass14i_V_1, align 2
  store i16 %cor_phaseClass14i_V_13, i16* @cor_phaseClass14i_V_2, align 4
  %cor_phaseClass14q_V_13 = load i16* @cor_phaseClass14q_V_1, align 2
  store i16 %cor_phaseClass14q_V_13, i16* @cor_phaseClass14q_V_2, align 4
  %cor_phaseClass14i_V_14 = load i16* @cor_phaseClass14i_V_s, align 16
  store i16 %cor_phaseClass14i_V_14, i16* @cor_phaseClass14i_V_1, align 2
  %cor_phaseClass14q_V_14 = load i16* @cor_phaseClass14q_V_s, align 16
  store i16 %cor_phaseClass14q_V_14, i16* @cor_phaseClass14q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass14i_V_s, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass14q_V_s, align 16
  br label %._crit_edge

.preheader.0:                                     ; preds = %0
  %cor_phaseClass15i_V_s = load i16* @cor_phaseClass15i_V_14, align 4
  store i16 %cor_phaseClass15i_V_s, i16* @cor_phaseClass15i_V_15, align 2
  %cor_phaseClass15q_V_s = load i16* @cor_phaseClass15q_V_14, align 4
  store i16 %cor_phaseClass15q_V_s, i16* @cor_phaseClass15q_V_15, align 2
  %cor_phaseClass15i_V_1 = load i16* @cor_phaseClass15i_V_13, align 2
  store i16 %cor_phaseClass15i_V_1, i16* @cor_phaseClass15i_V_14, align 4
  %cor_phaseClass15q_V_1 = load i16* @cor_phaseClass15q_V_13, align 2
  store i16 %cor_phaseClass15q_V_1, i16* @cor_phaseClass15q_V_14, align 4
  %cor_phaseClass15i_V_2 = load i16* @cor_phaseClass15i_V_12, align 8
  store i16 %cor_phaseClass15i_V_2, i16* @cor_phaseClass15i_V_13, align 2
  %cor_phaseClass15q_V_2 = load i16* @cor_phaseClass15q_V_12, align 8
  store i16 %cor_phaseClass15q_V_2, i16* @cor_phaseClass15q_V_13, align 2
  %cor_phaseClass15i_V_3 = load i16* @cor_phaseClass15i_V_11, align 2
  store i16 %cor_phaseClass15i_V_3, i16* @cor_phaseClass15i_V_12, align 8
  %cor_phaseClass15q_V_3 = load i16* @cor_phaseClass15q_V_11, align 2
  store i16 %cor_phaseClass15q_V_3, i16* @cor_phaseClass15q_V_12, align 8
  %cor_phaseClass15i_V_4 = load i16* @cor_phaseClass15i_V_10, align 4
  store i16 %cor_phaseClass15i_V_4, i16* @cor_phaseClass15i_V_11, align 2
  %cor_phaseClass15q_V_4 = load i16* @cor_phaseClass15q_V_10, align 4
  store i16 %cor_phaseClass15q_V_4, i16* @cor_phaseClass15q_V_11, align 2
  %cor_phaseClass15i_V_5 = load i16* @cor_phaseClass15i_V_9, align 2
  store i16 %cor_phaseClass15i_V_5, i16* @cor_phaseClass15i_V_10, align 4
  %cor_phaseClass15q_V_5 = load i16* @cor_phaseClass15q_V_9, align 2
  store i16 %cor_phaseClass15q_V_5, i16* @cor_phaseClass15q_V_10, align 4
  %cor_phaseClass15i_V_6 = load i16* @cor_phaseClass15i_V_8, align 16
  store i16 %cor_phaseClass15i_V_6, i16* @cor_phaseClass15i_V_9, align 2
  %cor_phaseClass15q_V_6 = load i16* @cor_phaseClass15q_V_8, align 16
  store i16 %cor_phaseClass15q_V_6, i16* @cor_phaseClass15q_V_9, align 2
  %cor_phaseClass15i_V_7 = load i16* @cor_phaseClass15i_V_7, align 2
  store i16 %cor_phaseClass15i_V_7, i16* @cor_phaseClass15i_V_8, align 16
  %cor_phaseClass15q_V_7 = load i16* @cor_phaseClass15q_V_7, align 2
  store i16 %cor_phaseClass15q_V_7, i16* @cor_phaseClass15q_V_8, align 16
  %cor_phaseClass15i_V_8 = load i16* @cor_phaseClass15i_V_6, align 4
  store i16 %cor_phaseClass15i_V_8, i16* @cor_phaseClass15i_V_7, align 2
  %cor_phaseClass15q_V_8 = load i16* @cor_phaseClass15q_V_6, align 4
  store i16 %cor_phaseClass15q_V_8, i16* @cor_phaseClass15q_V_7, align 2
  %cor_phaseClass15i_V_9 = load i16* @cor_phaseClass15i_V_5, align 2
  store i16 %cor_phaseClass15i_V_9, i16* @cor_phaseClass15i_V_6, align 4
  %cor_phaseClass15q_V_9 = load i16* @cor_phaseClass15q_V_5, align 2
  store i16 %cor_phaseClass15q_V_9, i16* @cor_phaseClass15q_V_6, align 4
  %cor_phaseClass15i_V_10 = load i16* @cor_phaseClass15i_V_4, align 8
  store i16 %cor_phaseClass15i_V_10, i16* @cor_phaseClass15i_V_5, align 2
  %cor_phaseClass15q_V_10 = load i16* @cor_phaseClass15q_V_4, align 8
  store i16 %cor_phaseClass15q_V_10, i16* @cor_phaseClass15q_V_5, align 2
  %cor_phaseClass15i_V_11 = load i16* @cor_phaseClass15i_V_3, align 2
  store i16 %cor_phaseClass15i_V_11, i16* @cor_phaseClass15i_V_4, align 8
  %cor_phaseClass15q_V_11 = load i16* @cor_phaseClass15q_V_3, align 2
  store i16 %cor_phaseClass15q_V_11, i16* @cor_phaseClass15q_V_4, align 8
  %cor_phaseClass15i_V_12 = load i16* @cor_phaseClass15i_V_2, align 4
  store i16 %cor_phaseClass15i_V_12, i16* @cor_phaseClass15i_V_3, align 2
  %cor_phaseClass15q_V_12 = load i16* @cor_phaseClass15q_V_2, align 4
  store i16 %cor_phaseClass15q_V_12, i16* @cor_phaseClass15q_V_3, align 2
  %cor_phaseClass15i_V_13 = load i16* @cor_phaseClass15i_V_1, align 2
  store i16 %cor_phaseClass15i_V_13, i16* @cor_phaseClass15i_V_2, align 4
  %cor_phaseClass15q_V_13 = load i16* @cor_phaseClass15q_V_1, align 2
  store i16 %cor_phaseClass15q_V_13, i16* @cor_phaseClass15q_V_2, align 4
  %cor_phaseClass15i_V_14 = load i16* @cor_phaseClass15i_V_s, align 16
  store i16 %cor_phaseClass15i_V_14, i16* @cor_phaseClass15i_V_1, align 2
  %cor_phaseClass15q_V_14 = load i16* @cor_phaseClass15q_V_s, align 16
  store i16 %cor_phaseClass15q_V_14, i16* @cor_phaseClass15q_V_1, align 2
  store i16 %newValuei_V_read, i16* @cor_phaseClass15i_V_s, align 16
  store i16 %newValueq_V_read, i16* @cor_phaseClass15q_V_s, align 16
  br label %._crit_edge

._crit_edge:                                      ; preds = %.preheader.0, %.preheader97.0, %.preheader98.0, %.preheader99.0, %.preheader100.0, %.preheader101.0, %.preheader102.0, %.preheader103.0, %.preheader104.0, %.preheader105.0, %.preheader106.0, %.preheader107.0, %.preheader108.0, %.preheader109.0, %.preheader110.0, %.preheader111.0, %0
  ret void
}

declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

define internal fastcc i32 @correlator(i4 %phaseClass_V) readonly {
  call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass0i_V_0, i16* @cor_phaseClass0i_V_1, i16* @cor_phaseClass0i_V_2, i16* @cor_phaseClass0i_V_3, i16* @cor_phaseClass0i_V_4, i16* @cor_phaseClass0i_V_5, i16* @cor_phaseClass0i_V_6, i16* @cor_phaseClass0i_V_7, i16* @cor_phaseClass0i_V_8, i16* @cor_phaseClass0i_V_9, i16* @cor_phaseClass0i_V_10, i16* @cor_phaseClass0i_V_11, i16* @cor_phaseClass0i_V_12, i16* @cor_phaseClass0i_V_13, i16* @cor_phaseClass0i_V_14, i16* @cor_phaseClass0i_V_15, i32 1, [1 x i8]* @p_str4) nounwind
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  switch i4 %phaseClass_V_read, label %.loopexit [
    i4 0, label %.preheader2939.0
    i4 1, label %.preheader2937.0
    i4 2, label %.preheader2935.0
    i4 3, label %.preheader2933.0
    i4 4, label %.preheader2931.0
    i4 5, label %.preheader2929.0
    i4 6, label %.preheader2927.0
    i4 7, label %.preheader2925.0
    i4 -8, label %.preheader2923.0
    i4 -7, label %.preheader2921.0
    i4 -6, label %.preheader2919.0
    i4 -5, label %.preheader2917.0
    i4 -4, label %.preheader2915.0
    i4 -3, label %.preheader2913.0
    i4 -2, label %.preheader2911.0
    i4 -1, label %.preheader.0
  ]

.preheader.0:                                     ; preds = %0
  %cor_phaseClass15i_V_s = load i16* @cor_phaseClass15i_V_15, align 2
  %cor_phaseClass15q_V_s = load i16* @cor_phaseClass15q_V_15, align 2
  %cor_phaseClass15i_V_15 = load i16* @cor_phaseClass15i_V_14, align 4
  %cor_phaseClass15q_V_15 = load i16* @cor_phaseClass15q_V_14, align 4
  %cor_phaseClass15i_V_16 = load i16* @cor_phaseClass15i_V_13, align 2
  %cor_phaseClass15q_V_16 = load i16* @cor_phaseClass15q_V_13, align 2
  %cor_phaseClass15i_V_17 = load i16* @cor_phaseClass15i_V_12, align 8
  %cor_phaseClass15q_V_17 = load i16* @cor_phaseClass15q_V_12, align 8
  %cor_phaseClass15i_V_18 = load i16* @cor_phaseClass15i_V_11, align 2
  %cor_phaseClass15q_V_18 = load i16* @cor_phaseClass15q_V_11, align 2
  %cor_phaseClass15i_V_19 = load i16* @cor_phaseClass15i_V_10, align 4
  %cor_phaseClass15q_V_19 = load i16* @cor_phaseClass15q_V_10, align 4
  %cor_phaseClass15i_V_20 = load i16* @cor_phaseClass15i_V_9, align 2
  %cor_phaseClass15q_V_20 = load i16* @cor_phaseClass15q_V_9, align 2
  %cor_phaseClass15i_V_21 = load i16* @cor_phaseClass15i_V_8, align 16
  %cor_phaseClass15q_V_21 = load i16* @cor_phaseClass15q_V_8, align 16
  %cor_phaseClass15i_V_22 = load i16* @cor_phaseClass15i_V_7, align 2
  %cor_phaseClass15q_V_22 = load i16* @cor_phaseClass15q_V_7, align 2
  %cor_phaseClass15i_V_23 = load i16* @cor_phaseClass15i_V_6, align 4
  %cor_phaseClass15q_V_23 = load i16* @cor_phaseClass15q_V_6, align 4
  %cor_phaseClass15i_V_24 = load i16* @cor_phaseClass15i_V_5, align 2
  %cor_phaseClass15q_V_24 = load i16* @cor_phaseClass15q_V_5, align 2
  %cor_phaseClass15i_V_25 = load i16* @cor_phaseClass15i_V_4, align 8
  %cor_phaseClass15q_V_25 = load i16* @cor_phaseClass15q_V_4, align 8
  %cor_phaseClass15i_V_26 = load i16* @cor_phaseClass15i_V_3, align 2
  %cor_phaseClass15q_V_26 = load i16* @cor_phaseClass15q_V_3, align 2
  %cor_phaseClass15i_V_27 = load i16* @cor_phaseClass15i_V_2, align 4
  %cor_phaseClass15q_V_27 = load i16* @cor_phaseClass15q_V_2, align 4
  %cor_phaseClass15i_V_28 = load i16* @cor_phaseClass15i_V_1, align 2
  %tmp1 = add i16 %cor_phaseClass15i_V_19, %cor_phaseClass15i_V_18
  %tmp2 = add i16 %cor_phaseClass15i_V_20, %cor_phaseClass15i_V_21
  %tmp = add i16 %tmp2, %tmp1
  %tmp4 = add i16 %cor_phaseClass15i_V_23, %cor_phaseClass15i_V_25
  %tmp5 = add i16 %cor_phaseClass15i_V_26, %cor_phaseClass15i_V_28
  %tmp3 = add i16 %tmp5, %tmp4
  %corHelperIPos_V_15_2 = add i16 %tmp3, %tmp
  %cor_phaseClass15q_V_28 = load i16* @cor_phaseClass15q_V_1, align 2
  %tmp7 = add i16 %cor_phaseClass15q_V_19, %cor_phaseClass15q_V_18
  %tmp8 = add i16 %cor_phaseClass15q_V_20, %cor_phaseClass15q_V_21
  %tmp6 = add i16 %tmp8, %tmp7
  %tmp10 = add i16 %cor_phaseClass15q_V_23, %cor_phaseClass15q_V_25
  %tmp11 = add i16 %cor_phaseClass15q_V_26, %cor_phaseClass15q_V_28
  %tmp9 = add i16 %tmp11, %tmp10
  %corHelperQPos_V_15_2 = add i16 %tmp9, %tmp6
  %cor_phaseClass15i_V_29 = load i16* @cor_phaseClass15i_V_s, align 16
  %tmp13 = add i16 %cor_phaseClass15i_V_15, %cor_phaseClass15i_V_s
  %tmp14 = add i16 %cor_phaseClass15i_V_16, %cor_phaseClass15i_V_17
  %tmp12 = add i16 %tmp14, %tmp13
  %tmp16 = add i16 %cor_phaseClass15i_V_22, %cor_phaseClass15i_V_24
  %tmp17 = add i16 %cor_phaseClass15i_V_27, %cor_phaseClass15i_V_29
  %tmp15 = add i16 %tmp17, %tmp16
  %corHelperINeg_V_15_5 = add i16 %tmp15, %tmp12
  %cor_phaseClass15q_V_29 = load i16* @cor_phaseClass15q_V_s, align 16
  %tmp19 = add i16 %cor_phaseClass15q_V_15, %cor_phaseClass15q_V_s
  %tmp20 = add i16 %cor_phaseClass15q_V_16, %cor_phaseClass15q_V_17
  %tmp18 = add i16 %tmp20, %tmp19
  %tmp22 = add i16 %cor_phaseClass15q_V_22, %cor_phaseClass15q_V_24
  %tmp23 = add i16 %cor_phaseClass15q_V_27, %cor_phaseClass15q_V_29
  %tmp21 = add i16 %tmp23, %tmp22
  %corHelperQNeg_V_15_5 = add i16 %tmp21, %tmp18
  br label %.loopexit

.preheader2911.0:                                 ; preds = %0
  %cor_phaseClass14i_V_s = load i16* @cor_phaseClass14i_V_15, align 2
  %cor_phaseClass14q_V_s = load i16* @cor_phaseClass14q_V_15, align 2
  %cor_phaseClass14i_V_15 = load i16* @cor_phaseClass14i_V_14, align 4
  %cor_phaseClass14q_V_15 = load i16* @cor_phaseClass14q_V_14, align 4
  %cor_phaseClass14i_V_16 = load i16* @cor_phaseClass14i_V_13, align 2
  %cor_phaseClass14q_V_16 = load i16* @cor_phaseClass14q_V_13, align 2
  %cor_phaseClass14i_V_17 = load i16* @cor_phaseClass14i_V_12, align 8
  %cor_phaseClass14q_V_17 = load i16* @cor_phaseClass14q_V_12, align 8
  %cor_phaseClass14i_V_18 = load i16* @cor_phaseClass14i_V_11, align 2
  %cor_phaseClass14q_V_18 = load i16* @cor_phaseClass14q_V_11, align 2
  %cor_phaseClass14i_V_19 = load i16* @cor_phaseClass14i_V_10, align 4
  %cor_phaseClass14q_V_19 = load i16* @cor_phaseClass14q_V_10, align 4
  %cor_phaseClass14i_V_20 = load i16* @cor_phaseClass14i_V_9, align 2
  %cor_phaseClass14q_V_20 = load i16* @cor_phaseClass14q_V_9, align 2
  %cor_phaseClass14i_V_21 = load i16* @cor_phaseClass14i_V_8, align 16
  %cor_phaseClass14q_V_21 = load i16* @cor_phaseClass14q_V_8, align 16
  %cor_phaseClass14i_V_22 = load i16* @cor_phaseClass14i_V_7, align 2
  %cor_phaseClass14q_V_22 = load i16* @cor_phaseClass14q_V_7, align 2
  %cor_phaseClass14i_V_23 = load i16* @cor_phaseClass14i_V_6, align 4
  %cor_phaseClass14q_V_23 = load i16* @cor_phaseClass14q_V_6, align 4
  %cor_phaseClass14i_V_24 = load i16* @cor_phaseClass14i_V_5, align 2
  %cor_phaseClass14q_V_24 = load i16* @cor_phaseClass14q_V_5, align 2
  %cor_phaseClass14i_V_25 = load i16* @cor_phaseClass14i_V_4, align 8
  %cor_phaseClass14q_V_25 = load i16* @cor_phaseClass14q_V_4, align 8
  %cor_phaseClass14i_V_26 = load i16* @cor_phaseClass14i_V_3, align 2
  %cor_phaseClass14q_V_26 = load i16* @cor_phaseClass14q_V_3, align 2
  %cor_phaseClass14i_V_27 = load i16* @cor_phaseClass14i_V_2, align 4
  %cor_phaseClass14q_V_27 = load i16* @cor_phaseClass14q_V_2, align 4
  %cor_phaseClass14i_V_28 = load i16* @cor_phaseClass14i_V_1, align 2
  %tmp25 = add i16 %cor_phaseClass14i_V_19, %cor_phaseClass14i_V_18
  %tmp26 = add i16 %cor_phaseClass14i_V_20, %cor_phaseClass14i_V_21
  %tmp24 = add i16 %tmp26, %tmp25
  %tmp28 = add i16 %cor_phaseClass14i_V_23, %cor_phaseClass14i_V_25
  %tmp29 = add i16 %cor_phaseClass14i_V_26, %cor_phaseClass14i_V_28
  %tmp27 = add i16 %tmp29, %tmp28
  %corHelperIPos_V_14_2 = add i16 %tmp27, %tmp24
  %cor_phaseClass14q_V_28 = load i16* @cor_phaseClass14q_V_1, align 2
  %tmp31 = add i16 %cor_phaseClass14q_V_19, %cor_phaseClass14q_V_18
  %tmp32 = add i16 %cor_phaseClass14q_V_20, %cor_phaseClass14q_V_21
  %tmp30 = add i16 %tmp32, %tmp31
  %tmp34 = add i16 %cor_phaseClass14q_V_23, %cor_phaseClass14q_V_25
  %tmp35 = add i16 %cor_phaseClass14q_V_26, %cor_phaseClass14q_V_28
  %tmp33 = add i16 %tmp35, %tmp34
  %corHelperQPos_V_14_2 = add i16 %tmp33, %tmp30
  %cor_phaseClass14i_V_29 = load i16* @cor_phaseClass14i_V_s, align 16
  %tmp37 = add i16 %cor_phaseClass14i_V_15, %cor_phaseClass14i_V_s
  %tmp38 = add i16 %cor_phaseClass14i_V_16, %cor_phaseClass14i_V_17
  %tmp36 = add i16 %tmp38, %tmp37
  %tmp40 = add i16 %cor_phaseClass14i_V_22, %cor_phaseClass14i_V_24
  %tmp41 = add i16 %cor_phaseClass14i_V_27, %cor_phaseClass14i_V_29
  %tmp39 = add i16 %tmp41, %tmp40
  %corHelperINeg_V_14_5 = add i16 %tmp39, %tmp36
  %cor_phaseClass14q_V_29 = load i16* @cor_phaseClass14q_V_s, align 16
  %tmp43 = add i16 %cor_phaseClass14q_V_15, %cor_phaseClass14q_V_s
  %tmp44 = add i16 %cor_phaseClass14q_V_16, %cor_phaseClass14q_V_17
  %tmp42 = add i16 %tmp44, %tmp43
  %tmp46 = add i16 %cor_phaseClass14q_V_22, %cor_phaseClass14q_V_24
  %tmp47 = add i16 %cor_phaseClass14q_V_27, %cor_phaseClass14q_V_29
  %tmp45 = add i16 %tmp47, %tmp46
  %corHelperQNeg_V_14_5 = add i16 %tmp45, %tmp42
  br label %.loopexit

.preheader2913.0:                                 ; preds = %0
  %cor_phaseClass13i_V_s = load i16* @cor_phaseClass13i_V_15, align 2
  %cor_phaseClass13q_V_s = load i16* @cor_phaseClass13q_V_15, align 2
  %cor_phaseClass13i_V_15 = load i16* @cor_phaseClass13i_V_14, align 4
  %cor_phaseClass13q_V_15 = load i16* @cor_phaseClass13q_V_14, align 4
  %cor_phaseClass13i_V_16 = load i16* @cor_phaseClass13i_V_13, align 2
  %cor_phaseClass13q_V_16 = load i16* @cor_phaseClass13q_V_13, align 2
  %cor_phaseClass13i_V_17 = load i16* @cor_phaseClass13i_V_12, align 8
  %cor_phaseClass13q_V_17 = load i16* @cor_phaseClass13q_V_12, align 8
  %cor_phaseClass13i_V_18 = load i16* @cor_phaseClass13i_V_11, align 2
  %cor_phaseClass13q_V_18 = load i16* @cor_phaseClass13q_V_11, align 2
  %cor_phaseClass13i_V_19 = load i16* @cor_phaseClass13i_V_10, align 4
  %cor_phaseClass13q_V_19 = load i16* @cor_phaseClass13q_V_10, align 4
  %cor_phaseClass13i_V_20 = load i16* @cor_phaseClass13i_V_9, align 2
  %cor_phaseClass13q_V_20 = load i16* @cor_phaseClass13q_V_9, align 2
  %cor_phaseClass13i_V_21 = load i16* @cor_phaseClass13i_V_8, align 16
  %cor_phaseClass13q_V_21 = load i16* @cor_phaseClass13q_V_8, align 16
  %cor_phaseClass13i_V_22 = load i16* @cor_phaseClass13i_V_7, align 2
  %cor_phaseClass13q_V_22 = load i16* @cor_phaseClass13q_V_7, align 2
  %cor_phaseClass13i_V_23 = load i16* @cor_phaseClass13i_V_6, align 4
  %cor_phaseClass13q_V_23 = load i16* @cor_phaseClass13q_V_6, align 4
  %cor_phaseClass13i_V_24 = load i16* @cor_phaseClass13i_V_5, align 2
  %cor_phaseClass13q_V_24 = load i16* @cor_phaseClass13q_V_5, align 2
  %cor_phaseClass13i_V_25 = load i16* @cor_phaseClass13i_V_4, align 8
  %cor_phaseClass13q_V_25 = load i16* @cor_phaseClass13q_V_4, align 8
  %cor_phaseClass13i_V_26 = load i16* @cor_phaseClass13i_V_3, align 2
  %cor_phaseClass13q_V_26 = load i16* @cor_phaseClass13q_V_3, align 2
  %cor_phaseClass13i_V_27 = load i16* @cor_phaseClass13i_V_2, align 4
  %cor_phaseClass13q_V_27 = load i16* @cor_phaseClass13q_V_2, align 4
  %cor_phaseClass13i_V_28 = load i16* @cor_phaseClass13i_V_1, align 2
  %tmp49 = add i16 %cor_phaseClass13i_V_19, %cor_phaseClass13i_V_18
  %tmp50 = add i16 %cor_phaseClass13i_V_20, %cor_phaseClass13i_V_21
  %tmp48 = add i16 %tmp50, %tmp49
  %tmp52 = add i16 %cor_phaseClass13i_V_23, %cor_phaseClass13i_V_25
  %tmp53 = add i16 %cor_phaseClass13i_V_26, %cor_phaseClass13i_V_28
  %tmp51 = add i16 %tmp53, %tmp52
  %corHelperIPos_V_13_2 = add i16 %tmp51, %tmp48
  %cor_phaseClass13q_V_28 = load i16* @cor_phaseClass13q_V_1, align 2
  %tmp55 = add i16 %cor_phaseClass13q_V_19, %cor_phaseClass13q_V_18
  %tmp56 = add i16 %cor_phaseClass13q_V_20, %cor_phaseClass13q_V_21
  %tmp54 = add i16 %tmp56, %tmp55
  %tmp58 = add i16 %cor_phaseClass13q_V_23, %cor_phaseClass13q_V_25
  %tmp59 = add i16 %cor_phaseClass13q_V_26, %cor_phaseClass13q_V_28
  %tmp57 = add i16 %tmp59, %tmp58
  %corHelperQPos_V_13_2 = add i16 %tmp57, %tmp54
  %cor_phaseClass13i_V_29 = load i16* @cor_phaseClass13i_V_s, align 16
  %tmp61 = add i16 %cor_phaseClass13i_V_15, %cor_phaseClass13i_V_s
  %tmp62 = add i16 %cor_phaseClass13i_V_16, %cor_phaseClass13i_V_17
  %tmp60 = add i16 %tmp62, %tmp61
  %tmp64 = add i16 %cor_phaseClass13i_V_22, %cor_phaseClass13i_V_24
  %tmp65 = add i16 %cor_phaseClass13i_V_27, %cor_phaseClass13i_V_29
  %tmp63 = add i16 %tmp65, %tmp64
  %corHelperINeg_V_13_5 = add i16 %tmp63, %tmp60
  %cor_phaseClass13q_V_29 = load i16* @cor_phaseClass13q_V_s, align 16
  %tmp67 = add i16 %cor_phaseClass13q_V_15, %cor_phaseClass13q_V_s
  %tmp68 = add i16 %cor_phaseClass13q_V_16, %cor_phaseClass13q_V_17
  %tmp66 = add i16 %tmp68, %tmp67
  %tmp70 = add i16 %cor_phaseClass13q_V_22, %cor_phaseClass13q_V_24
  %tmp71 = add i16 %cor_phaseClass13q_V_27, %cor_phaseClass13q_V_29
  %tmp69 = add i16 %tmp71, %tmp70
  %corHelperQNeg_V_13_5 = add i16 %tmp69, %tmp66
  br label %.loopexit

.preheader2915.0:                                 ; preds = %0
  %cor_phaseClass12i_V_s = load i16* @cor_phaseClass12i_V_15, align 2
  %cor_phaseClass12q_V_s = load i16* @cor_phaseClass12q_V_15, align 2
  %cor_phaseClass12i_V_15 = load i16* @cor_phaseClass12i_V_14, align 4
  %cor_phaseClass12q_V_15 = load i16* @cor_phaseClass12q_V_14, align 4
  %cor_phaseClass12i_V_16 = load i16* @cor_phaseClass12i_V_13, align 2
  %cor_phaseClass12q_V_16 = load i16* @cor_phaseClass12q_V_13, align 2
  %cor_phaseClass12i_V_17 = load i16* @cor_phaseClass12i_V_12, align 8
  %cor_phaseClass12q_V_17 = load i16* @cor_phaseClass12q_V_12, align 8
  %cor_phaseClass12i_V_18 = load i16* @cor_phaseClass12i_V_11, align 2
  %cor_phaseClass12q_V_18 = load i16* @cor_phaseClass12q_V_11, align 2
  %cor_phaseClass12i_V_19 = load i16* @cor_phaseClass12i_V_10, align 4
  %cor_phaseClass12q_V_19 = load i16* @cor_phaseClass12q_V_10, align 4
  %cor_phaseClass12i_V_20 = load i16* @cor_phaseClass12i_V_9, align 2
  %cor_phaseClass12q_V_20 = load i16* @cor_phaseClass12q_V_9, align 2
  %cor_phaseClass12i_V_21 = load i16* @cor_phaseClass12i_V_8, align 16
  %cor_phaseClass12q_V_21 = load i16* @cor_phaseClass12q_V_8, align 16
  %cor_phaseClass12i_V_22 = load i16* @cor_phaseClass12i_V_7, align 2
  %cor_phaseClass12q_V_22 = load i16* @cor_phaseClass12q_V_7, align 2
  %cor_phaseClass12i_V_23 = load i16* @cor_phaseClass12i_V_6, align 4
  %cor_phaseClass12q_V_23 = load i16* @cor_phaseClass12q_V_6, align 4
  %cor_phaseClass12i_V_24 = load i16* @cor_phaseClass12i_V_5, align 2
  %cor_phaseClass12q_V_24 = load i16* @cor_phaseClass12q_V_5, align 2
  %cor_phaseClass12i_V_25 = load i16* @cor_phaseClass12i_V_4, align 8
  %cor_phaseClass12q_V_25 = load i16* @cor_phaseClass12q_V_4, align 8
  %cor_phaseClass12i_V_26 = load i16* @cor_phaseClass12i_V_3, align 2
  %cor_phaseClass12q_V_26 = load i16* @cor_phaseClass12q_V_3, align 2
  %cor_phaseClass12i_V_27 = load i16* @cor_phaseClass12i_V_2, align 4
  %cor_phaseClass12q_V_27 = load i16* @cor_phaseClass12q_V_2, align 4
  %cor_phaseClass12i_V_28 = load i16* @cor_phaseClass12i_V_1, align 2
  %tmp73 = add i16 %cor_phaseClass12i_V_19, %cor_phaseClass12i_V_18
  %tmp74 = add i16 %cor_phaseClass12i_V_20, %cor_phaseClass12i_V_21
  %tmp72 = add i16 %tmp74, %tmp73
  %tmp76 = add i16 %cor_phaseClass12i_V_23, %cor_phaseClass12i_V_25
  %tmp77 = add i16 %cor_phaseClass12i_V_26, %cor_phaseClass12i_V_28
  %tmp75 = add i16 %tmp77, %tmp76
  %corHelperIPos_V_12_2 = add i16 %tmp75, %tmp72
  %cor_phaseClass12q_V_28 = load i16* @cor_phaseClass12q_V_1, align 2
  %tmp79 = add i16 %cor_phaseClass12q_V_19, %cor_phaseClass12q_V_18
  %tmp80 = add i16 %cor_phaseClass12q_V_20, %cor_phaseClass12q_V_21
  %tmp78 = add i16 %tmp80, %tmp79
  %tmp82 = add i16 %cor_phaseClass12q_V_23, %cor_phaseClass12q_V_25
  %tmp83 = add i16 %cor_phaseClass12q_V_26, %cor_phaseClass12q_V_28
  %tmp81 = add i16 %tmp83, %tmp82
  %corHelperQPos_V_12_2 = add i16 %tmp81, %tmp78
  %cor_phaseClass12i_V_29 = load i16* @cor_phaseClass12i_V_s, align 16
  %tmp85 = add i16 %cor_phaseClass12i_V_15, %cor_phaseClass12i_V_s
  %tmp86 = add i16 %cor_phaseClass12i_V_16, %cor_phaseClass12i_V_17
  %tmp84 = add i16 %tmp86, %tmp85
  %tmp88 = add i16 %cor_phaseClass12i_V_22, %cor_phaseClass12i_V_24
  %tmp89 = add i16 %cor_phaseClass12i_V_27, %cor_phaseClass12i_V_29
  %tmp87 = add i16 %tmp89, %tmp88
  %corHelperINeg_V_12_5 = add i16 %tmp87, %tmp84
  %cor_phaseClass12q_V_29 = load i16* @cor_phaseClass12q_V_s, align 16
  %tmp91 = add i16 %cor_phaseClass12q_V_15, %cor_phaseClass12q_V_s
  %tmp92 = add i16 %cor_phaseClass12q_V_16, %cor_phaseClass12q_V_17
  %tmp90 = add i16 %tmp92, %tmp91
  %tmp94 = add i16 %cor_phaseClass12q_V_22, %cor_phaseClass12q_V_24
  %tmp95 = add i16 %cor_phaseClass12q_V_27, %cor_phaseClass12q_V_29
  %tmp93 = add i16 %tmp95, %tmp94
  %corHelperQNeg_V_12_5 = add i16 %tmp93, %tmp90
  br label %.loopexit

.preheader2917.0:                                 ; preds = %0
  %cor_phaseClass11i_V_s = load i16* @cor_phaseClass11i_V_15, align 2
  %cor_phaseClass11q_V_s = load i16* @cor_phaseClass11q_V_15, align 2
  %cor_phaseClass11i_V_15 = load i16* @cor_phaseClass11i_V_14, align 4
  %cor_phaseClass11q_V_15 = load i16* @cor_phaseClass11q_V_14, align 4
  %cor_phaseClass11i_V_16 = load i16* @cor_phaseClass11i_V_13, align 2
  %cor_phaseClass11q_V_16 = load i16* @cor_phaseClass11q_V_13, align 2
  %cor_phaseClass11i_V_17 = load i16* @cor_phaseClass11i_V_12, align 8
  %cor_phaseClass11q_V_17 = load i16* @cor_phaseClass11q_V_12, align 8
  %cor_phaseClass11i_V_18 = load i16* @cor_phaseClass11i_V_11, align 2
  %cor_phaseClass11q_V_18 = load i16* @cor_phaseClass11q_V_11, align 2
  %cor_phaseClass11i_V_19 = load i16* @cor_phaseClass11i_V_10, align 4
  %cor_phaseClass11q_V_19 = load i16* @cor_phaseClass11q_V_10, align 4
  %cor_phaseClass11i_V_20 = load i16* @cor_phaseClass11i_V_9, align 2
  %cor_phaseClass11q_V_20 = load i16* @cor_phaseClass11q_V_9, align 2
  %cor_phaseClass11i_V_21 = load i16* @cor_phaseClass11i_V_8, align 16
  %cor_phaseClass11q_V_21 = load i16* @cor_phaseClass11q_V_8, align 16
  %cor_phaseClass11i_V_22 = load i16* @cor_phaseClass11i_V_7, align 2
  %cor_phaseClass11q_V_22 = load i16* @cor_phaseClass11q_V_7, align 2
  %cor_phaseClass11i_V_23 = load i16* @cor_phaseClass11i_V_6, align 4
  %cor_phaseClass11q_V_23 = load i16* @cor_phaseClass11q_V_6, align 4
  %cor_phaseClass11i_V_24 = load i16* @cor_phaseClass11i_V_5, align 2
  %cor_phaseClass11q_V_24 = load i16* @cor_phaseClass11q_V_5, align 2
  %cor_phaseClass11i_V_25 = load i16* @cor_phaseClass11i_V_4, align 8
  %cor_phaseClass11q_V_25 = load i16* @cor_phaseClass11q_V_4, align 8
  %cor_phaseClass11i_V_26 = load i16* @cor_phaseClass11i_V_3, align 2
  %cor_phaseClass11q_V_26 = load i16* @cor_phaseClass11q_V_3, align 2
  %cor_phaseClass11i_V_27 = load i16* @cor_phaseClass11i_V_2, align 4
  %cor_phaseClass11q_V_27 = load i16* @cor_phaseClass11q_V_2, align 4
  %cor_phaseClass11i_V_28 = load i16* @cor_phaseClass11i_V_1, align 2
  %tmp97 = add i16 %cor_phaseClass11i_V_19, %cor_phaseClass11i_V_18
  %tmp98 = add i16 %cor_phaseClass11i_V_20, %cor_phaseClass11i_V_21
  %tmp96 = add i16 %tmp98, %tmp97
  %tmp100 = add i16 %cor_phaseClass11i_V_23, %cor_phaseClass11i_V_25
  %tmp101 = add i16 %cor_phaseClass11i_V_26, %cor_phaseClass11i_V_28
  %tmp99 = add i16 %tmp101, %tmp100
  %corHelperIPos_V_11_2 = add i16 %tmp99, %tmp96
  %cor_phaseClass11q_V_28 = load i16* @cor_phaseClass11q_V_1, align 2
  %tmp103 = add i16 %cor_phaseClass11q_V_19, %cor_phaseClass11q_V_18
  %tmp104 = add i16 %cor_phaseClass11q_V_20, %cor_phaseClass11q_V_21
  %tmp102 = add i16 %tmp104, %tmp103
  %tmp106 = add i16 %cor_phaseClass11q_V_23, %cor_phaseClass11q_V_25
  %tmp107 = add i16 %cor_phaseClass11q_V_26, %cor_phaseClass11q_V_28
  %tmp105 = add i16 %tmp107, %tmp106
  %corHelperQPos_V_11_2 = add i16 %tmp105, %tmp102
  %cor_phaseClass11i_V_29 = load i16* @cor_phaseClass11i_V_s, align 16
  %tmp109 = add i16 %cor_phaseClass11i_V_15, %cor_phaseClass11i_V_s
  %tmp110 = add i16 %cor_phaseClass11i_V_16, %cor_phaseClass11i_V_17
  %tmp108 = add i16 %tmp110, %tmp109
  %tmp112 = add i16 %cor_phaseClass11i_V_22, %cor_phaseClass11i_V_24
  %tmp113 = add i16 %cor_phaseClass11i_V_27, %cor_phaseClass11i_V_29
  %tmp111 = add i16 %tmp113, %tmp112
  %corHelperINeg_V_11_5 = add i16 %tmp111, %tmp108
  %cor_phaseClass11q_V_29 = load i16* @cor_phaseClass11q_V_s, align 16
  %tmp115 = add i16 %cor_phaseClass11q_V_15, %cor_phaseClass11q_V_s
  %tmp116 = add i16 %cor_phaseClass11q_V_16, %cor_phaseClass11q_V_17
  %tmp114 = add i16 %tmp116, %tmp115
  %tmp118 = add i16 %cor_phaseClass11q_V_22, %cor_phaseClass11q_V_24
  %tmp119 = add i16 %cor_phaseClass11q_V_27, %cor_phaseClass11q_V_29
  %tmp117 = add i16 %tmp119, %tmp118
  %corHelperQNeg_V_11_5 = add i16 %tmp117, %tmp114
  br label %.loopexit

.preheader2919.0:                                 ; preds = %0
  %cor_phaseClass10i_V_s = load i16* @cor_phaseClass10i_V_15, align 2
  %cor_phaseClass10q_V_s = load i16* @cor_phaseClass10q_V_15, align 2
  %cor_phaseClass10i_V_15 = load i16* @cor_phaseClass10i_V_14, align 4
  %cor_phaseClass10q_V_15 = load i16* @cor_phaseClass10q_V_14, align 4
  %cor_phaseClass10i_V_16 = load i16* @cor_phaseClass10i_V_13, align 2
  %cor_phaseClass10q_V_16 = load i16* @cor_phaseClass10q_V_13, align 2
  %cor_phaseClass10i_V_17 = load i16* @cor_phaseClass10i_V_12, align 8
  %cor_phaseClass10q_V_17 = load i16* @cor_phaseClass10q_V_12, align 8
  %cor_phaseClass10i_V_18 = load i16* @cor_phaseClass10i_V_11, align 2
  %cor_phaseClass10q_V_18 = load i16* @cor_phaseClass10q_V_11, align 2
  %cor_phaseClass10i_V_19 = load i16* @cor_phaseClass10i_V_10, align 4
  %cor_phaseClass10q_V_19 = load i16* @cor_phaseClass10q_V_10, align 4
  %cor_phaseClass10i_V_20 = load i16* @cor_phaseClass10i_V_9, align 2
  %cor_phaseClass10q_V_20 = load i16* @cor_phaseClass10q_V_9, align 2
  %cor_phaseClass10i_V_21 = load i16* @cor_phaseClass10i_V_8, align 16
  %cor_phaseClass10q_V_21 = load i16* @cor_phaseClass10q_V_8, align 16
  %cor_phaseClass10i_V_22 = load i16* @cor_phaseClass10i_V_7, align 2
  %cor_phaseClass10q_V_22 = load i16* @cor_phaseClass10q_V_7, align 2
  %cor_phaseClass10i_V_23 = load i16* @cor_phaseClass10i_V_6, align 4
  %cor_phaseClass10q_V_23 = load i16* @cor_phaseClass10q_V_6, align 4
  %cor_phaseClass10i_V_24 = load i16* @cor_phaseClass10i_V_5, align 2
  %cor_phaseClass10q_V_24 = load i16* @cor_phaseClass10q_V_5, align 2
  %cor_phaseClass10i_V_25 = load i16* @cor_phaseClass10i_V_4, align 8
  %cor_phaseClass10q_V_25 = load i16* @cor_phaseClass10q_V_4, align 8
  %cor_phaseClass10i_V_26 = load i16* @cor_phaseClass10i_V_3, align 2
  %cor_phaseClass10q_V_26 = load i16* @cor_phaseClass10q_V_3, align 2
  %cor_phaseClass10i_V_27 = load i16* @cor_phaseClass10i_V_2, align 4
  %cor_phaseClass10q_V_27 = load i16* @cor_phaseClass10q_V_2, align 4
  %cor_phaseClass10i_V_28 = load i16* @cor_phaseClass10i_V_1, align 2
  %tmp121 = add i16 %cor_phaseClass10i_V_19, %cor_phaseClass10i_V_18
  %tmp122 = add i16 %cor_phaseClass10i_V_20, %cor_phaseClass10i_V_21
  %tmp120 = add i16 %tmp122, %tmp121
  %tmp124 = add i16 %cor_phaseClass10i_V_23, %cor_phaseClass10i_V_25
  %tmp125 = add i16 %cor_phaseClass10i_V_26, %cor_phaseClass10i_V_28
  %tmp123 = add i16 %tmp125, %tmp124
  %corHelperIPos_V_10_2 = add i16 %tmp123, %tmp120
  %cor_phaseClass10q_V_28 = load i16* @cor_phaseClass10q_V_1, align 2
  %tmp127 = add i16 %cor_phaseClass10q_V_19, %cor_phaseClass10q_V_18
  %tmp128 = add i16 %cor_phaseClass10q_V_20, %cor_phaseClass10q_V_21
  %tmp126 = add i16 %tmp128, %tmp127
  %tmp130 = add i16 %cor_phaseClass10q_V_23, %cor_phaseClass10q_V_25
  %tmp131 = add i16 %cor_phaseClass10q_V_26, %cor_phaseClass10q_V_28
  %tmp129 = add i16 %tmp131, %tmp130
  %corHelperQPos_V_10_2 = add i16 %tmp129, %tmp126
  %cor_phaseClass10i_V_29 = load i16* @cor_phaseClass10i_V_s, align 16
  %tmp133 = add i16 %cor_phaseClass10i_V_15, %cor_phaseClass10i_V_s
  %tmp134 = add i16 %cor_phaseClass10i_V_16, %cor_phaseClass10i_V_17
  %tmp132 = add i16 %tmp134, %tmp133
  %tmp136 = add i16 %cor_phaseClass10i_V_22, %cor_phaseClass10i_V_24
  %tmp137 = add i16 %cor_phaseClass10i_V_27, %cor_phaseClass10i_V_29
  %tmp135 = add i16 %tmp137, %tmp136
  %corHelperINeg_V_10_5 = add i16 %tmp135, %tmp132
  %cor_phaseClass10q_V_29 = load i16* @cor_phaseClass10q_V_s, align 16
  %tmp139 = add i16 %cor_phaseClass10q_V_15, %cor_phaseClass10q_V_s
  %tmp140 = add i16 %cor_phaseClass10q_V_16, %cor_phaseClass10q_V_17
  %tmp138 = add i16 %tmp140, %tmp139
  %tmp142 = add i16 %cor_phaseClass10q_V_22, %cor_phaseClass10q_V_24
  %tmp143 = add i16 %cor_phaseClass10q_V_27, %cor_phaseClass10q_V_29
  %tmp141 = add i16 %tmp143, %tmp142
  %corHelperQNeg_V_10_5 = add i16 %tmp141, %tmp138
  br label %.loopexit

.preheader2921.0:                                 ; preds = %0
  %cor_phaseClass9i_V_1 = load i16* @cor_phaseClass9i_V_15, align 2
  %cor_phaseClass9q_V_1 = load i16* @cor_phaseClass9q_V_15, align 2
  %cor_phaseClass9i_V_1_6 = load i16* @cor_phaseClass9i_V_14, align 4
  %cor_phaseClass9q_V_1_6 = load i16* @cor_phaseClass9q_V_14, align 4
  %cor_phaseClass9i_V_1_7 = load i16* @cor_phaseClass9i_V_13, align 2
  %cor_phaseClass9q_V_1_7 = load i16* @cor_phaseClass9q_V_13, align 2
  %cor_phaseClass9i_V_1_8 = load i16* @cor_phaseClass9i_V_12, align 8
  %cor_phaseClass9q_V_1_8 = load i16* @cor_phaseClass9q_V_12, align 8
  %cor_phaseClass9i_V_1_9 = load i16* @cor_phaseClass9i_V_11, align 2
  %cor_phaseClass9q_V_1_9 = load i16* @cor_phaseClass9q_V_11, align 2
  %cor_phaseClass9i_V_1_10 = load i16* @cor_phaseClass9i_V_10, align 4
  %cor_phaseClass9q_V_1_10 = load i16* @cor_phaseClass9q_V_10, align 4
  %cor_phaseClass9i_V_9 = load i16* @cor_phaseClass9i_V_9, align 2
  %cor_phaseClass9q_V_9 = load i16* @cor_phaseClass9q_V_9, align 2
  %cor_phaseClass9i_V_8 = load i16* @cor_phaseClass9i_V_8, align 16
  %cor_phaseClass9q_V_8 = load i16* @cor_phaseClass9q_V_8, align 16
  %cor_phaseClass9i_V_7 = load i16* @cor_phaseClass9i_V_7, align 2
  %cor_phaseClass9q_V_7 = load i16* @cor_phaseClass9q_V_7, align 2
  %cor_phaseClass9i_V_6 = load i16* @cor_phaseClass9i_V_6, align 4
  %cor_phaseClass9q_V_6 = load i16* @cor_phaseClass9q_V_6, align 4
  %cor_phaseClass9i_V_5 = load i16* @cor_phaseClass9i_V_5, align 2
  %cor_phaseClass9q_V_5 = load i16* @cor_phaseClass9q_V_5, align 2
  %cor_phaseClass9i_V_4 = load i16* @cor_phaseClass9i_V_4, align 8
  %cor_phaseClass9q_V_4 = load i16* @cor_phaseClass9q_V_4, align 8
  %cor_phaseClass9i_V_3 = load i16* @cor_phaseClass9i_V_3, align 2
  %cor_phaseClass9q_V_3 = load i16* @cor_phaseClass9q_V_3, align 2
  %cor_phaseClass9i_V_2 = load i16* @cor_phaseClass9i_V_2, align 4
  %cor_phaseClass9q_V_2 = load i16* @cor_phaseClass9q_V_2, align 4
  %cor_phaseClass9i_V_1_11 = load i16* @cor_phaseClass9i_V_1, align 2
  %tmp145 = add i16 %cor_phaseClass9i_V_1_10, %cor_phaseClass9i_V_1_9
  %tmp146 = add i16 %cor_phaseClass9i_V_9, %cor_phaseClass9i_V_8
  %tmp144 = add i16 %tmp146, %tmp145
  %tmp148 = add i16 %cor_phaseClass9i_V_6, %cor_phaseClass9i_V_4
  %tmp149 = add i16 %cor_phaseClass9i_V_3, %cor_phaseClass9i_V_1_11
  %tmp147 = add i16 %tmp149, %tmp148
  %corHelperIPos_V_9_2 = add i16 %tmp147, %tmp144
  %cor_phaseClass9q_V_1_11 = load i16* @cor_phaseClass9q_V_1, align 2
  %tmp151 = add i16 %cor_phaseClass9q_V_1_10, %cor_phaseClass9q_V_1_9
  %tmp152 = add i16 %cor_phaseClass9q_V_9, %cor_phaseClass9q_V_8
  %tmp150 = add i16 %tmp152, %tmp151
  %tmp154 = add i16 %cor_phaseClass9q_V_6, %cor_phaseClass9q_V_4
  %tmp155 = add i16 %cor_phaseClass9q_V_3, %cor_phaseClass9q_V_1_11
  %tmp153 = add i16 %tmp155, %tmp154
  %corHelperQPos_V_9_2 = add i16 %tmp153, %tmp150
  %cor_phaseClass9i_V_0 = load i16* @cor_phaseClass9i_V_0, align 16
  %tmp157 = add i16 %cor_phaseClass9i_V_1_6, %cor_phaseClass9i_V_1
  %tmp158 = add i16 %cor_phaseClass9i_V_1_7, %cor_phaseClass9i_V_1_8
  %tmp156 = add i16 %tmp158, %tmp157
  %tmp160 = add i16 %cor_phaseClass9i_V_7, %cor_phaseClass9i_V_5
  %tmp161 = add i16 %cor_phaseClass9i_V_2, %cor_phaseClass9i_V_0
  %tmp159 = add i16 %tmp161, %tmp160
  %corHelperINeg_V_9_5 = add i16 %tmp159, %tmp156
  %cor_phaseClass9q_V_0 = load i16* @cor_phaseClass9q_V_0, align 16
  %tmp163 = add i16 %cor_phaseClass9q_V_1_6, %cor_phaseClass9q_V_1
  %tmp164 = add i16 %cor_phaseClass9q_V_1_7, %cor_phaseClass9q_V_1_8
  %tmp162 = add i16 %tmp164, %tmp163
  %tmp166 = add i16 %cor_phaseClass9q_V_7, %cor_phaseClass9q_V_5
  %tmp167 = add i16 %cor_phaseClass9q_V_2, %cor_phaseClass9q_V_0
  %tmp165 = add i16 %tmp167, %tmp166
  %corHelperQNeg_V_9_5 = add i16 %tmp165, %tmp162
  br label %.loopexit

.preheader2923.0:                                 ; preds = %0
  %cor_phaseClass8i_V_1 = load i16* @cor_phaseClass8i_V_15, align 2
  %cor_phaseClass8q_V_1 = load i16* @cor_phaseClass8q_V_15, align 2
  %cor_phaseClass8i_V_1_6 = load i16* @cor_phaseClass8i_V_14, align 4
  %cor_phaseClass8q_V_1_6 = load i16* @cor_phaseClass8q_V_14, align 4
  %cor_phaseClass8i_V_1_7 = load i16* @cor_phaseClass8i_V_13, align 2
  %cor_phaseClass8q_V_1_7 = load i16* @cor_phaseClass8q_V_13, align 2
  %cor_phaseClass8i_V_1_8 = load i16* @cor_phaseClass8i_V_12, align 8
  %cor_phaseClass8q_V_1_8 = load i16* @cor_phaseClass8q_V_12, align 8
  %cor_phaseClass8i_V_1_9 = load i16* @cor_phaseClass8i_V_11, align 2
  %cor_phaseClass8q_V_1_9 = load i16* @cor_phaseClass8q_V_11, align 2
  %cor_phaseClass8i_V_1_10 = load i16* @cor_phaseClass8i_V_10, align 4
  %cor_phaseClass8q_V_1_10 = load i16* @cor_phaseClass8q_V_10, align 4
  %cor_phaseClass8i_V_9 = load i16* @cor_phaseClass8i_V_9, align 2
  %cor_phaseClass8q_V_9 = load i16* @cor_phaseClass8q_V_9, align 2
  %cor_phaseClass8i_V_8 = load i16* @cor_phaseClass8i_V_8, align 16
  %cor_phaseClass8q_V_8 = load i16* @cor_phaseClass8q_V_8, align 16
  %cor_phaseClass8i_V_7 = load i16* @cor_phaseClass8i_V_7, align 2
  %cor_phaseClass8q_V_7 = load i16* @cor_phaseClass8q_V_7, align 2
  %cor_phaseClass8i_V_6 = load i16* @cor_phaseClass8i_V_6, align 4
  %cor_phaseClass8q_V_6 = load i16* @cor_phaseClass8q_V_6, align 4
  %cor_phaseClass8i_V_5 = load i16* @cor_phaseClass8i_V_5, align 2
  %cor_phaseClass8q_V_5 = load i16* @cor_phaseClass8q_V_5, align 2
  %cor_phaseClass8i_V_4 = load i16* @cor_phaseClass8i_V_4, align 8
  %cor_phaseClass8q_V_4 = load i16* @cor_phaseClass8q_V_4, align 8
  %cor_phaseClass8i_V_3 = load i16* @cor_phaseClass8i_V_3, align 2
  %cor_phaseClass8q_V_3 = load i16* @cor_phaseClass8q_V_3, align 2
  %cor_phaseClass8i_V_2 = load i16* @cor_phaseClass8i_V_2, align 4
  %cor_phaseClass8q_V_2 = load i16* @cor_phaseClass8q_V_2, align 4
  %cor_phaseClass8i_V_1_11 = load i16* @cor_phaseClass8i_V_1, align 2
  %tmp169 = add i16 %cor_phaseClass8i_V_1_10, %cor_phaseClass8i_V_1_9
  %tmp170 = add i16 %cor_phaseClass8i_V_9, %cor_phaseClass8i_V_8
  %tmp168 = add i16 %tmp170, %tmp169
  %tmp172 = add i16 %cor_phaseClass8i_V_6, %cor_phaseClass8i_V_4
  %tmp173 = add i16 %cor_phaseClass8i_V_3, %cor_phaseClass8i_V_1_11
  %tmp171 = add i16 %tmp173, %tmp172
  %corHelperIPos_V_8_2 = add i16 %tmp171, %tmp168
  %cor_phaseClass8q_V_1_11 = load i16* @cor_phaseClass8q_V_1, align 2
  %tmp175 = add i16 %cor_phaseClass8q_V_1_10, %cor_phaseClass8q_V_1_9
  %tmp176 = add i16 %cor_phaseClass8q_V_9, %cor_phaseClass8q_V_8
  %tmp174 = add i16 %tmp176, %tmp175
  %tmp178 = add i16 %cor_phaseClass8q_V_6, %cor_phaseClass8q_V_4
  %tmp179 = add i16 %cor_phaseClass8q_V_3, %cor_phaseClass8q_V_1_11
  %tmp177 = add i16 %tmp179, %tmp178
  %corHelperQPos_V_8_2 = add i16 %tmp177, %tmp174
  %cor_phaseClass8i_V_0 = load i16* @cor_phaseClass8i_V_0, align 16
  %tmp181 = add i16 %cor_phaseClass8i_V_1_6, %cor_phaseClass8i_V_1
  %tmp182 = add i16 %cor_phaseClass8i_V_1_7, %cor_phaseClass8i_V_1_8
  %tmp180 = add i16 %tmp182, %tmp181
  %tmp184 = add i16 %cor_phaseClass8i_V_7, %cor_phaseClass8i_V_5
  %tmp185 = add i16 %cor_phaseClass8i_V_2, %cor_phaseClass8i_V_0
  %tmp183 = add i16 %tmp185, %tmp184
  %corHelperINeg_V_8_5 = add i16 %tmp183, %tmp180
  %cor_phaseClass8q_V_0 = load i16* @cor_phaseClass8q_V_0, align 16
  %tmp187 = add i16 %cor_phaseClass8q_V_1_6, %cor_phaseClass8q_V_1
  %tmp188 = add i16 %cor_phaseClass8q_V_1_7, %cor_phaseClass8q_V_1_8
  %tmp186 = add i16 %tmp188, %tmp187
  %tmp190 = add i16 %cor_phaseClass8q_V_7, %cor_phaseClass8q_V_5
  %tmp191 = add i16 %cor_phaseClass8q_V_2, %cor_phaseClass8q_V_0
  %tmp189 = add i16 %tmp191, %tmp190
  %corHelperQNeg_V_8_5 = add i16 %tmp189, %tmp186
  br label %.loopexit

.preheader2925.0:                                 ; preds = %0
  %cor_phaseClass7i_V_1 = load i16* @cor_phaseClass7i_V_15, align 2
  %cor_phaseClass7q_V_1 = load i16* @cor_phaseClass7q_V_15, align 2
  %cor_phaseClass7i_V_1_6 = load i16* @cor_phaseClass7i_V_14, align 4
  %cor_phaseClass7q_V_1_6 = load i16* @cor_phaseClass7q_V_14, align 4
  %cor_phaseClass7i_V_1_7 = load i16* @cor_phaseClass7i_V_13, align 2
  %cor_phaseClass7q_V_1_7 = load i16* @cor_phaseClass7q_V_13, align 2
  %cor_phaseClass7i_V_1_8 = load i16* @cor_phaseClass7i_V_12, align 8
  %cor_phaseClass7q_V_1_8 = load i16* @cor_phaseClass7q_V_12, align 8
  %cor_phaseClass7i_V_1_9 = load i16* @cor_phaseClass7i_V_11, align 2
  %cor_phaseClass7q_V_1_9 = load i16* @cor_phaseClass7q_V_11, align 2
  %cor_phaseClass7i_V_1_10 = load i16* @cor_phaseClass7i_V_10, align 4
  %cor_phaseClass7q_V_1_10 = load i16* @cor_phaseClass7q_V_10, align 4
  %cor_phaseClass7i_V_9 = load i16* @cor_phaseClass7i_V_9, align 2
  %cor_phaseClass7q_V_9 = load i16* @cor_phaseClass7q_V_9, align 2
  %cor_phaseClass7i_V_8 = load i16* @cor_phaseClass7i_V_8, align 16
  %cor_phaseClass7q_V_8 = load i16* @cor_phaseClass7q_V_8, align 16
  %cor_phaseClass7i_V_7 = load i16* @cor_phaseClass7i_V_7, align 2
  %cor_phaseClass7q_V_7 = load i16* @cor_phaseClass7q_V_7, align 2
  %cor_phaseClass7i_V_6 = load i16* @cor_phaseClass7i_V_6, align 4
  %cor_phaseClass7q_V_6 = load i16* @cor_phaseClass7q_V_6, align 4
  %cor_phaseClass7i_V_5 = load i16* @cor_phaseClass7i_V_5, align 2
  %cor_phaseClass7q_V_5 = load i16* @cor_phaseClass7q_V_5, align 2
  %cor_phaseClass7i_V_4 = load i16* @cor_phaseClass7i_V_4, align 8
  %cor_phaseClass7q_V_4 = load i16* @cor_phaseClass7q_V_4, align 8
  %cor_phaseClass7i_V_3 = load i16* @cor_phaseClass7i_V_3, align 2
  %cor_phaseClass7q_V_3 = load i16* @cor_phaseClass7q_V_3, align 2
  %cor_phaseClass7i_V_2 = load i16* @cor_phaseClass7i_V_2, align 4
  %cor_phaseClass7q_V_2 = load i16* @cor_phaseClass7q_V_2, align 4
  %cor_phaseClass7i_V_1_11 = load i16* @cor_phaseClass7i_V_1, align 2
  %tmp193 = add i16 %cor_phaseClass7i_V_1_10, %cor_phaseClass7i_V_1_9
  %tmp194 = add i16 %cor_phaseClass7i_V_9, %cor_phaseClass7i_V_8
  %tmp192 = add i16 %tmp194, %tmp193
  %tmp196 = add i16 %cor_phaseClass7i_V_6, %cor_phaseClass7i_V_4
  %tmp197 = add i16 %cor_phaseClass7i_V_3, %cor_phaseClass7i_V_1_11
  %tmp195 = add i16 %tmp197, %tmp196
  %corHelperIPos_V_7_2 = add i16 %tmp195, %tmp192
  %cor_phaseClass7q_V_1_11 = load i16* @cor_phaseClass7q_V_1, align 2
  %tmp199 = add i16 %cor_phaseClass7q_V_1_10, %cor_phaseClass7q_V_1_9
  %tmp200 = add i16 %cor_phaseClass7q_V_9, %cor_phaseClass7q_V_8
  %tmp198 = add i16 %tmp200, %tmp199
  %tmp202 = add i16 %cor_phaseClass7q_V_6, %cor_phaseClass7q_V_4
  %tmp203 = add i16 %cor_phaseClass7q_V_3, %cor_phaseClass7q_V_1_11
  %tmp201 = add i16 %tmp203, %tmp202
  %corHelperQPos_V_7_2 = add i16 %tmp201, %tmp198
  %cor_phaseClass7i_V_0 = load i16* @cor_phaseClass7i_V_0, align 16
  %tmp205 = add i16 %cor_phaseClass7i_V_1_6, %cor_phaseClass7i_V_1
  %tmp206 = add i16 %cor_phaseClass7i_V_1_7, %cor_phaseClass7i_V_1_8
  %tmp204 = add i16 %tmp206, %tmp205
  %tmp208 = add i16 %cor_phaseClass7i_V_7, %cor_phaseClass7i_V_5
  %tmp209 = add i16 %cor_phaseClass7i_V_2, %cor_phaseClass7i_V_0
  %tmp207 = add i16 %tmp209, %tmp208
  %corHelperINeg_V_7_5 = add i16 %tmp207, %tmp204
  %cor_phaseClass7q_V_0 = load i16* @cor_phaseClass7q_V_0, align 16
  %tmp211 = add i16 %cor_phaseClass7q_V_1_6, %cor_phaseClass7q_V_1
  %tmp212 = add i16 %cor_phaseClass7q_V_1_7, %cor_phaseClass7q_V_1_8
  %tmp210 = add i16 %tmp212, %tmp211
  %tmp214 = add i16 %cor_phaseClass7q_V_7, %cor_phaseClass7q_V_5
  %tmp215 = add i16 %cor_phaseClass7q_V_2, %cor_phaseClass7q_V_0
  %tmp213 = add i16 %tmp215, %tmp214
  %corHelperQNeg_V_7_5 = add i16 %tmp213, %tmp210
  br label %.loopexit

.preheader2927.0:                                 ; preds = %0
  %cor_phaseClass6i_V_1 = load i16* @cor_phaseClass6i_V_15, align 2
  %cor_phaseClass6q_V_1 = load i16* @cor_phaseClass6q_V_15, align 2
  %cor_phaseClass6i_V_1_6 = load i16* @cor_phaseClass6i_V_14, align 4
  %cor_phaseClass6q_V_1_6 = load i16* @cor_phaseClass6q_V_14, align 4
  %cor_phaseClass6i_V_1_7 = load i16* @cor_phaseClass6i_V_13, align 2
  %cor_phaseClass6q_V_1_7 = load i16* @cor_phaseClass6q_V_13, align 2
  %cor_phaseClass6i_V_1_8 = load i16* @cor_phaseClass6i_V_12, align 8
  %cor_phaseClass6q_V_1_8 = load i16* @cor_phaseClass6q_V_12, align 8
  %cor_phaseClass6i_V_1_9 = load i16* @cor_phaseClass6i_V_11, align 2
  %cor_phaseClass6q_V_1_9 = load i16* @cor_phaseClass6q_V_11, align 2
  %cor_phaseClass6i_V_1_10 = load i16* @cor_phaseClass6i_V_10, align 4
  %cor_phaseClass6q_V_1_10 = load i16* @cor_phaseClass6q_V_10, align 4
  %cor_phaseClass6i_V_9 = load i16* @cor_phaseClass6i_V_9, align 2
  %cor_phaseClass6q_V_9 = load i16* @cor_phaseClass6q_V_9, align 2
  %cor_phaseClass6i_V_8 = load i16* @cor_phaseClass6i_V_8, align 16
  %cor_phaseClass6q_V_8 = load i16* @cor_phaseClass6q_V_8, align 16
  %cor_phaseClass6i_V_7 = load i16* @cor_phaseClass6i_V_7, align 2
  %cor_phaseClass6q_V_7 = load i16* @cor_phaseClass6q_V_7, align 2
  %cor_phaseClass6i_V_6 = load i16* @cor_phaseClass6i_V_6, align 4
  %cor_phaseClass6q_V_6 = load i16* @cor_phaseClass6q_V_6, align 4
  %cor_phaseClass6i_V_5 = load i16* @cor_phaseClass6i_V_5, align 2
  %cor_phaseClass6q_V_5 = load i16* @cor_phaseClass6q_V_5, align 2
  %cor_phaseClass6i_V_4 = load i16* @cor_phaseClass6i_V_4, align 8
  %cor_phaseClass6q_V_4 = load i16* @cor_phaseClass6q_V_4, align 8
  %cor_phaseClass6i_V_3 = load i16* @cor_phaseClass6i_V_3, align 2
  %cor_phaseClass6q_V_3 = load i16* @cor_phaseClass6q_V_3, align 2
  %cor_phaseClass6i_V_2 = load i16* @cor_phaseClass6i_V_2, align 4
  %cor_phaseClass6q_V_2 = load i16* @cor_phaseClass6q_V_2, align 4
  %cor_phaseClass6i_V_1_11 = load i16* @cor_phaseClass6i_V_1, align 2
  %tmp217 = add i16 %cor_phaseClass6i_V_1_10, %cor_phaseClass6i_V_1_9
  %tmp218 = add i16 %cor_phaseClass6i_V_9, %cor_phaseClass6i_V_8
  %tmp216 = add i16 %tmp218, %tmp217
  %tmp220 = add i16 %cor_phaseClass6i_V_6, %cor_phaseClass6i_V_4
  %tmp221 = add i16 %cor_phaseClass6i_V_3, %cor_phaseClass6i_V_1_11
  %tmp219 = add i16 %tmp221, %tmp220
  %corHelperIPos_V_6_2 = add i16 %tmp219, %tmp216
  %cor_phaseClass6q_V_1_11 = load i16* @cor_phaseClass6q_V_1, align 2
  %tmp223 = add i16 %cor_phaseClass6q_V_1_10, %cor_phaseClass6q_V_1_9
  %tmp224 = add i16 %cor_phaseClass6q_V_9, %cor_phaseClass6q_V_8
  %tmp222 = add i16 %tmp224, %tmp223
  %tmp226 = add i16 %cor_phaseClass6q_V_6, %cor_phaseClass6q_V_4
  %tmp227 = add i16 %cor_phaseClass6q_V_3, %cor_phaseClass6q_V_1_11
  %tmp225 = add i16 %tmp227, %tmp226
  %corHelperQPos_V_6_2 = add i16 %tmp225, %tmp222
  %cor_phaseClass6i_V_0 = load i16* @cor_phaseClass6i_V_0, align 16
  %tmp229 = add i16 %cor_phaseClass6i_V_1_6, %cor_phaseClass6i_V_1
  %tmp230 = add i16 %cor_phaseClass6i_V_1_7, %cor_phaseClass6i_V_1_8
  %tmp228 = add i16 %tmp230, %tmp229
  %tmp232 = add i16 %cor_phaseClass6i_V_7, %cor_phaseClass6i_V_5
  %tmp233 = add i16 %cor_phaseClass6i_V_2, %cor_phaseClass6i_V_0
  %tmp231 = add i16 %tmp233, %tmp232
  %corHelperINeg_V_6_5 = add i16 %tmp231, %tmp228
  %cor_phaseClass6q_V_0 = load i16* @cor_phaseClass6q_V_0, align 16
  %tmp235 = add i16 %cor_phaseClass6q_V_1_6, %cor_phaseClass6q_V_1
  %tmp236 = add i16 %cor_phaseClass6q_V_1_7, %cor_phaseClass6q_V_1_8
  %tmp234 = add i16 %tmp236, %tmp235
  %tmp238 = add i16 %cor_phaseClass6q_V_7, %cor_phaseClass6q_V_5
  %tmp239 = add i16 %cor_phaseClass6q_V_2, %cor_phaseClass6q_V_0
  %tmp237 = add i16 %tmp239, %tmp238
  %corHelperQNeg_V_6_5 = add i16 %tmp237, %tmp234
  br label %.loopexit

.preheader2929.0:                                 ; preds = %0
  %cor_phaseClass5i_V_1 = load i16* @cor_phaseClass5i_V_15, align 2
  %cor_phaseClass5q_V_1 = load i16* @cor_phaseClass5q_V_15, align 2
  %cor_phaseClass5i_V_1_6 = load i16* @cor_phaseClass5i_V_14, align 4
  %cor_phaseClass5q_V_1_6 = load i16* @cor_phaseClass5q_V_14, align 4
  %cor_phaseClass5i_V_1_7 = load i16* @cor_phaseClass5i_V_13, align 2
  %cor_phaseClass5q_V_1_7 = load i16* @cor_phaseClass5q_V_13, align 2
  %cor_phaseClass5i_V_1_8 = load i16* @cor_phaseClass5i_V_12, align 8
  %cor_phaseClass5q_V_1_8 = load i16* @cor_phaseClass5q_V_12, align 8
  %cor_phaseClass5i_V_1_9 = load i16* @cor_phaseClass5i_V_11, align 2
  %cor_phaseClass5q_V_1_9 = load i16* @cor_phaseClass5q_V_11, align 2
  %cor_phaseClass5i_V_1_10 = load i16* @cor_phaseClass5i_V_10, align 4
  %cor_phaseClass5q_V_1_10 = load i16* @cor_phaseClass5q_V_10, align 4
  %cor_phaseClass5i_V_9 = load i16* @cor_phaseClass5i_V_9, align 2
  %cor_phaseClass5q_V_9 = load i16* @cor_phaseClass5q_V_9, align 2
  %cor_phaseClass5i_V_8 = load i16* @cor_phaseClass5i_V_8, align 16
  %cor_phaseClass5q_V_8 = load i16* @cor_phaseClass5q_V_8, align 16
  %cor_phaseClass5i_V_7 = load i16* @cor_phaseClass5i_V_7, align 2
  %cor_phaseClass5q_V_7 = load i16* @cor_phaseClass5q_V_7, align 2
  %cor_phaseClass5i_V_6 = load i16* @cor_phaseClass5i_V_6, align 4
  %cor_phaseClass5q_V_6 = load i16* @cor_phaseClass5q_V_6, align 4
  %cor_phaseClass5i_V_5 = load i16* @cor_phaseClass5i_V_5, align 2
  %cor_phaseClass5q_V_5 = load i16* @cor_phaseClass5q_V_5, align 2
  %cor_phaseClass5i_V_4 = load i16* @cor_phaseClass5i_V_4, align 8
  %cor_phaseClass5q_V_4 = load i16* @cor_phaseClass5q_V_4, align 8
  %cor_phaseClass5i_V_3 = load i16* @cor_phaseClass5i_V_3, align 2
  %cor_phaseClass5q_V_3 = load i16* @cor_phaseClass5q_V_3, align 2
  %cor_phaseClass5i_V_2 = load i16* @cor_phaseClass5i_V_2, align 4
  %cor_phaseClass5q_V_2 = load i16* @cor_phaseClass5q_V_2, align 4
  %cor_phaseClass5i_V_1_11 = load i16* @cor_phaseClass5i_V_1, align 2
  %tmp241 = add i16 %cor_phaseClass5i_V_1_10, %cor_phaseClass5i_V_1_9
  %tmp242 = add i16 %cor_phaseClass5i_V_9, %cor_phaseClass5i_V_8
  %tmp240 = add i16 %tmp242, %tmp241
  %tmp244 = add i16 %cor_phaseClass5i_V_6, %cor_phaseClass5i_V_4
  %tmp245 = add i16 %cor_phaseClass5i_V_3, %cor_phaseClass5i_V_1_11
  %tmp243 = add i16 %tmp245, %tmp244
  %corHelperIPos_V_5_2 = add i16 %tmp243, %tmp240
  %cor_phaseClass5q_V_1_11 = load i16* @cor_phaseClass5q_V_1, align 2
  %tmp247 = add i16 %cor_phaseClass5q_V_1_10, %cor_phaseClass5q_V_1_9
  %tmp248 = add i16 %cor_phaseClass5q_V_9, %cor_phaseClass5q_V_8
  %tmp246 = add i16 %tmp248, %tmp247
  %tmp250 = add i16 %cor_phaseClass5q_V_6, %cor_phaseClass5q_V_4
  %tmp251 = add i16 %cor_phaseClass5q_V_3, %cor_phaseClass5q_V_1_11
  %tmp249 = add i16 %tmp251, %tmp250
  %corHelperQPos_V_5_2 = add i16 %tmp249, %tmp246
  %cor_phaseClass5i_V_0 = load i16* @cor_phaseClass5i_V_0, align 16
  %tmp253 = add i16 %cor_phaseClass5i_V_1_6, %cor_phaseClass5i_V_1
  %tmp254 = add i16 %cor_phaseClass5i_V_1_7, %cor_phaseClass5i_V_1_8
  %tmp252 = add i16 %tmp254, %tmp253
  %tmp256 = add i16 %cor_phaseClass5i_V_7, %cor_phaseClass5i_V_5
  %tmp257 = add i16 %cor_phaseClass5i_V_2, %cor_phaseClass5i_V_0
  %tmp255 = add i16 %tmp257, %tmp256
  %corHelperINeg_V_5_5 = add i16 %tmp255, %tmp252
  %cor_phaseClass5q_V_0 = load i16* @cor_phaseClass5q_V_0, align 16
  %tmp259 = add i16 %cor_phaseClass5q_V_1_6, %cor_phaseClass5q_V_1
  %tmp260 = add i16 %cor_phaseClass5q_V_1_7, %cor_phaseClass5q_V_1_8
  %tmp258 = add i16 %tmp260, %tmp259
  %tmp262 = add i16 %cor_phaseClass5q_V_7, %cor_phaseClass5q_V_5
  %tmp263 = add i16 %cor_phaseClass5q_V_2, %cor_phaseClass5q_V_0
  %tmp261 = add i16 %tmp263, %tmp262
  %corHelperQNeg_V_5_5 = add i16 %tmp261, %tmp258
  br label %.loopexit

.preheader2931.0:                                 ; preds = %0
  %cor_phaseClass4i_V_1 = load i16* @cor_phaseClass4i_V_15, align 2
  %cor_phaseClass4q_V_1 = load i16* @cor_phaseClass4q_V_15, align 2
  %cor_phaseClass4i_V_1_6 = load i16* @cor_phaseClass4i_V_14, align 4
  %cor_phaseClass4q_V_1_6 = load i16* @cor_phaseClass4q_V_14, align 4
  %cor_phaseClass4i_V_1_7 = load i16* @cor_phaseClass4i_V_13, align 2
  %cor_phaseClass4q_V_1_7 = load i16* @cor_phaseClass4q_V_13, align 2
  %cor_phaseClass4i_V_1_8 = load i16* @cor_phaseClass4i_V_12, align 8
  %cor_phaseClass4q_V_1_8 = load i16* @cor_phaseClass4q_V_12, align 8
  %cor_phaseClass4i_V_1_9 = load i16* @cor_phaseClass4i_V_11, align 2
  %cor_phaseClass4q_V_1_9 = load i16* @cor_phaseClass4q_V_11, align 2
  %cor_phaseClass4i_V_1_10 = load i16* @cor_phaseClass4i_V_10, align 4
  %cor_phaseClass4q_V_1_10 = load i16* @cor_phaseClass4q_V_10, align 4
  %cor_phaseClass4i_V_9 = load i16* @cor_phaseClass4i_V_9, align 2
  %cor_phaseClass4q_V_9 = load i16* @cor_phaseClass4q_V_9, align 2
  %cor_phaseClass4i_V_8 = load i16* @cor_phaseClass4i_V_8, align 16
  %cor_phaseClass4q_V_8 = load i16* @cor_phaseClass4q_V_8, align 16
  %cor_phaseClass4i_V_7 = load i16* @cor_phaseClass4i_V_7, align 2
  %cor_phaseClass4q_V_7 = load i16* @cor_phaseClass4q_V_7, align 2
  %cor_phaseClass4i_V_6 = load i16* @cor_phaseClass4i_V_6, align 4
  %cor_phaseClass4q_V_6 = load i16* @cor_phaseClass4q_V_6, align 4
  %cor_phaseClass4i_V_5 = load i16* @cor_phaseClass4i_V_5, align 2
  %cor_phaseClass4q_V_5 = load i16* @cor_phaseClass4q_V_5, align 2
  %cor_phaseClass4i_V_4 = load i16* @cor_phaseClass4i_V_4, align 8
  %cor_phaseClass4q_V_4 = load i16* @cor_phaseClass4q_V_4, align 8
  %cor_phaseClass4i_V_3 = load i16* @cor_phaseClass4i_V_3, align 2
  %cor_phaseClass4q_V_3 = load i16* @cor_phaseClass4q_V_3, align 2
  %cor_phaseClass4i_V_2 = load i16* @cor_phaseClass4i_V_2, align 4
  %cor_phaseClass4q_V_2 = load i16* @cor_phaseClass4q_V_2, align 4
  %cor_phaseClass4i_V_1_11 = load i16* @cor_phaseClass4i_V_1, align 2
  %tmp265 = add i16 %cor_phaseClass4i_V_1_10, %cor_phaseClass4i_V_1_9
  %tmp266 = add i16 %cor_phaseClass4i_V_9, %cor_phaseClass4i_V_8
  %tmp264 = add i16 %tmp266, %tmp265
  %tmp268 = add i16 %cor_phaseClass4i_V_6, %cor_phaseClass4i_V_4
  %tmp269 = add i16 %cor_phaseClass4i_V_3, %cor_phaseClass4i_V_1_11
  %tmp267 = add i16 %tmp269, %tmp268
  %corHelperIPos_V_4_2 = add i16 %tmp267, %tmp264
  %cor_phaseClass4q_V_1_11 = load i16* @cor_phaseClass4q_V_1, align 2
  %tmp271 = add i16 %cor_phaseClass4q_V_1_10, %cor_phaseClass4q_V_1_9
  %tmp272 = add i16 %cor_phaseClass4q_V_9, %cor_phaseClass4q_V_8
  %tmp270 = add i16 %tmp272, %tmp271
  %tmp274 = add i16 %cor_phaseClass4q_V_6, %cor_phaseClass4q_V_4
  %tmp275 = add i16 %cor_phaseClass4q_V_3, %cor_phaseClass4q_V_1_11
  %tmp273 = add i16 %tmp275, %tmp274
  %corHelperQPos_V_4_2 = add i16 %tmp273, %tmp270
  %cor_phaseClass4i_V_0 = load i16* @cor_phaseClass4i_V_0, align 16
  %tmp277 = add i16 %cor_phaseClass4i_V_1_6, %cor_phaseClass4i_V_1
  %tmp278 = add i16 %cor_phaseClass4i_V_1_7, %cor_phaseClass4i_V_1_8
  %tmp276 = add i16 %tmp278, %tmp277
  %tmp280 = add i16 %cor_phaseClass4i_V_7, %cor_phaseClass4i_V_5
  %tmp281 = add i16 %cor_phaseClass4i_V_2, %cor_phaseClass4i_V_0
  %tmp279 = add i16 %tmp281, %tmp280
  %corHelperINeg_V_4_5 = add i16 %tmp279, %tmp276
  %cor_phaseClass4q_V_0 = load i16* @cor_phaseClass4q_V_0, align 16
  %tmp283 = add i16 %cor_phaseClass4q_V_1_6, %cor_phaseClass4q_V_1
  %tmp284 = add i16 %cor_phaseClass4q_V_1_7, %cor_phaseClass4q_V_1_8
  %tmp282 = add i16 %tmp284, %tmp283
  %tmp286 = add i16 %cor_phaseClass4q_V_7, %cor_phaseClass4q_V_5
  %tmp287 = add i16 %cor_phaseClass4q_V_2, %cor_phaseClass4q_V_0
  %tmp285 = add i16 %tmp287, %tmp286
  %corHelperQNeg_V_4_5 = add i16 %tmp285, %tmp282
  br label %.loopexit

.preheader2933.0:                                 ; preds = %0
  %cor_phaseClass3i_V_1 = load i16* @cor_phaseClass3i_V_15, align 2
  %cor_phaseClass3q_V_1 = load i16* @cor_phaseClass3q_V_15, align 2
  %cor_phaseClass3i_V_1_6 = load i16* @cor_phaseClass3i_V_14, align 4
  %cor_phaseClass3q_V_1_6 = load i16* @cor_phaseClass3q_V_14, align 4
  %cor_phaseClass3i_V_1_7 = load i16* @cor_phaseClass3i_V_13, align 2
  %cor_phaseClass3q_V_1_7 = load i16* @cor_phaseClass3q_V_13, align 2
  %cor_phaseClass3i_V_1_8 = load i16* @cor_phaseClass3i_V_12, align 8
  %cor_phaseClass3q_V_1_8 = load i16* @cor_phaseClass3q_V_12, align 8
  %cor_phaseClass3i_V_1_9 = load i16* @cor_phaseClass3i_V_11, align 2
  %cor_phaseClass3q_V_1_9 = load i16* @cor_phaseClass3q_V_11, align 2
  %cor_phaseClass3i_V_1_10 = load i16* @cor_phaseClass3i_V_10, align 4
  %cor_phaseClass3q_V_1_10 = load i16* @cor_phaseClass3q_V_10, align 4
  %cor_phaseClass3i_V_9 = load i16* @cor_phaseClass3i_V_9, align 2
  %cor_phaseClass3q_V_9 = load i16* @cor_phaseClass3q_V_9, align 2
  %cor_phaseClass3i_V_8 = load i16* @cor_phaseClass3i_V_8, align 16
  %cor_phaseClass3q_V_8 = load i16* @cor_phaseClass3q_V_8, align 16
  %cor_phaseClass3i_V_7 = load i16* @cor_phaseClass3i_V_7, align 2
  %cor_phaseClass3q_V_7 = load i16* @cor_phaseClass3q_V_7, align 2
  %cor_phaseClass3i_V_6 = load i16* @cor_phaseClass3i_V_6, align 4
  %cor_phaseClass3q_V_6 = load i16* @cor_phaseClass3q_V_6, align 4
  %cor_phaseClass3i_V_5 = load i16* @cor_phaseClass3i_V_5, align 2
  %cor_phaseClass3q_V_5 = load i16* @cor_phaseClass3q_V_5, align 2
  %cor_phaseClass3i_V_4 = load i16* @cor_phaseClass3i_V_4, align 8
  %cor_phaseClass3q_V_4 = load i16* @cor_phaseClass3q_V_4, align 8
  %cor_phaseClass3i_V_3 = load i16* @cor_phaseClass3i_V_3, align 2
  %cor_phaseClass3q_V_3 = load i16* @cor_phaseClass3q_V_3, align 2
  %cor_phaseClass3i_V_2 = load i16* @cor_phaseClass3i_V_2, align 4
  %cor_phaseClass3q_V_2 = load i16* @cor_phaseClass3q_V_2, align 4
  %cor_phaseClass3i_V_1_11 = load i16* @cor_phaseClass3i_V_1, align 2
  %tmp289 = add i16 %cor_phaseClass3i_V_1_10, %cor_phaseClass3i_V_1_9
  %tmp290 = add i16 %cor_phaseClass3i_V_9, %cor_phaseClass3i_V_8
  %tmp288 = add i16 %tmp290, %tmp289
  %tmp292 = add i16 %cor_phaseClass3i_V_6, %cor_phaseClass3i_V_4
  %tmp293 = add i16 %cor_phaseClass3i_V_3, %cor_phaseClass3i_V_1_11
  %tmp291 = add i16 %tmp293, %tmp292
  %corHelperIPos_V_3_2 = add i16 %tmp291, %tmp288
  %cor_phaseClass3q_V_1_11 = load i16* @cor_phaseClass3q_V_1, align 2
  %tmp295 = add i16 %cor_phaseClass3q_V_1_10, %cor_phaseClass3q_V_1_9
  %tmp296 = add i16 %cor_phaseClass3q_V_9, %cor_phaseClass3q_V_8
  %tmp294 = add i16 %tmp296, %tmp295
  %tmp298 = add i16 %cor_phaseClass3q_V_6, %cor_phaseClass3q_V_4
  %tmp299 = add i16 %cor_phaseClass3q_V_3, %cor_phaseClass3q_V_1_11
  %tmp297 = add i16 %tmp299, %tmp298
  %corHelperQPos_V_3_2 = add i16 %tmp297, %tmp294
  %cor_phaseClass3i_V_0 = load i16* @cor_phaseClass3i_V_0, align 16
  %tmp301 = add i16 %cor_phaseClass3i_V_1_6, %cor_phaseClass3i_V_1
  %tmp302 = add i16 %cor_phaseClass3i_V_1_7, %cor_phaseClass3i_V_1_8
  %tmp300 = add i16 %tmp302, %tmp301
  %tmp304 = add i16 %cor_phaseClass3i_V_7, %cor_phaseClass3i_V_5
  %tmp305 = add i16 %cor_phaseClass3i_V_2, %cor_phaseClass3i_V_0
  %tmp303 = add i16 %tmp305, %tmp304
  %corHelperINeg_V_3_5 = add i16 %tmp303, %tmp300
  %cor_phaseClass3q_V_0 = load i16* @cor_phaseClass3q_V_0, align 16
  %tmp307 = add i16 %cor_phaseClass3q_V_1_6, %cor_phaseClass3q_V_1
  %tmp308 = add i16 %cor_phaseClass3q_V_1_7, %cor_phaseClass3q_V_1_8
  %tmp306 = add i16 %tmp308, %tmp307
  %tmp310 = add i16 %cor_phaseClass3q_V_7, %cor_phaseClass3q_V_5
  %tmp311 = add i16 %cor_phaseClass3q_V_2, %cor_phaseClass3q_V_0
  %tmp309 = add i16 %tmp311, %tmp310
  %corHelperQNeg_V_3_5 = add i16 %tmp309, %tmp306
  br label %.loopexit

.preheader2935.0:                                 ; preds = %0
  %cor_phaseClass2i_V_1 = load i16* @cor_phaseClass2i_V_15, align 2
  %cor_phaseClass2q_V_1 = load i16* @cor_phaseClass2q_V_15, align 2
  %cor_phaseClass2i_V_1_6 = load i16* @cor_phaseClass2i_V_14, align 4
  %cor_phaseClass2q_V_1_6 = load i16* @cor_phaseClass2q_V_14, align 4
  %cor_phaseClass2i_V_1_7 = load i16* @cor_phaseClass2i_V_13, align 2
  %cor_phaseClass2q_V_1_7 = load i16* @cor_phaseClass2q_V_13, align 2
  %cor_phaseClass2i_V_1_8 = load i16* @cor_phaseClass2i_V_12, align 8
  %cor_phaseClass2q_V_1_8 = load i16* @cor_phaseClass2q_V_12, align 8
  %cor_phaseClass2i_V_1_9 = load i16* @cor_phaseClass2i_V_11, align 2
  %cor_phaseClass2q_V_1_9 = load i16* @cor_phaseClass2q_V_11, align 2
  %cor_phaseClass2i_V_1_10 = load i16* @cor_phaseClass2i_V_10, align 4
  %cor_phaseClass2q_V_1_10 = load i16* @cor_phaseClass2q_V_10, align 4
  %cor_phaseClass2i_V_9 = load i16* @cor_phaseClass2i_V_9, align 2
  %cor_phaseClass2q_V_9 = load i16* @cor_phaseClass2q_V_9, align 2
  %cor_phaseClass2i_V_8 = load i16* @cor_phaseClass2i_V_8, align 16
  %cor_phaseClass2q_V_8 = load i16* @cor_phaseClass2q_V_8, align 16
  %cor_phaseClass2i_V_7 = load i16* @cor_phaseClass2i_V_7, align 2
  %cor_phaseClass2q_V_7 = load i16* @cor_phaseClass2q_V_7, align 2
  %cor_phaseClass2i_V_6 = load i16* @cor_phaseClass2i_V_6, align 4
  %cor_phaseClass2q_V_6 = load i16* @cor_phaseClass2q_V_6, align 4
  %cor_phaseClass2i_V_5 = load i16* @cor_phaseClass2i_V_5, align 2
  %cor_phaseClass2q_V_5 = load i16* @cor_phaseClass2q_V_5, align 2
  %cor_phaseClass2i_V_4 = load i16* @cor_phaseClass2i_V_4, align 8
  %cor_phaseClass2q_V_4 = load i16* @cor_phaseClass2q_V_4, align 8
  %cor_phaseClass2i_V_3 = load i16* @cor_phaseClass2i_V_3, align 2
  %cor_phaseClass2q_V_3 = load i16* @cor_phaseClass2q_V_3, align 2
  %cor_phaseClass2i_V_2 = load i16* @cor_phaseClass2i_V_2, align 4
  %cor_phaseClass2q_V_2 = load i16* @cor_phaseClass2q_V_2, align 4
  %cor_phaseClass2i_V_1_11 = load i16* @cor_phaseClass2i_V_1, align 2
  %tmp313 = add i16 %cor_phaseClass2i_V_1_10, %cor_phaseClass2i_V_1_9
  %tmp314 = add i16 %cor_phaseClass2i_V_9, %cor_phaseClass2i_V_8
  %tmp312 = add i16 %tmp314, %tmp313
  %tmp316 = add i16 %cor_phaseClass2i_V_6, %cor_phaseClass2i_V_4
  %tmp317 = add i16 %cor_phaseClass2i_V_3, %cor_phaseClass2i_V_1_11
  %tmp315 = add i16 %tmp317, %tmp316
  %corHelperIPos_V_2_2 = add i16 %tmp315, %tmp312
  %cor_phaseClass2q_V_1_11 = load i16* @cor_phaseClass2q_V_1, align 2
  %tmp319 = add i16 %cor_phaseClass2q_V_1_10, %cor_phaseClass2q_V_1_9
  %tmp320 = add i16 %cor_phaseClass2q_V_9, %cor_phaseClass2q_V_8
  %tmp318 = add i16 %tmp320, %tmp319
  %tmp322 = add i16 %cor_phaseClass2q_V_6, %cor_phaseClass2q_V_4
  %tmp323 = add i16 %cor_phaseClass2q_V_3, %cor_phaseClass2q_V_1_11
  %tmp321 = add i16 %tmp323, %tmp322
  %corHelperQPos_V_2_2 = add i16 %tmp321, %tmp318
  %cor_phaseClass2i_V_0 = load i16* @cor_phaseClass2i_V_0, align 16
  %tmp325 = add i16 %cor_phaseClass2i_V_1_6, %cor_phaseClass2i_V_1
  %tmp326 = add i16 %cor_phaseClass2i_V_1_7, %cor_phaseClass2i_V_1_8
  %tmp324 = add i16 %tmp326, %tmp325
  %tmp328 = add i16 %cor_phaseClass2i_V_7, %cor_phaseClass2i_V_5
  %tmp329 = add i16 %cor_phaseClass2i_V_2, %cor_phaseClass2i_V_0
  %tmp327 = add i16 %tmp329, %tmp328
  %corHelperINeg_V_2_5 = add i16 %tmp327, %tmp324
  %cor_phaseClass2q_V_0 = load i16* @cor_phaseClass2q_V_0, align 16
  %tmp331 = add i16 %cor_phaseClass2q_V_1_6, %cor_phaseClass2q_V_1
  %tmp332 = add i16 %cor_phaseClass2q_V_1_7, %cor_phaseClass2q_V_1_8
  %tmp330 = add i16 %tmp332, %tmp331
  %tmp334 = add i16 %cor_phaseClass2q_V_7, %cor_phaseClass2q_V_5
  %tmp335 = add i16 %cor_phaseClass2q_V_2, %cor_phaseClass2q_V_0
  %tmp333 = add i16 %tmp335, %tmp334
  %corHelperQNeg_V_2_5 = add i16 %tmp333, %tmp330
  br label %.loopexit

.preheader2937.0:                                 ; preds = %0
  %cor_phaseClass1i_V_1 = load i16* @cor_phaseClass1i_V_15, align 2
  %cor_phaseClass1q_V_1 = load i16* @cor_phaseClass1q_V_15, align 2
  %cor_phaseClass1i_V_1_6 = load i16* @cor_phaseClass1i_V_14, align 4
  %cor_phaseClass1q_V_1_6 = load i16* @cor_phaseClass1q_V_14, align 4
  %cor_phaseClass1i_V_1_7 = load i16* @cor_phaseClass1i_V_13, align 2
  %cor_phaseClass1q_V_1_7 = load i16* @cor_phaseClass1q_V_13, align 2
  %cor_phaseClass1i_V_1_8 = load i16* @cor_phaseClass1i_V_12, align 8
  %cor_phaseClass1q_V_1_8 = load i16* @cor_phaseClass1q_V_12, align 8
  %cor_phaseClass1i_V_1_9 = load i16* @cor_phaseClass1i_V_11, align 2
  %cor_phaseClass1q_V_1_9 = load i16* @cor_phaseClass1q_V_11, align 2
  %cor_phaseClass1i_V_1_10 = load i16* @cor_phaseClass1i_V_10, align 4
  %cor_phaseClass1q_V_1_10 = load i16* @cor_phaseClass1q_V_10, align 4
  %cor_phaseClass1i_V_9 = load i16* @cor_phaseClass1i_V_9, align 2
  %cor_phaseClass1q_V_9 = load i16* @cor_phaseClass1q_V_9, align 2
  %cor_phaseClass1i_V_8 = load i16* @cor_phaseClass1i_V_8, align 16
  %cor_phaseClass1q_V_8 = load i16* @cor_phaseClass1q_V_8, align 16
  %cor_phaseClass1i_V_7 = load i16* @cor_phaseClass1i_V_7, align 2
  %cor_phaseClass1q_V_7 = load i16* @cor_phaseClass1q_V_7, align 2
  %cor_phaseClass1i_V_6 = load i16* @cor_phaseClass1i_V_6, align 4
  %cor_phaseClass1q_V_6 = load i16* @cor_phaseClass1q_V_6, align 4
  %cor_phaseClass1i_V_5 = load i16* @cor_phaseClass1i_V_5, align 2
  %cor_phaseClass1q_V_5 = load i16* @cor_phaseClass1q_V_5, align 2
  %cor_phaseClass1i_V_4 = load i16* @cor_phaseClass1i_V_4, align 8
  %cor_phaseClass1q_V_4 = load i16* @cor_phaseClass1q_V_4, align 8
  %cor_phaseClass1i_V_3 = load i16* @cor_phaseClass1i_V_3, align 2
  %cor_phaseClass1q_V_3 = load i16* @cor_phaseClass1q_V_3, align 2
  %cor_phaseClass1i_V_2 = load i16* @cor_phaseClass1i_V_2, align 4
  %cor_phaseClass1q_V_2 = load i16* @cor_phaseClass1q_V_2, align 4
  %cor_phaseClass1i_V_1_11 = load i16* @cor_phaseClass1i_V_1, align 2
  %tmp337 = add i16 %cor_phaseClass1i_V_1_10, %cor_phaseClass1i_V_1_9
  %tmp338 = add i16 %cor_phaseClass1i_V_9, %cor_phaseClass1i_V_8
  %tmp336 = add i16 %tmp338, %tmp337
  %tmp340 = add i16 %cor_phaseClass1i_V_6, %cor_phaseClass1i_V_4
  %tmp341 = add i16 %cor_phaseClass1i_V_3, %cor_phaseClass1i_V_1_11
  %tmp339 = add i16 %tmp341, %tmp340
  %corHelperIPos_V_1_2 = add i16 %tmp339, %tmp336
  %cor_phaseClass1q_V_1_11 = load i16* @cor_phaseClass1q_V_1, align 2
  %tmp343 = add i16 %cor_phaseClass1q_V_1_10, %cor_phaseClass1q_V_1_9
  %tmp344 = add i16 %cor_phaseClass1q_V_9, %cor_phaseClass1q_V_8
  %tmp342 = add i16 %tmp344, %tmp343
  %tmp346 = add i16 %cor_phaseClass1q_V_6, %cor_phaseClass1q_V_4
  %tmp347 = add i16 %cor_phaseClass1q_V_3, %cor_phaseClass1q_V_1_11
  %tmp345 = add i16 %tmp347, %tmp346
  %corHelperQPos_V_1_2 = add i16 %tmp345, %tmp342
  %cor_phaseClass1i_V_0 = load i16* @cor_phaseClass1i_V_0, align 16
  %tmp349 = add i16 %cor_phaseClass1i_V_1_6, %cor_phaseClass1i_V_1
  %tmp350 = add i16 %cor_phaseClass1i_V_1_7, %cor_phaseClass1i_V_1_8
  %tmp348 = add i16 %tmp350, %tmp349
  %tmp352 = add i16 %cor_phaseClass1i_V_7, %cor_phaseClass1i_V_5
  %tmp353 = add i16 %cor_phaseClass1i_V_2, %cor_phaseClass1i_V_0
  %tmp351 = add i16 %tmp353, %tmp352
  %corHelperINeg_V_1_5 = add i16 %tmp351, %tmp348
  %cor_phaseClass1q_V_0 = load i16* @cor_phaseClass1q_V_0, align 16
  %tmp355 = add i16 %cor_phaseClass1q_V_1_6, %cor_phaseClass1q_V_1
  %tmp356 = add i16 %cor_phaseClass1q_V_1_7, %cor_phaseClass1q_V_1_8
  %tmp354 = add i16 %tmp356, %tmp355
  %tmp358 = add i16 %cor_phaseClass1q_V_7, %cor_phaseClass1q_V_5
  %tmp359 = add i16 %cor_phaseClass1q_V_2, %cor_phaseClass1q_V_0
  %tmp357 = add i16 %tmp359, %tmp358
  %corHelperQNeg_V_1_5 = add i16 %tmp357, %tmp354
  br label %.loopexit

.preheader2939.0:                                 ; preds = %0
  %cor_phaseClass0i_V_1 = load i16* @cor_phaseClass0i_V_15, align 2
  %cor_phaseClass0q_V_1 = load i16* @cor_phaseClass0q_V_15, align 2
  %cor_phaseClass0i_V_1_6 = load i16* @cor_phaseClass0i_V_14, align 4
  %cor_phaseClass0q_V_1_6 = load i16* @cor_phaseClass0q_V_14, align 4
  %cor_phaseClass0i_V_1_7 = load i16* @cor_phaseClass0i_V_13, align 2
  %cor_phaseClass0q_V_1_7 = load i16* @cor_phaseClass0q_V_13, align 2
  %cor_phaseClass0i_V_1_8 = load i16* @cor_phaseClass0i_V_12, align 8
  %cor_phaseClass0q_V_1_8 = load i16* @cor_phaseClass0q_V_12, align 8
  %cor_phaseClass0i_V_1_9 = load i16* @cor_phaseClass0i_V_11, align 2
  %cor_phaseClass0q_V_1_9 = load i16* @cor_phaseClass0q_V_11, align 2
  %cor_phaseClass0i_V_1_10 = load i16* @cor_phaseClass0i_V_10, align 4
  %cor_phaseClass0q_V_1_10 = load i16* @cor_phaseClass0q_V_10, align 4
  %cor_phaseClass0i_V_9 = load i16* @cor_phaseClass0i_V_9, align 2
  %cor_phaseClass0q_V_9 = load i16* @cor_phaseClass0q_V_9, align 2
  %cor_phaseClass0i_V_8 = load i16* @cor_phaseClass0i_V_8, align 16
  %cor_phaseClass0q_V_8 = load i16* @cor_phaseClass0q_V_8, align 16
  %cor_phaseClass0i_V_7 = load i16* @cor_phaseClass0i_V_7, align 2
  %cor_phaseClass0q_V_7 = load i16* @cor_phaseClass0q_V_7, align 2
  %cor_phaseClass0i_V_6 = load i16* @cor_phaseClass0i_V_6, align 4
  %cor_phaseClass0q_V_6 = load i16* @cor_phaseClass0q_V_6, align 4
  %cor_phaseClass0i_V_5 = load i16* @cor_phaseClass0i_V_5, align 2
  %cor_phaseClass0q_V_5 = load i16* @cor_phaseClass0q_V_5, align 2
  %cor_phaseClass0i_V_4 = load i16* @cor_phaseClass0i_V_4, align 8
  %cor_phaseClass0q_V_4 = load i16* @cor_phaseClass0q_V_4, align 8
  %cor_phaseClass0i_V_3 = load i16* @cor_phaseClass0i_V_3, align 2
  %cor_phaseClass0q_V_3 = load i16* @cor_phaseClass0q_V_3, align 2
  %cor_phaseClass0i_V_2 = load i16* @cor_phaseClass0i_V_2, align 4
  %cor_phaseClass0q_V_2 = load i16* @cor_phaseClass0q_V_2, align 4
  %cor_phaseClass0i_V_1_11 = load i16* @cor_phaseClass0i_V_1, align 2
  %tmp361 = add i16 %cor_phaseClass0i_V_1_10, %cor_phaseClass0i_V_1_9
  %tmp362 = add i16 %cor_phaseClass0i_V_9, %cor_phaseClass0i_V_8
  %tmp360 = add i16 %tmp362, %tmp361
  %tmp364 = add i16 %cor_phaseClass0i_V_6, %cor_phaseClass0i_V_4
  %tmp365 = add i16 %cor_phaseClass0i_V_3, %cor_phaseClass0i_V_1_11
  %tmp363 = add i16 %tmp365, %tmp364
  %corHelperIPos_V_6 = add i16 %tmp363, %tmp360
  %cor_phaseClass0q_V_1_11 = load i16* @cor_phaseClass0q_V_1, align 2
  %tmp367 = add i16 %cor_phaseClass0q_V_1_10, %cor_phaseClass0q_V_1_9
  %tmp368 = add i16 %cor_phaseClass0q_V_9, %cor_phaseClass0q_V_8
  %tmp366 = add i16 %tmp368, %tmp367
  %tmp370 = add i16 %cor_phaseClass0q_V_6, %cor_phaseClass0q_V_4
  %tmp371 = add i16 %cor_phaseClass0q_V_3, %cor_phaseClass0q_V_1_11
  %tmp369 = add i16 %tmp371, %tmp370
  %corHelperQPos_V_6 = add i16 %tmp369, %tmp366
  %cor_phaseClass0i_V_0 = load i16* @cor_phaseClass0i_V_0, align 16
  %tmp373 = add i16 %cor_phaseClass0i_V_1_6, %cor_phaseClass0i_V_1
  %tmp374 = add i16 %cor_phaseClass0i_V_1_7, %cor_phaseClass0i_V_1_8
  %tmp372 = add i16 %tmp374, %tmp373
  %tmp376 = add i16 %cor_phaseClass0i_V_7, %cor_phaseClass0i_V_5
  %tmp377 = add i16 %cor_phaseClass0i_V_2, %cor_phaseClass0i_V_0
  %tmp375 = add i16 %tmp377, %tmp376
  %corHelperINeg_V_6 = add i16 %tmp375, %tmp372
  %cor_phaseClass0q_V_0 = load i16* @cor_phaseClass0q_V_0, align 16
  %tmp379 = add i16 %cor_phaseClass0q_V_1_6, %cor_phaseClass0q_V_1
  %tmp380 = add i16 %cor_phaseClass0q_V_1_7, %cor_phaseClass0q_V_1_8
  %tmp378 = add i16 %tmp380, %tmp379
  %tmp382 = add i16 %cor_phaseClass0q_V_7, %cor_phaseClass0q_V_5
  %tmp383 = add i16 %cor_phaseClass0q_V_2, %cor_phaseClass0q_V_0
  %tmp381 = add i16 %tmp383, %tmp382
  %corHelperQNeg_V_6 = add i16 %tmp381, %tmp378
  br label %.loopexit

.loopexit:                                        ; preds = %.preheader2939.0, %.preheader2937.0, %.preheader2935.0, %.preheader2933.0, %.preheader2931.0, %.preheader2929.0, %.preheader2927.0, %.preheader2925.0, %.preheader2923.0, %.preheader2921.0, %.preheader2919.0, %.preheader2917.0, %.preheader2915.0, %.preheader2913.0, %.preheader2911.0, %.preheader.0, %0
  %p_01915_s = phi i16 [ 0, %0 ], [ %corHelperINeg_V_15_5, %.preheader.0 ], [ %corHelperINeg_V_14_5, %.preheader2911.0 ], [ %corHelperINeg_V_13_5, %.preheader2913.0 ], [ %corHelperINeg_V_12_5, %.preheader2915.0 ], [ %corHelperINeg_V_11_5, %.preheader2917.0 ], [ %corHelperINeg_V_10_5, %.preheader2919.0 ], [ %corHelperINeg_V_9_5, %.preheader2921.0 ], [ %corHelperINeg_V_8_5, %.preheader2923.0 ], [ %corHelperINeg_V_7_5, %.preheader2925.0 ], [ %corHelperINeg_V_6_5, %.preheader2927.0 ], [ %corHelperINeg_V_5_5, %.preheader2929.0 ], [ %corHelperINeg_V_4_5, %.preheader2931.0 ], [ %corHelperINeg_V_3_5, %.preheader2933.0 ], [ %corHelperINeg_V_2_5, %.preheader2935.0 ], [ %corHelperINeg_V_1_5, %.preheader2937.0 ], [ %corHelperINeg_V_6, %.preheader2939.0 ]
  %p_01909_s = phi i16 [ 0, %0 ], [ %corHelperIPos_V_15_2, %.preheader.0 ], [ %corHelperIPos_V_14_2, %.preheader2911.0 ], [ %corHelperIPos_V_13_2, %.preheader2913.0 ], [ %corHelperIPos_V_12_2, %.preheader2915.0 ], [ %corHelperIPos_V_11_2, %.preheader2917.0 ], [ %corHelperIPos_V_10_2, %.preheader2919.0 ], [ %corHelperIPos_V_9_2, %.preheader2921.0 ], [ %corHelperIPos_V_8_2, %.preheader2923.0 ], [ %corHelperIPos_V_7_2, %.preheader2925.0 ], [ %corHelperIPos_V_6_2, %.preheader2927.0 ], [ %corHelperIPos_V_5_2, %.preheader2929.0 ], [ %corHelperIPos_V_4_2, %.preheader2931.0 ], [ %corHelperIPos_V_3_2, %.preheader2933.0 ], [ %corHelperIPos_V_2_2, %.preheader2935.0 ], [ %corHelperIPos_V_1_2, %.preheader2937.0 ], [ %corHelperIPos_V_6, %.preheader2939.0 ]
  %p_01903_s = phi i16 [ 0, %0 ], [ %corHelperQNeg_V_15_5, %.preheader.0 ], [ %corHelperQNeg_V_14_5, %.preheader2911.0 ], [ %corHelperQNeg_V_13_5, %.preheader2913.0 ], [ %corHelperQNeg_V_12_5, %.preheader2915.0 ], [ %corHelperQNeg_V_11_5, %.preheader2917.0 ], [ %corHelperQNeg_V_10_5, %.preheader2919.0 ], [ %corHelperQNeg_V_9_5, %.preheader2921.0 ], [ %corHelperQNeg_V_8_5, %.preheader2923.0 ], [ %corHelperQNeg_V_7_5, %.preheader2925.0 ], [ %corHelperQNeg_V_6_5, %.preheader2927.0 ], [ %corHelperQNeg_V_5_5, %.preheader2929.0 ], [ %corHelperQNeg_V_4_5, %.preheader2931.0 ], [ %corHelperQNeg_V_3_5, %.preheader2933.0 ], [ %corHelperQNeg_V_2_5, %.preheader2935.0 ], [ %corHelperQNeg_V_1_5, %.preheader2937.0 ], [ %corHelperQNeg_V_6, %.preheader2939.0 ]
  %p_01925_s = phi i16 [ 0, %0 ], [ %corHelperQPos_V_15_2, %.preheader.0 ], [ %corHelperQPos_V_14_2, %.preheader2911.0 ], [ %corHelperQPos_V_13_2, %.preheader2913.0 ], [ %corHelperQPos_V_12_2, %.preheader2915.0 ], [ %corHelperQPos_V_11_2, %.preheader2917.0 ], [ %corHelperQPos_V_10_2, %.preheader2919.0 ], [ %corHelperQPos_V_9_2, %.preheader2921.0 ], [ %corHelperQPos_V_8_2, %.preheader2923.0 ], [ %corHelperQPos_V_7_2, %.preheader2925.0 ], [ %corHelperQPos_V_6_2, %.preheader2927.0 ], [ %corHelperQPos_V_5_2, %.preheader2929.0 ], [ %corHelperQPos_V_4_2, %.preheader2931.0 ], [ %corHelperQPos_V_3_2, %.preheader2933.0 ], [ %corHelperQPos_V_2_2, %.preheader2935.0 ], [ %corHelperQPos_V_1_2, %.preheader2937.0 ], [ %corHelperQPos_V_6, %.preheader2939.0 ]
  %tmp_s = icmp sgt i16 %p_01909_s, %p_01915_s
  %resi_V = sub i16 %p_01909_s, %p_01915_s
  %resi_V_1 = sub i16 %p_01915_s, %p_01909_s
  %resi_V_2 = select i1 %tmp_s, i16 %resi_V, i16 %resi_V_1
  %resq_V = sub i16 %p_01925_s, %p_01903_s
  %resq_V_1 = sub i16 %p_01903_s, %p_01925_s
  %resq_V_2 = select i1 %tmp_s, i16 %resq_V, i16 %resq_V_1
  %resi_V_3 = mul i16 %resi_V_2, %resi_V_2
  %resq_V_3 = mul i16 %resq_V_2, %resq_V_2
  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %resq_V_3, i16 %resi_V_3)
  ret i32 %p_Result_s
}

define void @correlateTop(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32* %o_data_V_data_V, i1* %o_data_V_last_V) {
codeRepl:
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !93
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !97
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !101
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !105
  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass0i_V_0, i16* @cor_phaseClass0i_V_1, i16* @cor_phaseClass0i_V_2, i16* @cor_phaseClass0i_V_3, i16* @cor_phaseClass0i_V_4, i16* @cor_phaseClass0i_V_5, i16* @cor_phaseClass0i_V_6, i16* @cor_phaseClass0i_V_7, i16* @cor_phaseClass0i_V_8, i16* @cor_phaseClass0i_V_9, i16* @cor_phaseClass0i_V_10, i16* @cor_phaseClass0i_V_11, i16* @cor_phaseClass0i_V_12, i16* @cor_phaseClass0i_V_13, i16* @cor_phaseClass0i_V_14, i16* @cor_phaseClass0i_V_15, i32 1, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @newVali_V, i32 1, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @newValq_V, i32 1, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str4) nounwind
  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str4) nounwind
  %currentState_load = load i1* @currentState, align 1
  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str4) nounwind
  %phaseClass_V_load = load i4* @phaseClass_V, align 1
  br i1 %currentState_load, label %._crit_edge191, label %0

; <label>:0                                       ; preds = %codeRepl
  store i32 0, i32* @loadCount_V, align 4
  store i4 0, i4* @phaseClass_V, align 1
  br label %._crit_edge190

._crit_edge191:                                   ; preds = %codeRepl
  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)
  %tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0
  %tmp_last_V = extractvalue { i32, i1 } %empty, 1
  %tmp = trunc i32 %tmp_data_V_1 to i16
  store i16 %tmp, i16* @newVali_V, align 2
  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 31)
  store i16 %p_Result_1, i16* @newValq_V, align 2
  call fastcc void @shiftPhaseClass(i16 %tmp, i16 %p_Result_1, i4 %phaseClass_V_load)
  %out_sample_data_V = call fastcc i32 @correlator(i4 %phaseClass_V_load)
  %loadCount_V_load = load i32* @loadCount_V, align 4
  %tmp_2 = add i32 1, %loadCount_V_load
  store i32 %tmp_2, i32* @loadCount_V, align 4
  %tmp_4 = add i4 1, %phaseClass_V_load
  store i4 %tmp_4, i4* @phaseClass_V, align 1
  %tmp_5 = icmp eq i32 %out_sample_data_V, 0
  br i1 %tmp_5, label %2, label %1

; <label>:1                                       ; preds = %._crit_edge191
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 %tmp_last_V)
  br label %3

; <label>:2                                       ; preds = %._crit_edge191
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)
  br label %3

; <label>:3                                       ; preds = %2, %1
  br label %._crit_edge190

._crit_edge190:                                   ; preds = %3, %0
  store i1 true, i1* @currentState, align 1
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32*, i1*, i32, i1) {
entry:
  store i32 %2, i32* %0
  store i1 %3, i1* %1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecReset(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32*, i1*) {
entry:
  %empty = load i32* %0
  %empty_5 = load i1* %1
  %mrv_0 = insertvalue { i32, i1 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i1 } %mrv_0, i1 %empty_5, 1
  ret { i32, i1 } %mrv1
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4) {
entry:
  ret i4 %0
}

define weak i16 @_ssdm_op_Read.ap_auto.i16(i16) {
entry:
  ret i16 %0
}

define weak i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2)
  %empty_6 = trunc i32 %empty to i16
  ret i16 %empty_6
}

define weak i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16, i16) nounwind readnone {
entry:
  %empty = zext i16 %0 to i32
  %empty_7 = zext i16 %1 to i32
  %empty_8 = shl i32 %empty, 16
  %empty_9 = or i32 %empty_8, %empty_7
  ret i32 %empty_9
}

declare void @_GLOBAL__I_a() nounwind section ".text.startup"

!opencl.kernels = !{!0, !7, !13, !19, !22, !22, !24, !30, !30, !24, !24, !32, !24, !24, !24, !22, !22, !32, !24, !24, !24, !22, !22, !35, !37, !37, !32, !39, !41, !41, !43, !44, !44, !24, !45, !48, !43, !50, !50, !24, !24, !52, !55, !24, !24, !24, !30, !30, !57, !57, !59, !43, !50, !50, !60, !61, !63, !63, !63, !24, !24, !24, !66, !68, !71, !71, !75, !77, !80, !44, !44, !82, !44, !44, !84, !24, !24, !24, !24, !24, !24, !44, !44, !24, !24, !24, !24, !24, !24, !24, !24, !24, !24}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!86}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<rfnoc_axis>", metadata !"hls::stream<rfnoc_axis>"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"i_data", metadata !"o_data"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"cor_t", metadata !"cor_t", metadata !"ap_uint<4>"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"newValuei", metadata !"newValueq", metadata !"phaseClass"}
!13 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !18, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!15 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!16 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<4>"}
!17 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!18 = metadata !{metadata !"kernel_arg_name", metadata !"phaseClass"}
!19 = metadata !{null, metadata !14, metadata !15, metadata !20, metadata !17, metadata !21, metadata !6}
!20 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &"}
!21 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!22 = metadata !{null, metadata !14, metadata !15, metadata !20, metadata !17, metadata !23, metadata !6}
!23 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!24 = metadata !{null, metadata !25, metadata !26, metadata !27, metadata !28, metadata !29, metadata !6}
!25 = metadata !{metadata !"kernel_arg_addr_space"}
!26 = metadata !{metadata !"kernel_arg_access_qual"}
!27 = metadata !{metadata !"kernel_arg_type"}
!28 = metadata !{metadata !"kernel_arg_type_qual"}
!29 = metadata !{metadata !"kernel_arg_name"}
!30 = metadata !{null, metadata !14, metadata !15, metadata !31, metadata !17, metadata !23, metadata !6}
!31 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!32 = metadata !{null, metadata !1, metadata !2, metadata !33, metadata !4, metadata !34, metadata !6}
!33 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<16, true> &", metadata !"const ap_int_base<16, true> &"}
!34 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!35 = metadata !{null, metadata !14, metadata !15, metadata !20, metadata !17, metadata !36, metadata !6}
!36 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!37 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !23, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<17, true> &"}
!39 = metadata !{null, metadata !1, metadata !2, metadata !40, metadata !4, metadata !34, metadata !6}
!40 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<2, true> &", metadata !"int"}
!41 = metadata !{null, metadata !14, metadata !15, metadata !42, metadata !17, metadata !23, metadata !6}
!42 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!43 = metadata !{null, metadata !14, metadata !15, metadata !31, metadata !17, metadata !36, metadata !6}
!44 = metadata !{null, metadata !14, metadata !15, metadata !42, metadata !17, metadata !21, metadata !6}
!45 = metadata !{null, metadata !14, metadata !15, metadata !46, metadata !17, metadata !47, metadata !6}
!46 = metadata !{metadata !"kernel_arg_type", metadata !"const struct rfnoc_axis &"}
!47 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!48 = metadata !{null, metadata !1, metadata !2, metadata !49, metadata !4, metadata !34, metadata !6}
!49 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"int"}
!50 = metadata !{null, metadata !14, metadata !15, metadata !51, metadata !17, metadata !23, metadata !6}
!51 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!52 = metadata !{null, metadata !1, metadata !2, metadata !53, metadata !4, metadata !54, metadata !6}
!53 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &", metadata !"int"}
!54 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!55 = metadata !{null, metadata !1, metadata !2, metadata !56, metadata !4, metadata !34, metadata !6}
!56 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &", metadata !"const ap_int_base<32, true> &"}
!57 = metadata !{null, metadata !14, metadata !15, metadata !58, metadata !17, metadata !23, metadata !6}
!58 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &"}
!59 = metadata !{null, metadata !1, metadata !2, metadata !53, metadata !4, metadata !34, metadata !6}
!60 = metadata !{null, metadata !1, metadata !2, metadata !49, metadata !4, metadata !54, metadata !6}
!61 = metadata !{null, metadata !1, metadata !2, metadata !62, metadata !4, metadata !34, metadata !6}
!62 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"const ap_int_base<32, true> &"}
!63 = metadata !{null, metadata !14, metadata !15, metadata !64, metadata !17, metadata !65, metadata !6}
!64 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_range_ref<32, true> &"}
!65 = metadata !{metadata !"kernel_arg_name", metadata !"ref"}
!66 = metadata !{null, metadata !14, metadata !15, metadata !67, metadata !17, metadata !36, metadata !6}
!67 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<16> &"}
!68 = metadata !{null, metadata !1, metadata !2, metadata !69, metadata !4, metadata !70, metadata !6}
!69 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!70 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!71 = metadata !{null, metadata !72, metadata !9, metadata !73, metadata !11, metadata !74, metadata !6}
!72 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!73 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int", metadata !"int"}
!74 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!75 = metadata !{null, metadata !14, metadata !15, metadata !76, metadata !17, metadata !36, metadata !6}
!76 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!77 = metadata !{null, metadata !14, metadata !15, metadata !78, metadata !17, metadata !79, metadata !6}
!78 = metadata !{metadata !"kernel_arg_type", metadata !"struct rfnoc_axis &"}
!79 = metadata !{metadata !"kernel_arg_name", metadata !"dout"}
!80 = metadata !{null, metadata !14, metadata !15, metadata !46, metadata !17, metadata !81, metadata !6}
!81 = metadata !{metadata !"kernel_arg_name", metadata !""}
!82 = metadata !{null, metadata !14, metadata !15, metadata !83, metadata !17, metadata !36, metadata !6}
!83 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<4> &"}
!84 = metadata !{null, metadata !14, metadata !15, metadata !85, metadata !17, metadata !36, metadata !6}
!85 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<32> &"}
!86 = metadata !{metadata !87, [1 x i32]* @llvm_global_ctors_0}
!87 = metadata !{metadata !88}
!88 = metadata !{i32 0, i32 31, metadata !89}
!89 = metadata !{metadata !90}
!90 = metadata !{metadata !"llvm.global_ctors.0", metadata !91, metadata !"", i32 0, i32 31}
!91 = metadata !{metadata !92}
!92 = metadata !{i32 0, i32 0, i32 1}
!93 = metadata !{metadata !94}
!94 = metadata !{i32 0, i32 31, metadata !95}
!95 = metadata !{metadata !96}
!96 = metadata !{metadata !"i_data.V.data.V", metadata !91, metadata !"int32", i32 0, i32 31}
!97 = metadata !{metadata !98}
!98 = metadata !{i32 0, i32 0, metadata !99}
!99 = metadata !{metadata !100}
!100 = metadata !{metadata !"i_data.V.last.V", metadata !91, metadata !"uint1", i32 0, i32 0}
!101 = metadata !{metadata !102}
!102 = metadata !{i32 0, i32 31, metadata !103}
!103 = metadata !{metadata !104}
!104 = metadata !{metadata !"o_data.V.data.V", metadata !91, metadata !"int32", i32 0, i32 31}
!105 = metadata !{metadata !106}
!106 = metadata !{i32 0, i32 0, metadata !107}
!107 = metadata !{metadata !108}
!108 = metadata !{metadata !"o_data.V.last.V", metadata !91, metadata !"uint1", i32 0, i32 0}
