

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Fri Jul 31 10:05:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gray_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  388975|  388975|  388975|  388975|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  388974|  388974|       807|          -|          -|   482|    no    |
        | + loop_width  |     804|     804|         4|          1|          1|   802|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    518|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     78|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        0|      -|     412|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      4|     412|    688|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |ov5640_GaussianBleOg_U27  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U28  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U29  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U30  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U31  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    |ov5640_GaussianBleOg_U32  |ov5640_GaussianBleOg  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |ov5640_GaussianBlfYi_U33  |ov5640_GaussianBlfYi  |       i0 * i1       |
    |ov5640_GaussianBlg8j_U34  |ov5640_GaussianBlg8j  | i0 + i1 * (i2 + i3) |
    |ov5640_GaussianBlhbi_U35  |ov5640_GaussianBlhbi  |     i0 * i1 + i2    |
    |ov5640_GaussianBlibs_U36  |ov5640_GaussianBlibs  |     i0 * i1 + i2    |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   800|    8|     1|         6400|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   800|    8|     1|         6400|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|   800|    8|     1|         6400|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  2400|   24|     3|        19200|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_640_p2                |     +    |      0|  0|  11|           2|          11|
    |i_V_fu_326_p2                      |     +    |      0|  0|   9|           9|           1|
    |j_V_fu_618_p2                      |     +    |      0|  0|  10|          10|           1|
    |p_Val2_2_fu_1235_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1207_p2                |     +    |      0|  0|  27|          27|          27|
    |p_assign_6_1_fu_458_p2             |     +    |      0|  0|  10|           3|          10|
    |p_assign_6_2_fu_484_p2             |     +    |      0|  0|  10|           3|          10|
    |sum_V_2_fu_1126_p2                 |     +    |      0|  0|  26|          26|          26|
    |tmp2_fu_1107_p2                    |     +    |      0|  0|  26|          26|          26|
    |tmp3_fu_1116_p2                    |     +    |      0|  0|  25|          25|          25|
    |tmp_28_fu_570_p2                   |     +    |      0|  0|   3|           1|           2|
    |tmp_30_cast_fu_388_p2              |     +    |      0|  0|   3|           2|           2|
    |tmp_3_fu_382_p2                    |     +    |      0|  0|  10|           2|          10|
    |p_assign_1_fu_684_p2               |     -    |      0|  0|  11|           1|          11|
    |p_assign_2_fu_712_p2               |     -    |      0|  0|  12|          11|          12|
    |p_assign_7_fu_428_p2               |     -    |      0|  0|  10|           1|          10|
    |p_assign_8_fu_452_p2               |     -    |      0|  0|   4|           3|           2|
    |r_V_41_0_1_fu_1009_p2              |     -    |      0|  0|  20|          20|          20|
    |r_V_41_1_2_fu_1089_p2              |     -    |      0|  0|  20|          20|          20|
    |r_V_41_1_fu_1053_p2                |     -    |      0|  0|  20|          20|          20|
    |r_V_41_2_1_fu_1156_p2              |     -    |      0|  0|  20|          20|          20|
    |tmp_32_fu_538_p2                   |     -    |      0|  0|   4|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter3   |    and   |      0|  0|   1|           1|           1|
    |ap_condition_999                   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op147_read_state4     |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op148_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op150_store_state4    |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op156_store_state4    |    and   |      0|  0|   1|           1|           1|
    |deleted_zeros_fu_1285_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i496_i_fu_414_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_fu_776_p2                |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_fu_670_p2              |    and   |      0|  0|   1|           1|           1|
    |sel_tmp8_fu_742_p2                 |    and   |      0|  0|   1|           1|           1|
    |Range1_all_zeros_fu_1251_p2        |   icmp   |      0|  0|   2|           5|           1|
    |exitcond460_i_fu_612_p2            |   icmp   |      0|  0|   5|          10|           9|
    |exitcond461_i_fu_320_p2            |   icmp   |      0|  0|   5|           9|           6|
    |icmp1_fu_634_p2                    |   icmp   |      0|  0|   5|           9|           1|
    |icmp_fu_354_p2                     |   icmp   |      0|  0|   4|           8|           1|
    |tmp_10_fu_706_p2                   |   icmp   |      0|  0|   5|          11|          10|
    |tmp_1_fu_360_p2                    |   icmp   |      0|  0|   5|           9|           1|
    |tmp_264_1_fu_366_p2                |   icmp   |      0|  0|   5|           9|           1|
    |tmp_2_fu_372_p2                    |   icmp   |      0|  0|   5|           9|           7|
    |tmp_4_fu_446_p2                    |   icmp   |      0|  0|   5|          10|           9|
    |tmp_5_fu_332_p2                    |   icmp   |      0|  0|   5|           9|           7|
    |tmp_8_fu_664_p2                    |   icmp   |      0|  0|   5|          11|          10|
    |tmp_s_fu_408_p2                    |   icmp   |      0|  0|   5|          10|           9|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_764_p2                  |    or    |      0|  0|   1|           1|           1|
    |not_carry_1_fu_1279_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_736_p2                 |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_816_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_835_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_854_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_718_p3               |  select  |      0|  0|  12|           1|          12|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i497_i_fu_434_p3              |  select  |      0|  0|  10|           1|          10|
    |p_p2_i497_i_p_assign_8_fu_510_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_690_p3                 |  select  |      0|  0|  11|           1|          11|
    |src_kernel_win_0_va_6_fu_908_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_926_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_944_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_11_fu_548_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_18_fu_556_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_29_fu_586_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_31_fu_594_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_748_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_fu_518_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_1_t_fu_799_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_658_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1265_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_402_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_8_0_t_fu_526_p2         |    xor   |      0|  0|   2|           2|           2|
    |row_assign_8_1_t_fu_564_p2         |    xor   |      0|  0|   2|           2|           2|
    |row_assign_8_2_t_fu_602_p2         |    xor   |      0|  0|   2|           2|           2|
    |tmp_220_0_not_fu_338_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_38_fu_576_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_6_fu_532_p2                    |    xor   |      0|  0|   3|           2|           3|
    |tmp_8_not_fu_730_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 518|         416|         506|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          5|    1|          5|
    |ap_enable_reg_pp0_iter2    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |k_buf_0_val_4_d1           |   3|          3|    8|         24|
    |k_buf_0_val_5_d1           |   3|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   3|          2|    1|          2|
    |t_V_4_reg_305              |   3|          2|   10|         20|
    |t_V_reg_294                |   3|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  28|         23|   40|         99|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |brmerge_reg_1481                 |   1|   0|    1|          0|
    |exitcond460_i_reg_1463           |   1|   0|    1|          0|
    |i_V_reg_1414                     |   9|   0|    9|          0|
    |icmp_reg_1428                    |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1488      |  10|   0|   10|          0|
    |k_buf_0_val_4_addr_reg_1494      |  10|   0|   10|          0|
    |k_buf_0_val_5_addr_reg_1500      |  10|   0|   10|          0|
    |or_cond_i_i_reg_1472             |   1|   0|    1|          0|
    |or_cond_i_reg_1506               |   1|   0|    1|          0|
    |r_V_41_1_1_reg_1528              |  21|   0|   21|          0|
    |right_border_buf_0_1_fu_196      |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_200      |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_204      |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_208      |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_212      |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_192      |   8|   0|    8|          0|
    |row_assign_8_0_t_reg_1448        |   2|   0|    2|          0|
    |row_assign_8_1_t_reg_1453        |   2|   0|    2|          0|
    |row_assign_8_2_t_reg_1458        |   2|   0|    2|          0|
    |src_kernel_win_0_va_16_reg_1533  |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_172     |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_176     |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_180     |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_184     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_188     |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1510   |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1516   |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1522   |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_168       |   8|   0|    8|          0|
    |sum_V_2_reg_1538                 |  26|   0|   26|          0|
    |t_V_4_reg_305                    |  10|   0|   10|          0|
    |t_V_reg_294                      |   9|   0|    9|          0|
    |tmp5_reg_1543                    |  25|   0|   25|          0|
    |tmp_1_reg_1433                   |   1|   0|    1|          0|
    |tmp_220_0_not_reg_1423           |   1|   0|    1|          0|
    |tmp_264_1_reg_1437               |   1|   0|    1|          0|
    |tmp_2_reg_1441                   |   1|   0|    1|          0|
    |tmp_43_reg_1476                  |   2|   0|    2|          0|
    |tmp_5_reg_1419                   |   1|   0|    1|          0|
    |exitcond460_i_reg_1463           |  64|  32|    1|          0|
    |or_cond_i_reg_1506               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 412|  64|  286|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	7  / (exitcond460_i)
	5  / (!exitcond460_i)
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%k_buf_0_val_3 = alloca [800 x i8], align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 22 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%k_buf_0_val_4 = alloca [800 x i8], align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 23 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 24 [1/1] (2.77ns)   --->   "%k_buf_0_val_5 = alloca [800 x i8], align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 24 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 25 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "br label %0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 28 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_V_cast = zext i9 %t_V to i10" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.62ns)   --->   "%exitcond461_i = icmp eq i9 %t_V, -30" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 0)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%i_V = add i9 %t_V, 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'add' 'i_V' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 480, 800, 3, 3>.exit", label %1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.62ns)   --->   "%tmp_5 = icmp ult i9 %t_V, -32" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'icmp' 'tmp_5' <Predicate = (!exitcond461_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%tmp_220_0_not = xor i1 %tmp_5, true" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'xor' 'tmp_220_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %t_V, i32 1, i32 8)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'partselect' 'tmp_7' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.31ns)   --->   "%icmp = icmp ne i8 %tmp_7, 0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.62ns)   --->   "%tmp_1 = icmp eq i9 %t_V, 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'icmp' 'tmp_1' <Predicate = (!exitcond461_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.62ns)   --->   "%tmp_264_1 = icmp eq i9 %t_V, 0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'tmp_264_1' <Predicate = (!exitcond461_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.62ns)   --->   "%tmp_2 = icmp ugt i9 %t_V, -32" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'icmp' 'tmp_2' <Predicate = (!exitcond461_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i9 %t_V to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'trunc' 'tmp_9' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.36ns)   --->   "%tmp_3 = add i10 -1, %t_V_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'add' 'tmp_3' <Predicate = (!exitcond461_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.63ns)   --->   "%tmp_30_cast = add i2 -1, %tmp_9" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'add' 'tmp_30_cast' <Predicate = (!exitcond461_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_0_t)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_3, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'bitselect' 'tmp_12' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_0_t)   --->   "%rev = xor i1 %tmp_12, true" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'xor' 'rev' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.94ns)   --->   "%tmp_s = icmp slt i10 %tmp_3, 480" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'icmp' 'tmp_s' <Predicate = (!exitcond461_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_0_t)   --->   "%or_cond_i496_i = and i1 %tmp_s, %rev" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'and' 'or_cond_i496_i' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_3, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'bitselect' 'tmp_13' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%p_assign_7 = sub i10 1, %t_V_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'sub' 'p_assign_7' <Predicate = (!exitcond461_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%p_p2_i497_i = select i1 %tmp_13, i10 %p_assign_7, i10 %tmp_3" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'select' 'p_p2_i497_i' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i10 %p_p2_i497_i to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'trunc' 'tmp_14' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.94ns)   --->   "%tmp_4 = icmp slt i10 %p_p2_i497_i, 480" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'tmp_4' <Predicate = (!exitcond461_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.63ns)   --->   "%p_assign_8 = sub i2 -2, %tmp_14" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'sub' 'p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "%p_assign_6_1 = add i10 -2, %t_V_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'add' 'p_assign_6_1' <Predicate = (!exitcond461_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_1_t)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'bitselect' 'tmp_15' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_1_t)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_1, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'bitselect' 'tmp_16' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i9 %t_V to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'trunc' 'tmp_17' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.36ns)   --->   "%p_assign_6_2 = add i10 -3, %t_V_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'add' 'p_assign_6_2' <Predicate = (!exitcond461_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'bitselect' 'tmp_19' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_2, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'bitselect' 'tmp_21' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_27 = trunc i9 %t_V to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'trunc' 'tmp_27' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_0_t)   --->   "%p_p2_i497_i_p_assign_8 = select i1 %tmp_4, i2 %tmp_14, i2 %p_assign_8" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'select' 'p_p2_i497_i_p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_0_t)   --->   "%y = select i1 %or_cond_i496_i, i2 %tmp_30_cast, i2 %p_p2_i497_i_p_assign_8" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'select' 'y' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.81ns) (out node of the LUT)   --->   "%row_assign_8_0_t = xor i2 %y, -1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'xor' 'row_assign_8_0_t' <Predicate = (!exitcond461_i)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_1_t)   --->   "%tmp_6 = xor i2 %tmp_9, -2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'xor' 'tmp_6' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.63ns)   --->   "%tmp_32 = sub i2 -2, %tmp_17" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'sub' 'tmp_32' <Predicate = (!exitcond461_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_1_t)   --->   "%tmp_36 = trunc i10 %p_assign_6_1 to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'trunc' 'tmp_36' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_1_t)   --->   "%tmp_11 = select i1 %tmp_16, i2 %tmp_32, i2 %tmp_36" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'select' 'tmp_11' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_1_t)   --->   "%tmp_18 = select i1 %tmp_15, i2 %tmp_11, i2 %tmp_6" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'select' 'tmp_18' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.81ns) (out node of the LUT)   --->   "%row_assign_8_1_t = xor i2 %tmp_18, -1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'xor' 'row_assign_8_1_t' <Predicate = (!exitcond461_i)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.63ns)   --->   "%tmp_28 = add i2 1, %tmp_9" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'add' 'tmp_28' <Predicate = (!exitcond461_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_38 = xor i2 %tmp_27, -1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'xor' 'tmp_38' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_39 = trunc i10 %p_assign_6_2 to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'trunc' 'tmp_39' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_29 = select i1 %tmp_21, i2 %tmp_38, i2 %tmp_39" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'select' 'tmp_29' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_8_2_t)   --->   "%tmp_31 = select i1 %tmp_19, i2 %tmp_29, i2 %tmp_28" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'select' 'tmp_31' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.81ns) (out node of the LUT)   --->   "%row_assign_8_2_t = xor i2 %tmp_31, -1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'xor' 'row_assign_8_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.46ns)   --->   "br label %2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'br' <Predicate = (!exitcond461_i)> <Delay = 0.46>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 80 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%t_V_4 = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 81 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%t_V_4_cast = zext i10 %t_V_4 to i11" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'zext' 't_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.94ns)   --->   "%exitcond460_i = icmp eq i10 %t_V_4, -222" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.41ns)   --->   "%j_V = add i10 %t_V_4, 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'add' 'j_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_40 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V_4, i32 1, i32 9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'partselect' 'tmp_40' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.62ns)   --->   "%icmp1 = icmp ne i9 %tmp_40, 0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'icmp' 'icmp1' <Predicate = (!exitcond460_i)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.41ns)   --->   "%ImagLoc_x = add i11 -1, %t_V_4_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast = sext i11 %ImagLoc_x to i12" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'sext' 'ImagLoc_x_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ImagLoc_x, i32 10)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'bitselect' 'tmp_41' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev1 = xor i1 %tmp_41, true" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'xor' 'rev1' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.88ns)   --->   "%tmp_8 = icmp slt i11 %ImagLoc_x, 800" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'icmp' 'tmp_8' <Predicate = (!exitcond460_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_8, %rev1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ImagLoc_x, i32 10)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'bitselect' 'tmp_42' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.41ns)   --->   "%p_assign_1 = sub i11 1, %t_V_4_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.79ns)   --->   "%p_p2_i_i = select i1 %tmp_42, i11 %p_assign_1, i11 %ImagLoc_x" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast6 = sext i11 %p_p2_i_i to i13" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'sext' 'p_p2_i_i_cast6' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast = sext i11 %p_p2_i_i to i12" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.88ns)   --->   "%tmp_10 = icmp slt i11 %p_p2_i_i, 800" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'icmp' 'tmp_10' <Predicate = (!exitcond460_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.54ns)   --->   "%p_assign_2 = sub i12 1598, %p_p2_i_i_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i12 %ImagLoc_x_cast, i12 %p_assign_2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'select' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i12 %p_assign_3 to i13" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'zext' 'sel_tmp_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_8_not = xor i1 %tmp_8, true" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'xor' 'tmp_8_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_41, %tmp_8_not" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_10, %sel_tmp7" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.59ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast6, i13 %sel_tmp_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i13 %x to i32" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'sext' 'col_assign_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i13 %x to i2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'trunc' 'tmp_43' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.80ns)   --->   "%brmerge = or i1 %tmp_8, %tmp_220_0_not" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %col_assign_cast to i64" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'zext' 'tmp_22' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [800 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_22" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [800 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_22" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [800 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_22" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp_264_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 121 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.80ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.17>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 125 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 802, i64 802, i64 0)"   --->   Operation 126 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'specregionbegin' 'tmp_20' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'specpipeline' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 137 [1/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 138 [1/1] (0.80ns)   --->   "%col_assign_1_t = xor i2 %tmp_43, -1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'xor' 'col_assign_1_t' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.35ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_1_t)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'mux' 'tmp_23' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.44ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_23" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 142 [1/1] (1.35ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_1_t)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'mux' 'tmp_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.44ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_24" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 145 [1/1] (1.35ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_1_t)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'mux' 'tmp_25' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.44ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (3.40ns)   --->   "%tmp_50 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'read' 'tmp_50' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 148 [1/1] (2.77ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_5_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (2.77ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_4_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_264_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_264_1)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (2.77ns)   --->   "store i8 %tmp_50, i8* %k_buf_0_val_3_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 157 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 158 [1/1] (3.40ns)   --->   "%tmp_45 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'read' 'tmp_45' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 159 [1/1] (2.77ns)   --->   "store i8 %tmp_45, i8* %k_buf_0_val_3_addr, align 1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_5)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (1.35ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_0_t)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'mux' 'tmp_26' <Predicate = (!exitcond460_i & tmp_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_2, i8 %tmp_26, i8 %col_buf_0_val_0_0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.35ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_1_t)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'mux' 'tmp_30' <Predicate = (!exitcond460_i & tmp_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_2, i8 %tmp_30, i8 %col_buf_0_val_1_0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (1.35ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_2_t)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'mux' 'tmp_33' <Predicate = (!exitcond460_i & tmp_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_2, i8 %tmp_33, i8 %col_buf_0_val_2_0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%r_V_1_1_cast = zext i8 %src_kernel_win_0_va_11 to i21" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'zext' 'r_V_1_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (5.55ns) (root node of the DSP)   --->   "%r_V_41_1_1 = mul i21 4465, %r_V_1_1_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'mul' 'r_V_41_1_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.6>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'load' 'src_kernel_win_0_va_12' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'load' 'src_kernel_win_0_va_13' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'load' 'src_kernel_win_0_va_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%r_V_0_cast_cast = zext i8 %src_kernel_win_0_va_14 to i9" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'zext' 'r_V_0_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl1 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'bitconcatenate' 'p_shl1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i19 %p_shl1 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'zext' 'p_shl1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'bitconcatenate' 'p_shl2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'p_shl2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (1.57ns)   --->   "%r_V_41_0_1 = sub i20 %p_shl1_cast, %p_shl2_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'sub' 'r_V_41_0_1' <Predicate = (or_cond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_41_0_1_cast = sext i20 %r_V_41_0_1 to i24" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'sext' 'r_V_41_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_306_0_1_cast = zext i24 %r_V_41_0_1_cast to i25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'tmp_306_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_0_2_cast_cast = zext i8 %src_kernel_win_0_va_8 to i9" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'zext' 'r_V_0_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_s = add i9 %r_V_0_2_cast_cast, %r_V_0_cast_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'add' 'r_V_s' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_cast = zext i9 %r_V_s to i19" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'zext' 'r_V_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (2.82ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp1 = mul i19 936, %r_V_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'mul' 'tmp1' <Predicate = (or_cond_i)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp1_cast = zext i19 %tmp1 to i25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'zext' 'tmp1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (2.73ns) (root node of the DSP)   --->   "%sum_V_0_2 = add i25 %tmp_306_0_1_cast, %tmp1_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'add' 'sum_V_0_2' <Predicate = (or_cond_i)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = zext i25 %sum_V_0_2 to i26" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'zext' 'sum_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'bitconcatenate' 'p_shl3' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i19 %p_shl3 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'p_shl3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'bitconcatenate' 'p_shl4' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'zext' 'p_shl4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (1.57ns)   --->   "%r_V_41_1 = sub i20 %p_shl3_cast, %p_shl4_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'sub' 'r_V_41_1' <Predicate = (or_cond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%r_V_41_1_cast = sext i20 %r_V_41_1 to i24" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'sext' 'r_V_41_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_306_1_cast = zext i24 %r_V_41_1_cast to i26" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'zext' 'tmp_306_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl5 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'bitconcatenate' 'p_shl5' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i19 %p_shl5 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'zext' 'p_shl5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'bitconcatenate' 'p_shl6' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'zext' 'p_shl6_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.57ns)   --->   "%r_V_41_1_2 = sub i20 %p_shl5_cast, %p_shl6_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'sub' 'r_V_41_1_2' <Predicate = (or_cond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%r_V_41_1_2_cast = sext i20 %r_V_41_1_2 to i24" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'sext' 'r_V_41_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_306_1_2_cast_cas = zext i24 %r_V_41_1_2_cast to i25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'zext' 'tmp_306_1_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_10 to i19" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'zext' 'r_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (2.82ns) (grouped into DSP with root node tmp4)   --->   "%r_V_41_2 = mul i19 936, %r_V_2_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'mul' 'r_V_41_2' <Predicate = (or_cond_i)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%tmp_306_2_cast_cast = zext i19 %r_V_41_2 to i21" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'zext' 'tmp_306_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i26 %tmp_306_1_cast, %sum_V_0_2_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'add' 'tmp2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.71> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp4 = add i21 %tmp_306_2_cast_cast, %r_V_41_1_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'add' 'tmp4' <Predicate = (or_cond_i)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i21 %tmp4 to i25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'zext' 'tmp4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (1.68ns)   --->   "%tmp3 = add i25 %tmp_306_1_2_cast_cas, %tmp4_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'add' 'tmp3' <Predicate = (or_cond_i)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i25 %tmp3 to i26" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'zext' 'tmp3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (3.43ns) (root node of TernaryAdder)   --->   "%sum_V_2 = add i26 %tmp2, %tmp3_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'add' 'sum_V_2' <Predicate = (or_cond_i)> <Delay = 3.43> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.71> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'bitconcatenate' 'p_shl7' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %p_shl7 to i20" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'zext' 'p_shl7_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.57ns)   --->   "%r_V_41_2_1 = sub i20 %p_shl_cast, %p_shl7_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'sub' 'r_V_41_2_1' <Predicate = (or_cond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%r_V_41_2_1_cast = sext i20 %r_V_41_2_1 to i24" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'sext' 'r_V_41_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_306_2_1_cast_cas = zext i24 %r_V_41_2_1_cast to i25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'zext' 'tmp_306_2_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%r_V_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i19" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'zext' 'r_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (2.82ns) (grouped into DSP with root node tmp5)   --->   "%r_V_41_2_2 = mul i19 936, %r_V_2_2_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'mul' 'r_V_41_2_2' <Predicate = (or_cond_i)> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%tmp_306_2_2_cast_cas = zext i19 %r_V_41_2_2 to i25" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'zext' 'tmp_306_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (2.73ns) (root node of the DSP)   --->   "%tmp5 = add i25 %tmp_306_2_2_cast_cas, %tmp_306_2_1_cast_cas" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_20)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "br label %2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%sum_V_2_cast = zext i26 %sum_V_2 to i27" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'zext' 'sum_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i25 %tmp5 to i27" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'zext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (1.74ns)   --->   "%p_Val2_s = add i27 %sum_V_2_cast, %tmp5_cast" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_s, i32 14, i32 21)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'partselect' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 13)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'bitselect' 'tmp_46' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_2_i_i_cast = zext i1 %tmp_46 to i8" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'zext' 'tmp_2_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (1.30ns)   --->   "%p_Val2_2 = add i8 %tmp_2_i_i_cast, %p_Val2_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'add' 'p_Val2_2' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_s, i32 22, i32 26)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'partselect' 'tmp_34' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.97ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_34, 0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'icmp' 'Range1_all_zeros' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 21)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'bitselect' 'tmp_47' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%rev2 = xor i1 %tmp_47, true" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'xor' 'rev2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'bitselect' 'tmp_48' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%not_carry_1 = or i1 %tmp_48, %rev2" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'or' 'not_carry_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%deleted_zeros = and i1 %Range1_all_zeros, %not_carry_1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'and' 'deleted_zeros' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %deleted_zeros, i8 %p_Val2_2, i8 -1" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'select' 'p_Val2_4' <Predicate = (or_cond_i)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_4)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'write' <Predicate = (or_cond_i)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 257 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 258 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "br label %0" [D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/zynq_zhengdian/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 00111111]
src_kernel_win_0_va_1  (alloca           ) [ 00111111]
src_kernel_win_0_va_2  (alloca           ) [ 00111111]
src_kernel_win_0_va_3  (alloca           ) [ 00111111]
src_kernel_win_0_va_4  (alloca           ) [ 00111111]
src_kernel_win_0_va_5  (alloca           ) [ 00111111]
right_border_buf_0_s   (alloca           ) [ 00111111]
right_border_buf_0_1   (alloca           ) [ 00111111]
right_border_buf_0_2   (alloca           ) [ 00111111]
right_border_buf_0_3   (alloca           ) [ 00111111]
right_border_buf_0_4   (alloca           ) [ 00111111]
right_border_buf_0_5   (alloca           ) [ 00111111]
StgValue_20            (specinterface    ) [ 00000000]
StgValue_21            (specinterface    ) [ 00000000]
k_buf_0_val_3          (alloca           ) [ 00111111]
k_buf_0_val_4          (alloca           ) [ 00111111]
k_buf_0_val_5          (alloca           ) [ 00111111]
rbegin_i_i             (specregionbegin  ) [ 00000000]
rend_i_i_0             (specregionend    ) [ 00000000]
StgValue_27            (br               ) [ 01111111]
t_V                    (phi              ) [ 00100000]
t_V_cast               (zext             ) [ 00000000]
exitcond461_i          (icmp             ) [ 00111111]
StgValue_31            (speclooptripcount) [ 00000000]
i_V                    (add              ) [ 01111111]
StgValue_33            (br               ) [ 00000000]
StgValue_34            (specloopname     ) [ 00000000]
tmp                    (specregionbegin  ) [ 00011111]
tmp_5                  (icmp             ) [ 00011110]
tmp_220_0_not          (xor              ) [ 00011110]
tmp_7                  (partselect       ) [ 00000000]
icmp                   (icmp             ) [ 00011110]
tmp_1                  (icmp             ) [ 00011110]
tmp_264_1              (icmp             ) [ 00011110]
tmp_2                  (icmp             ) [ 00011110]
tmp_9                  (trunc            ) [ 00000000]
tmp_3                  (add              ) [ 00000000]
tmp_30_cast            (add              ) [ 00000000]
tmp_12                 (bitselect        ) [ 00000000]
rev                    (xor              ) [ 00000000]
tmp_s                  (icmp             ) [ 00000000]
or_cond_i496_i         (and              ) [ 00000000]
tmp_13                 (bitselect        ) [ 00000000]
p_assign_7             (sub              ) [ 00000000]
p_p2_i497_i            (select           ) [ 00000000]
tmp_14                 (trunc            ) [ 00000000]
tmp_4                  (icmp             ) [ 00000000]
p_assign_8             (sub              ) [ 00000000]
p_assign_6_1           (add              ) [ 00000000]
tmp_15                 (bitselect        ) [ 00000000]
tmp_16                 (bitselect        ) [ 00000000]
tmp_17                 (trunc            ) [ 00000000]
p_assign_6_2           (add              ) [ 00000000]
tmp_19                 (bitselect        ) [ 00000000]
tmp_21                 (bitselect        ) [ 00000000]
tmp_27                 (trunc            ) [ 00000000]
p_p2_i497_i_p_assign_8 (select           ) [ 00000000]
y                      (select           ) [ 00000000]
row_assign_8_0_t       (xor              ) [ 00011110]
tmp_6                  (xor              ) [ 00000000]
tmp_32                 (sub              ) [ 00000000]
tmp_36                 (trunc            ) [ 00000000]
tmp_11                 (select           ) [ 00000000]
tmp_18                 (select           ) [ 00000000]
row_assign_8_1_t       (xor              ) [ 00011110]
tmp_28                 (add              ) [ 00000000]
tmp_38                 (xor              ) [ 00000000]
tmp_39                 (trunc            ) [ 00000000]
tmp_29                 (select           ) [ 00000000]
tmp_31                 (select           ) [ 00000000]
row_assign_8_2_t       (xor              ) [ 00011110]
StgValue_79            (br               ) [ 00111111]
StgValue_80            (ret              ) [ 00000000]
t_V_4                  (phi              ) [ 00010010]
t_V_4_cast             (zext             ) [ 00000000]
exitcond460_i          (icmp             ) [ 00111111]
j_V                    (add              ) [ 00111111]
tmp_40                 (partselect       ) [ 00000000]
icmp1                  (icmp             ) [ 00000000]
ImagLoc_x              (add              ) [ 00000000]
ImagLoc_x_cast         (sext             ) [ 00000000]
tmp_41                 (bitselect        ) [ 00000000]
rev1                   (xor              ) [ 00000000]
tmp_8                  (icmp             ) [ 00000000]
or_cond_i_i            (and              ) [ 00111111]
tmp_42                 (bitselect        ) [ 00000000]
p_assign_1             (sub              ) [ 00000000]
p_p2_i_i               (select           ) [ 00000000]
p_p2_i_i_cast6         (sext             ) [ 00000000]
p_p2_i_i_cast          (sext             ) [ 00000000]
tmp_10                 (icmp             ) [ 00000000]
p_assign_2             (sub              ) [ 00000000]
p_assign_3             (select           ) [ 00000000]
sel_tmp_cast           (zext             ) [ 00000000]
tmp_8_not              (xor              ) [ 00000000]
sel_tmp7               (or               ) [ 00000000]
sel_tmp8               (and              ) [ 00000000]
x                      (select           ) [ 00000000]
col_assign_cast        (sext             ) [ 00000000]
tmp_43                 (trunc            ) [ 00011000]
brmerge                (or               ) [ 00011000]
tmp_22                 (zext             ) [ 00000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 00011000]
k_buf_0_val_4_addr     (getelementptr    ) [ 00011000]
k_buf_0_val_5_addr     (getelementptr    ) [ 00011000]
StgValue_116           (br               ) [ 00000000]
StgValue_117           (br               ) [ 00000000]
StgValue_118           (br               ) [ 00000000]
StgValue_119           (br               ) [ 00000000]
StgValue_120           (br               ) [ 00000000]
StgValue_121           (br               ) [ 00000000]
StgValue_122           (br               ) [ 00000000]
or_cond_i              (and              ) [ 00011110]
StgValue_124           (br               ) [ 00000000]
right_border_buf_0_6   (load             ) [ 00000000]
StgValue_126           (speclooptripcount) [ 00000000]
StgValue_127           (br               ) [ 00000000]
right_border_buf_0_7   (load             ) [ 00000000]
right_border_buf_0_8   (load             ) [ 00000000]
right_border_buf_0_9   (load             ) [ 00000000]
right_border_buf_0_10  (load             ) [ 00000000]
right_border_buf_0_11  (load             ) [ 00000000]
StgValue_133           (specloopname     ) [ 00000000]
tmp_20                 (specregionbegin  ) [ 00010100]
StgValue_135           (specpipeline     ) [ 00000000]
StgValue_136           (specloopname     ) [ 00000000]
k_buf_0_val_3_load     (load             ) [ 00000000]
col_assign_1_t         (xor              ) [ 00000000]
tmp_23                 (mux              ) [ 00000000]
col_buf_0_val_0_0      (select           ) [ 00000000]
k_buf_0_val_4_load     (load             ) [ 00000000]
tmp_24                 (mux              ) [ 00000000]
col_buf_0_val_1_0      (select           ) [ 00000000]
k_buf_0_val_5_load     (load             ) [ 00000000]
tmp_25                 (mux              ) [ 00000000]
col_buf_0_val_2_0      (select           ) [ 00000000]
tmp_50                 (read             ) [ 00000000]
StgValue_148           (store            ) [ 00000000]
StgValue_149           (br               ) [ 00000000]
StgValue_150           (store            ) [ 00000000]
StgValue_151           (br               ) [ 00000000]
StgValue_152           (store            ) [ 00000000]
StgValue_153           (br               ) [ 00000000]
right_border_buf_0_12  (load             ) [ 00000000]
right_border_buf_0_13  (load             ) [ 00000000]
StgValue_156           (store            ) [ 00000000]
StgValue_157           (store            ) [ 00000000]
tmp_45                 (read             ) [ 00000000]
StgValue_159           (store            ) [ 00000000]
StgValue_160           (store            ) [ 00000000]
StgValue_161           (store            ) [ 00000000]
StgValue_162           (store            ) [ 00000000]
StgValue_163           (store            ) [ 00000000]
StgValue_164           (store            ) [ 00000000]
StgValue_165           (store            ) [ 00000000]
StgValue_166           (br               ) [ 00000000]
tmp_26                 (mux              ) [ 00000000]
src_kernel_win_0_va_6  (select           ) [ 00010100]
tmp_30                 (mux              ) [ 00000000]
src_kernel_win_0_va_7  (select           ) [ 00010100]
tmp_33                 (mux              ) [ 00000000]
src_kernel_win_0_va_8  (select           ) [ 00010100]
src_kernel_win_0_va_11 (load             ) [ 00000000]
r_V_1_1_cast           (zext             ) [ 00000000]
r_V_41_1_1             (mul              ) [ 00010100]
src_kernel_win_0_va_16 (load             ) [ 00010100]
StgValue_177           (store            ) [ 00000000]
src_kernel_win_0_va_9  (load             ) [ 00000000]
src_kernel_win_0_va_10 (load             ) [ 00000000]
src_kernel_win_0_va_12 (load             ) [ 00000000]
src_kernel_win_0_va_13 (load             ) [ 00000000]
src_kernel_win_0_va_14 (load             ) [ 00000000]
r_V_0_cast_cast        (zext             ) [ 00000000]
p_shl1                 (bitconcatenate   ) [ 00000000]
p_shl1_cast            (zext             ) [ 00000000]
p_shl2                 (bitconcatenate   ) [ 00000000]
p_shl2_cast            (zext             ) [ 00000000]
r_V_41_0_1             (sub              ) [ 00000000]
r_V_41_0_1_cast        (sext             ) [ 00000000]
tmp_306_0_1_cast       (zext             ) [ 00000000]
r_V_0_2_cast_cast      (zext             ) [ 00000000]
r_V_s                  (add              ) [ 00000000]
r_V_cast               (zext             ) [ 00000000]
tmp1                   (mul              ) [ 00000000]
tmp1_cast              (zext             ) [ 00000000]
sum_V_0_2              (add              ) [ 00000000]
sum_V_0_2_cast         (zext             ) [ 00000000]
p_shl3                 (bitconcatenate   ) [ 00000000]
p_shl3_cast            (zext             ) [ 00000000]
p_shl4                 (bitconcatenate   ) [ 00000000]
p_shl4_cast            (zext             ) [ 00000000]
r_V_41_1               (sub              ) [ 00000000]
r_V_41_1_cast          (sext             ) [ 00000000]
tmp_306_1_cast         (zext             ) [ 00000000]
p_shl5                 (bitconcatenate   ) [ 00000000]
p_shl5_cast            (zext             ) [ 00000000]
p_shl6                 (bitconcatenate   ) [ 00000000]
p_shl6_cast            (zext             ) [ 00000000]
r_V_41_1_2             (sub              ) [ 00000000]
r_V_41_1_2_cast        (sext             ) [ 00000000]
tmp_306_1_2_cast_cas   (zext             ) [ 00000000]
r_V_2_cast             (zext             ) [ 00000000]
r_V_41_2               (mul              ) [ 00000000]
tmp_306_2_cast_cast    (zext             ) [ 00000000]
tmp2                   (add              ) [ 00000000]
tmp4                   (add              ) [ 00000000]
tmp4_cast              (zext             ) [ 00000000]
tmp3                   (add              ) [ 00000000]
tmp3_cast              (zext             ) [ 00000000]
sum_V_2                (add              ) [ 00010010]
p_shl                  (bitconcatenate   ) [ 00000000]
p_shl_cast             (zext             ) [ 00000000]
p_shl7                 (bitconcatenate   ) [ 00000000]
p_shl7_cast            (zext             ) [ 00000000]
r_V_41_2_1             (sub              ) [ 00000000]
r_V_41_2_1_cast        (sext             ) [ 00000000]
tmp_306_2_1_cast_cas   (zext             ) [ 00000000]
r_V_2_2_cast           (zext             ) [ 00000000]
r_V_41_2_2             (mul              ) [ 00000000]
tmp_306_2_2_cast_cas   (zext             ) [ 00000000]
tmp5                   (add              ) [ 00010010]
src_kernel_win_0_va_15 (load             ) [ 00000000]
src_kernel_win_0_va_17 (load             ) [ 00000000]
empty                  (specregionend    ) [ 00000000]
StgValue_235           (store            ) [ 00000000]
StgValue_236           (store            ) [ 00000000]
StgValue_237           (store            ) [ 00000000]
StgValue_238           (store            ) [ 00000000]
StgValue_239           (store            ) [ 00000000]
StgValue_240           (br               ) [ 00111111]
sum_V_2_cast           (zext             ) [ 00000000]
tmp5_cast              (zext             ) [ 00000000]
p_Val2_s               (add              ) [ 00000000]
p_Val2_1               (partselect       ) [ 00000000]
tmp_46                 (bitselect        ) [ 00000000]
tmp_2_i_i_cast         (zext             ) [ 00000000]
p_Val2_2               (add              ) [ 00000000]
tmp_34                 (partselect       ) [ 00000000]
Range1_all_zeros       (icmp             ) [ 00000000]
tmp_47                 (bitselect        ) [ 00000000]
rev2                   (xor              ) [ 00000000]
tmp_48                 (bitselect        ) [ 00000000]
not_carry_1            (or               ) [ 00000000]
deleted_zeros          (and              ) [ 00000000]
p_Val2_4               (select           ) [ 00000000]
StgValue_256           (write            ) [ 00000000]
StgValue_257           (br               ) [ 00000000]
empty_81               (specregionend    ) [ 00000000]
StgValue_259           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str237"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str240"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_0_va_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_0_va_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_0_va_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_kernel_win_0_va_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="src_kernel_win_0_va_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="src_kernel_win_0_va_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="right_border_buf_0_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_border_buf_0_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="right_border_buf_0_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="right_border_buf_0_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="right_border_buf_0_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="right_border_buf_0_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_buf_0_val_3_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_buf_0_val_4_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_buf_0_val_5_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_50/4 tmp_45/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_256_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_256/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="k_buf_0_val_3_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="1"/>
<pin id="287" dir="0" index="4" bw="10" slack="0"/>
<pin id="288" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="8" slack="0"/>
<pin id="290" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_152/4 StgValue_159/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_buf_0_val_4_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="1"/>
<pin id="282" dir="0" index="4" bw="10" slack="0"/>
<pin id="283" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
<pin id="285" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_150/4 StgValue_157/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="k_buf_0_val_5_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="1"/>
<pin id="277" dir="0" index="4" bw="10" slack="0"/>
<pin id="278" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
<pin id="280" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_148/4 StgValue_156/4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="t_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="1"/>
<pin id="296" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="t_V_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="9" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="t_V_4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="t_V_4_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="t_V_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="exitcond461_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="i_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_220_0_not_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_220_0_not/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="9" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="5" slack="0"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_264_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_264_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_30_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30_cast/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_12_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="rev_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_cond_i496_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_assign_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_p2_i497_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_14_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_assign_8_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_assign_6_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="9" slack="0"/>
<pin id="461" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_15_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_16_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_17_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_assign_6_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_19_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_21_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_27_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_p2_i497_i_p_assign_8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="0" index="2" bw="2" slack="0"/>
<pin id="514" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_p_assign_8/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="y_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="0"/>
<pin id="522" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="row_assign_8_0_t_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="2" slack="0"/>
<pin id="529" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8_0_t/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_32_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_36_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_11_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="0" index="2" bw="2" slack="0"/>
<pin id="552" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_18_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="2" slack="0"/>
<pin id="560" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="row_assign_8_1_t_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8_1_t/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_28_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_38_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_39_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_29_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_31_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="2" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="row_assign_8_2_t_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8_2_t/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="t_V_4_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_4_cast/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond460_i_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="0" index="1" bw="10" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="j_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_40_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="5" slack="0"/>
<pin id="629" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ImagLoc_x_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="ImagLoc_x_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_41_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="11" slack="0"/>
<pin id="653" dir="0" index="2" bw="5" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="rev1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_8_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_cond_i_i_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_42_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_assign_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_p2_i_i_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="0" index="2" bw="11" slack="0"/>
<pin id="694" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_p2_i_i_cast6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast6/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_p2_i_i_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_10_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="0"/>
<pin id="708" dir="0" index="1" bw="11" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_assign_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="11" slack="0"/>
<pin id="715" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_assign_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="0" index="2" bw="12" slack="0"/>
<pin id="722" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sel_tmp_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_8_not_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8_not/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sel_tmp7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sel_tmp8_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="x_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="13" slack="0"/>
<pin id="751" dir="0" index="2" bw="13" slack="0"/>
<pin id="752" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="col_assign_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="13" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_43_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="13" slack="0"/>
<pin id="762" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="brmerge_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="1"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_22_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_cond_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="right_border_buf_0_6_load_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="3"/>
<pin id="783" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="right_border_buf_0_7_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="3"/>
<pin id="786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="right_border_buf_0_8_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="3"/>
<pin id="789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="right_border_buf_0_9_load_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="3"/>
<pin id="792" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="right_border_buf_0_10_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="3"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="right_border_buf_0_11_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="3"/>
<pin id="798" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="col_assign_1_t_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="1"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_1_t/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_23_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="0" index="2" bw="8" slack="0"/>
<pin id="808" dir="0" index="3" bw="1" slack="0"/>
<pin id="809" dir="0" index="4" bw="2" slack="0"/>
<pin id="810" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="col_buf_0_val_0_0_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="0" index="2" bw="8" slack="0"/>
<pin id="820" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_24_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="0"/>
<pin id="825" dir="0" index="1" bw="8" slack="0"/>
<pin id="826" dir="0" index="2" bw="8" slack="0"/>
<pin id="827" dir="0" index="3" bw="1" slack="0"/>
<pin id="828" dir="0" index="4" bw="2" slack="0"/>
<pin id="829" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="col_buf_0_val_1_0_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="0" index="2" bw="8" slack="0"/>
<pin id="839" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_25_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="0" index="2" bw="8" slack="0"/>
<pin id="846" dir="0" index="3" bw="1" slack="0"/>
<pin id="847" dir="0" index="4" bw="2" slack="0"/>
<pin id="848" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="col_buf_0_val_2_0_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="right_border_buf_0_12_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="3"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="right_border_buf_0_13_load_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="3"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="StgValue_160_store_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="3"/>
<pin id="870" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="StgValue_161_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="3"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="StgValue_162_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="3"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="StgValue_163_store_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="3"/>
<pin id="885" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="StgValue_164_store_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="3"/>
<pin id="890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="StgValue_165_store_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="3"/>
<pin id="895" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_26_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="8" slack="0"/>
<pin id="901" dir="0" index="3" bw="8" slack="0"/>
<pin id="902" dir="0" index="4" bw="2" slack="2"/>
<pin id="903" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="src_kernel_win_0_va_6_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="2"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="0" index="2" bw="8" slack="0"/>
<pin id="912" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_30_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="8" slack="0"/>
<pin id="919" dir="0" index="3" bw="8" slack="0"/>
<pin id="920" dir="0" index="4" bw="2" slack="2"/>
<pin id="921" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="src_kernel_win_0_va_7_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="2"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="0" index="2" bw="8" slack="0"/>
<pin id="930" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_33_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="0" index="2" bw="8" slack="0"/>
<pin id="937" dir="0" index="3" bw="8" slack="0"/>
<pin id="938" dir="0" index="4" bw="2" slack="2"/>
<pin id="939" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="src_kernel_win_0_va_8_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="2"/>
<pin id="946" dir="0" index="1" bw="8" slack="0"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="src_kernel_win_0_va_11_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="3"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="r_V_1_1_cast_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="0"/>
<pin id="956" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_1_cast/4 "/>
</bind>
</comp>

<comp id="958" class="1004" name="src_kernel_win_0_va_16_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="3"/>
<pin id="960" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="StgValue_177_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="3"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="src_kernel_win_0_va_9_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="4"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="src_kernel_win_0_va_10_load_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="4"/>
<pin id="971" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="src_kernel_win_0_va_12_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="4"/>
<pin id="974" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="src_kernel_win_0_va_13_load_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="4"/>
<pin id="977" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="src_kernel_win_0_va_14_load_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="4"/>
<pin id="980" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="r_V_0_cast_cast_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast_cast/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="p_shl1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="19" slack="0"/>
<pin id="987" dir="0" index="1" bw="8" slack="0"/>
<pin id="988" dir="0" index="2" bw="1" slack="0"/>
<pin id="989" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="p_shl1_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="19" slack="0"/>
<pin id="995" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="p_shl2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="0"/>
<pin id="999" dir="0" index="1" bw="8" slack="0"/>
<pin id="1000" dir="0" index="2" bw="1" slack="0"/>
<pin id="1001" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="p_shl2_cast_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="0"/>
<pin id="1007" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="r_V_41_0_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="19" slack="0"/>
<pin id="1011" dir="0" index="1" bw="10" slack="0"/>
<pin id="1012" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_41_0_1/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="r_V_41_0_1_cast_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="20" slack="0"/>
<pin id="1017" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_306_0_1_cast_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="20" slack="0"/>
<pin id="1021" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_306_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="r_V_0_2_cast_cast_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="1"/>
<pin id="1025" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sum_V_0_2_cast_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="25" slack="0"/>
<pin id="1028" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_0_2_cast/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_shl3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="19" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="p_shl3_cast_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="19" slack="0"/>
<pin id="1039" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_shl4_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="p_shl4_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="10" slack="0"/>
<pin id="1051" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="r_V_41_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="19" slack="0"/>
<pin id="1055" dir="0" index="1" bw="10" slack="0"/>
<pin id="1056" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_41_1/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="r_V_41_1_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="20" slack="0"/>
<pin id="1061" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41_1_cast/5 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_306_1_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="20" slack="0"/>
<pin id="1065" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_306_1_cast/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="p_shl5_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="19" slack="0"/>
<pin id="1069" dir="0" index="1" bw="8" slack="1"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="p_shl5_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="19" slack="0"/>
<pin id="1076" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="p_shl6_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="0"/>
<pin id="1080" dir="0" index="1" bw="8" slack="1"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="p_shl6_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="r_V_41_1_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="19" slack="0"/>
<pin id="1091" dir="0" index="1" bw="10" slack="0"/>
<pin id="1092" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_41_1_2/5 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="r_V_41_1_2_cast_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="20" slack="0"/>
<pin id="1097" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41_1_2_cast/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_306_1_2_cast_cas_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="20" slack="0"/>
<pin id="1101" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_306_1_2_cast_cas/5 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="r_V_2_cast_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="24" slack="0"/>
<pin id="1109" dir="0" index="1" bw="25" slack="0"/>
<pin id="1110" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp4_cast_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="21" slack="0"/>
<pin id="1115" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp3_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="24" slack="0"/>
<pin id="1118" dir="0" index="1" bw="21" slack="0"/>
<pin id="1119" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp3_cast_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="25" slack="0"/>
<pin id="1124" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sum_V_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="26" slack="0"/>
<pin id="1128" dir="0" index="1" bw="25" slack="0"/>
<pin id="1129" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_2/5 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="p_shl_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="19" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="p_shl_cast_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="19" slack="0"/>
<pin id="1142" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="p_shl7_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="10" slack="0"/>
<pin id="1146" dir="0" index="1" bw="8" slack="0"/>
<pin id="1147" dir="0" index="2" bw="1" slack="0"/>
<pin id="1148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="p_shl7_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="0"/>
<pin id="1154" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="r_V_41_2_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="19" slack="0"/>
<pin id="1158" dir="0" index="1" bw="10" slack="0"/>
<pin id="1159" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_41_2_1/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="r_V_41_2_1_cast_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="20" slack="0"/>
<pin id="1164" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41_2_1_cast/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="tmp_306_2_1_cast_cas_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="20" slack="0"/>
<pin id="1168" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_306_2_1_cast_cas/5 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="r_V_2_2_cast_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="1"/>
<pin id="1172" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_2_cast/5 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="src_kernel_win_0_va_15_load_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="4"/>
<pin id="1175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/5 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="src_kernel_win_0_va_17_load_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="4"/>
<pin id="1178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/5 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="StgValue_235_store_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="0"/>
<pin id="1181" dir="0" index="1" bw="8" slack="4"/>
<pin id="1182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/5 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="StgValue_236_store_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="1"/>
<pin id="1186" dir="0" index="1" bw="8" slack="4"/>
<pin id="1187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/5 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="StgValue_237_store_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="1"/>
<pin id="1190" dir="0" index="1" bw="8" slack="4"/>
<pin id="1191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_237/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="StgValue_238_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="0"/>
<pin id="1194" dir="0" index="1" bw="8" slack="4"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/5 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="StgValue_239_store_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="1"/>
<pin id="1199" dir="0" index="1" bw="8" slack="4"/>
<pin id="1200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_239/5 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sum_V_2_cast_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="26" slack="1"/>
<pin id="1203" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp5_cast_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="25" slack="1"/>
<pin id="1206" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="p_Val2_s_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="26" slack="0"/>
<pin id="1209" dir="0" index="1" bw="25" slack="0"/>
<pin id="1210" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="p_Val2_1_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="0"/>
<pin id="1215" dir="0" index="1" bw="27" slack="0"/>
<pin id="1216" dir="0" index="2" bw="5" slack="0"/>
<pin id="1217" dir="0" index="3" bw="6" slack="0"/>
<pin id="1218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_46_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="27" slack="0"/>
<pin id="1226" dir="0" index="2" bw="5" slack="0"/>
<pin id="1227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_2_i_i_cast_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i_cast/6 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="p_Val2_2_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="8" slack="0"/>
<pin id="1238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_34_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="5" slack="0"/>
<pin id="1243" dir="0" index="1" bw="27" slack="0"/>
<pin id="1244" dir="0" index="2" bw="6" slack="0"/>
<pin id="1245" dir="0" index="3" bw="6" slack="0"/>
<pin id="1246" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="Range1_all_zeros_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="5" slack="0"/>
<pin id="1253" dir="0" index="1" bw="5" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/6 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_47_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="27" slack="0"/>
<pin id="1260" dir="0" index="2" bw="6" slack="0"/>
<pin id="1261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="rev2_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/6 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp_48_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="8" slack="0"/>
<pin id="1274" dir="0" index="2" bw="4" slack="0"/>
<pin id="1275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="not_carry_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry_1/6 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="deleted_zeros_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros/6 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="p_Val2_4_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="8" slack="0"/>
<pin id="1294" dir="0" index="2" bw="8" slack="0"/>
<pin id="1295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="1300" class="1007" name="r_V_41_1_1_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="21" slack="0"/>
<pin id="1302" dir="0" index="1" bw="8" slack="0"/>
<pin id="1303" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_41_1_1/4 "/>
</bind>
</comp>

<comp id="1306" class="1007" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="0"/>
<pin id="1308" dir="0" index="1" bw="8" slack="0"/>
<pin id="1309" dir="0" index="2" bw="19" slack="0"/>
<pin id="1310" dir="0" index="3" bw="24" slack="0"/>
<pin id="1311" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="r_V_s/5 r_V_cast/5 tmp1/5 tmp1_cast/5 sum_V_0_2/5 "/>
</bind>
</comp>

<comp id="1317" class="1007" name="grp_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="19" slack="0"/>
<pin id="1319" dir="0" index="1" bw="8" slack="0"/>
<pin id="1320" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1321" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_41_2/5 tmp_306_2_cast_cast/5 tmp4/5 "/>
</bind>
</comp>

<comp id="1325" class="1007" name="grp_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="19" slack="0"/>
<pin id="1327" dir="0" index="1" bw="8" slack="0"/>
<pin id="1328" dir="0" index="2" bw="24" slack="0"/>
<pin id="1329" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_41_2_2/5 tmp_306_2_2_cast_cas/5 tmp5/5 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="src_kernel_win_0_va_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="4"/>
<pin id="1335" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1340" class="1005" name="src_kernel_win_0_va_1_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="4"/>
<pin id="1342" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="src_kernel_win_0_va_2_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="3"/>
<pin id="1348" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="src_kernel_win_0_va_3_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="4"/>
<pin id="1355" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="src_kernel_win_0_va_4_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="4"/>
<pin id="1361" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="src_kernel_win_0_va_5_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="4"/>
<pin id="1368" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="right_border_buf_0_s_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="3"/>
<pin id="1374" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1379" class="1005" name="right_border_buf_0_1_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="3"/>
<pin id="1381" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="right_border_buf_0_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="8" slack="3"/>
<pin id="1387" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="right_border_buf_0_3_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="3"/>
<pin id="1393" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="right_border_buf_0_4_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="3"/>
<pin id="1400" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="right_border_buf_0_5_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="8" slack="3"/>
<pin id="1406" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="exitcond461_i_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="1414" class="1005" name="i_V_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="9" slack="0"/>
<pin id="1416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_5_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_220_0_not_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_220_0_not "/>
</bind>
</comp>

<comp id="1428" class="1005" name="icmp_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1433" class="1005" name="tmp_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_264_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_264_1 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="tmp_2_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="2"/>
<pin id="1443" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="row_assign_8_0_t_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="2" slack="2"/>
<pin id="1450" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_8_0_t "/>
</bind>
</comp>

<comp id="1453" class="1005" name="row_assign_8_1_t_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="2" slack="2"/>
<pin id="1455" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_8_1_t "/>
</bind>
</comp>

<comp id="1458" class="1005" name="row_assign_8_2_t_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="2" slack="2"/>
<pin id="1460" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_8_2_t "/>
</bind>
</comp>

<comp id="1463" class="1005" name="exitcond460_i_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="1"/>
<pin id="1465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1467" class="1005" name="j_V_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="10" slack="0"/>
<pin id="1469" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1472" class="1005" name="or_cond_i_i_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="1"/>
<pin id="1474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1476" class="1005" name="tmp_43_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="2" slack="1"/>
<pin id="1478" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="brmerge_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="1"/>
<pin id="1483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1488" class="1005" name="k_buf_0_val_3_addr_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="10" slack="1"/>
<pin id="1490" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1494" class="1005" name="k_buf_0_val_4_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="10" slack="1"/>
<pin id="1496" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1500" class="1005" name="k_buf_0_val_5_addr_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="10" slack="1"/>
<pin id="1502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1506" class="1005" name="or_cond_i_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="1"/>
<pin id="1508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1510" class="1005" name="src_kernel_win_0_va_6_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="8" slack="1"/>
<pin id="1512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="src_kernel_win_0_va_7_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="1"/>
<pin id="1518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="src_kernel_win_0_va_8_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="1"/>
<pin id="1524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="r_V_41_1_1_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="21" slack="1"/>
<pin id="1530" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_41_1_1 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="src_kernel_win_0_va_16_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="1"/>
<pin id="1535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="sum_V_2_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="26" slack="1"/>
<pin id="1540" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="tmp5_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="25" slack="1"/>
<pin id="1545" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="128" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="166" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="228" pin="2"/><net_sink comp="271" pin=4"/></net>

<net id="286"><net_src comp="228" pin="2"/><net_sink comp="259" pin=4"/></net>

<net id="291"><net_src comp="228" pin="2"/><net_sink comp="247" pin=4"/></net>

<net id="292"><net_src comp="259" pin="3"/><net_sink comp="271" pin=4"/></net>

<net id="293"><net_src comp="247" pin="3"/><net_sink comp="259" pin=4"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="94" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="298" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="298" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="298" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="298" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="298" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="4" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="298" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="298" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="298" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="298" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="74" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="316" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="378" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="78" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="382" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="82" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="78" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="382" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="84" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="316" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="420" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="382" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="434" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="442" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="316" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="458" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="298" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="90" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="316" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="298" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="446" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="442" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="452" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="414" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="388" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="510" pin="3"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="378" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="86" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="480" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="458" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="472" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="538" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="464" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="548" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="532" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="378" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="506" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="484" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="498" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="490" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="570" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="594" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="76" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="309" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="309" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="96" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="309" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="84" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="98" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="309" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="4" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="638"><net_src comp="624" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="48" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="100" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="608" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="102" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="640" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="104" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="66" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="640" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="106" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="658" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="102" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="640" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="104" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="108" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="608" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="676" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="640" pin="2"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="690" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="690" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="106" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="110" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="702" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="670" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="646" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="712" pin="2"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="664" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="66" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="650" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="706" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="698" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="726" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="748" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="748" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="664" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="756" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="780"><net_src comp="634" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="803"><net_src comp="76" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="124" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="784" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="787" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="814"><net_src comp="126" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="815"><net_src comp="799" pin="2"/><net_sink comp="804" pin=4"/></net>

<net id="821"><net_src comp="247" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="804" pin="5"/><net_sink comp="816" pin=2"/></net>

<net id="830"><net_src comp="124" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="793" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="796" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="833"><net_src comp="126" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="834"><net_src comp="799" pin="2"/><net_sink comp="823" pin=4"/></net>

<net id="840"><net_src comp="259" pin="3"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="823" pin="5"/><net_sink comp="835" pin=2"/></net>

<net id="849"><net_src comp="124" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="781" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="790" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="852"><net_src comp="126" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="853"><net_src comp="799" pin="2"/><net_sink comp="842" pin=4"/></net>

<net id="859"><net_src comp="271" pin="3"/><net_sink comp="854" pin=1"/></net>

<net id="860"><net_src comp="842" pin="5"/><net_sink comp="854" pin=2"/></net>

<net id="871"><net_src comp="854" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="864" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="835" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="781" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="891"><net_src comp="861" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="816" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="904"><net_src comp="124" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="816" pin="3"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="835" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="907"><net_src comp="854" pin="3"/><net_sink comp="897" pin=3"/></net>

<net id="913"><net_src comp="897" pin="5"/><net_sink comp="908" pin=1"/></net>

<net id="914"><net_src comp="816" pin="3"/><net_sink comp="908" pin=2"/></net>

<net id="922"><net_src comp="124" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="816" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="835" pin="3"/><net_sink comp="915" pin=2"/></net>

<net id="925"><net_src comp="854" pin="3"/><net_sink comp="915" pin=3"/></net>

<net id="931"><net_src comp="915" pin="5"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="835" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="940"><net_src comp="124" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="816" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="835" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="943"><net_src comp="854" pin="3"/><net_sink comp="933" pin=3"/></net>

<net id="949"><net_src comp="933" pin="5"/><net_sink comp="944" pin=1"/></net>

<net id="950"><net_src comp="854" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="965"><net_src comp="926" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="132" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="975" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="134" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="985" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="136" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="975" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="138" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1008"><net_src comp="997" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="993" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1034"><net_src comp="132" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="972" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="134" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="1029" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="136" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="972" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="138" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1037" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="132" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="134" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1077"><net_src comp="1067" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="136" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="138" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1088"><net_src comp="1078" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1074" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1085" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="969" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1063" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1026" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1120"><net_src comp="1099" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1113" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1107" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1122" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1137"><net_src comp="132" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="966" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="134" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="1132" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1149"><net_src comp="136" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="966" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1151"><net_src comp="138" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1155"><net_src comp="1144" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1140" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1165"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1162" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1183"><net_src comp="1176" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1196"><net_src comp="1173" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1211"><net_src comp="1201" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1204" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1219"><net_src comp="142" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="144" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1222"><net_src comp="146" pin="0"/><net_sink comp="1213" pin=3"/></net>

<net id="1228"><net_src comp="148" pin="0"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="1207" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="150" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1234"><net_src comp="1223" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1213" pin="4"/><net_sink comp="1235" pin=1"/></net>

<net id="1247"><net_src comp="152" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="1207" pin="2"/><net_sink comp="1241" pin=1"/></net>

<net id="1249"><net_src comp="154" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1250"><net_src comp="156" pin="0"/><net_sink comp="1241" pin=3"/></net>

<net id="1255"><net_src comp="1241" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="158" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1262"><net_src comp="148" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1263"><net_src comp="1207" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1264"><net_src comp="146" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1269"><net_src comp="1257" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="66" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="160" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1235" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="162" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="1271" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1265" pin="2"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1251" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1296"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1297"><net_src comp="1235" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1298"><net_src comp="164" pin="0"/><net_sink comp="1291" pin=2"/></net>

<net id="1299"><net_src comp="1291" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="1304"><net_src comp="130" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="954" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1312"><net_src comp="1023" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="981" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1314"><net_src comp="140" pin="0"/><net_sink comp="1306" pin=2"/></net>

<net id="1315"><net_src comp="1019" pin="1"/><net_sink comp="1306" pin=3"/></net>

<net id="1316"><net_src comp="1306" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1322"><net_src comp="140" pin="0"/><net_sink comp="1317" pin=0"/></net>

<net id="1323"><net_src comp="1103" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1324"><net_src comp="1317" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1330"><net_src comp="140" pin="0"/><net_sink comp="1325" pin=0"/></net>

<net id="1331"><net_src comp="1170" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1332"><net_src comp="1166" pin="1"/><net_sink comp="1325" pin=2"/></net>

<net id="1336"><net_src comp="168" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1343"><net_src comp="172" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1349"><net_src comp="176" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1356"><net_src comp="180" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1362"><net_src comp="184" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1365"><net_src comp="1359" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1369"><net_src comp="188" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1375"><net_src comp="192" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1382"><net_src comp="196" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1388"><net_src comp="200" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1394"><net_src comp="204" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1397"><net_src comp="1391" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1401"><net_src comp="208" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1407"><net_src comp="212" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1413"><net_src comp="320" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="326" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1422"><net_src comp="332" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="338" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1431"><net_src comp="354" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1436"><net_src comp="360" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="366" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="372" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1451"><net_src comp="526" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="897" pin=4"/></net>

<net id="1456"><net_src comp="564" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="915" pin=4"/></net>

<net id="1461"><net_src comp="602" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="933" pin=4"/></net>

<net id="1466"><net_src comp="612" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1470"><net_src comp="618" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1475"><net_src comp="670" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="760" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1484"><net_src comp="764" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1487"><net_src comp="1481" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1491"><net_src comp="241" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1497"><net_src comp="253" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1499"><net_src comp="1494" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1503"><net_src comp="265" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1509"><net_src comp="776" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1513"><net_src comp="908" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1519"><net_src comp="926" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1525"><net_src comp="944" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1531"><net_src comp="1300" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1536"><net_src comp="958" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1541"><net_src comp="1126" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1546"><net_src comp="1325" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="1204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {6 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_dst_data_stream_V | {}
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond461_i : 1
		i_V : 1
		StgValue_33 : 2
		tmp_5 : 1
		tmp_220_0_not : 2
		tmp_7 : 1
		icmp : 2
		tmp_1 : 1
		tmp_264_1 : 1
		tmp_2 : 1
		tmp_9 : 1
		tmp_3 : 2
		tmp_30_cast : 2
		tmp_12 : 3
		rev : 4
		tmp_s : 3
		or_cond_i496_i : 4
		tmp_13 : 3
		p_assign_7 : 2
		p_p2_i497_i : 4
		tmp_14 : 5
		tmp_4 : 5
		p_assign_8 : 6
		p_assign_6_1 : 2
		tmp_15 : 3
		tmp_16 : 3
		tmp_17 : 1
		p_assign_6_2 : 2
		tmp_19 : 3
		tmp_21 : 3
		tmp_27 : 1
		p_p2_i497_i_p_assign_8 : 7
		y : 8
		row_assign_8_0_t : 9
		tmp_6 : 2
		tmp_32 : 2
		tmp_36 : 3
		tmp_11 : 4
		tmp_18 : 5
		row_assign_8_1_t : 6
		tmp_28 : 2
		tmp_38 : 2
		tmp_39 : 3
		tmp_29 : 4
		tmp_31 : 5
		row_assign_8_2_t : 6
	State 3
		t_V_4_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_40 : 1
		icmp1 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast : 3
		tmp_41 : 3
		rev1 : 4
		tmp_8 : 3
		or_cond_i_i : 4
		tmp_42 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast6 : 5
		p_p2_i_i_cast : 5
		tmp_10 : 5
		p_assign_2 : 6
		p_assign_3 : 7
		sel_tmp_cast : 8
		tmp_8_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 9
		col_assign_cast : 10
		tmp_43 : 10
		brmerge : 4
		tmp_22 : 11
		k_buf_0_val_3_addr : 12
		k_buf_0_val_3_load : 13
		k_buf_0_val_4_addr : 12
		k_buf_0_val_4_load : 13
		k_buf_0_val_5_addr : 12
		k_buf_0_val_5_load : 13
		StgValue_116 : 4
		or_cond_i : 3
		StgValue_124 : 3
	State 4
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_156 : 1
		StgValue_157 : 1
		StgValue_160 : 2
		StgValue_161 : 1
		StgValue_162 : 2
		StgValue_163 : 1
		StgValue_164 : 1
		StgValue_165 : 2
		tmp_26 : 2
		src_kernel_win_0_va_6 : 3
		tmp_30 : 2
		src_kernel_win_0_va_7 : 3
		tmp_33 : 2
		src_kernel_win_0_va_8 : 3
		r_V_1_1_cast : 1
		r_V_41_1_1 : 2
		StgValue_177 : 4
	State 5
		r_V_0_cast_cast : 1
		p_shl1 : 1
		p_shl1_cast : 2
		p_shl2 : 1
		p_shl2_cast : 2
		r_V_41_0_1 : 3
		r_V_41_0_1_cast : 4
		tmp_306_0_1_cast : 5
		r_V_s : 2
		r_V_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		sum_V_0_2 : 6
		sum_V_0_2_cast : 7
		p_shl3 : 1
		p_shl3_cast : 2
		p_shl4 : 1
		p_shl4_cast : 2
		r_V_41_1 : 3
		r_V_41_1_cast : 4
		tmp_306_1_cast : 5
		p_shl5_cast : 1
		p_shl6_cast : 1
		r_V_41_1_2 : 2
		r_V_41_1_2_cast : 3
		tmp_306_1_2_cast_cas : 4
		r_V_2_cast : 1
		r_V_41_2 : 2
		tmp_306_2_cast_cast : 3
		tmp2 : 8
		tmp4 : 4
		tmp4_cast : 5
		tmp3 : 6
		tmp3_cast : 7
		sum_V_2 : 9
		p_shl : 1
		p_shl_cast : 2
		p_shl7 : 1
		p_shl7_cast : 2
		r_V_41_2_1 : 3
		r_V_41_2_1_cast : 4
		tmp_306_2_1_cast_cas : 5
		r_V_41_2_2 : 1
		tmp_306_2_2_cast_cas : 2
		tmp5 : 6
		StgValue_235 : 1
		StgValue_238 : 1
	State 6
		p_Val2_s : 1
		p_Val2_1 : 2
		tmp_46 : 2
		tmp_2_i_i_cast : 3
		p_Val2_2 : 4
		tmp_34 : 2
		Range1_all_zeros : 3
		tmp_47 : 2
		rev2 : 3
		tmp_48 : 5
		not_carry_1 : 6
		deleted_zeros : 6
		p_Val2_4 : 6
		StgValue_256 : 7
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           i_V_fu_326          |    0    |    0    |    9    |
|          |          tmp_3_fu_382         |    0    |    0    |    9    |
|          |       tmp_30_cast_fu_388      |    0    |    0    |    3    |
|          |      p_assign_6_1_fu_458      |    0    |    0    |    9    |
|          |      p_assign_6_2_fu_484      |    0    |    0    |    9    |
|          |         tmp_28_fu_570         |    0    |    0    |    3    |
|    add   |           j_V_fu_618          |    0    |    0    |    10   |
|          |        ImagLoc_x_fu_640       |    0    |    0    |    10   |
|          |          tmp2_fu_1107         |    0    |    0    |    26   |
|          |          tmp3_fu_1116         |    0    |    0    |    24   |
|          |        sum_V_2_fu_1126        |    0    |    0    |    26   |
|          |        p_Val2_s_fu_1207       |    0    |    0    |    26   |
|          |        p_Val2_2_fu_1235       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_p2_i497_i_fu_434      |    0    |    0    |    10   |
|          | p_p2_i497_i_p_assign_8_fu_510 |    0    |    0    |    2    |
|          |            y_fu_518           |    0    |    0    |    2    |
|          |         tmp_11_fu_548         |    0    |    0    |    2    |
|          |         tmp_18_fu_556         |    0    |    0    |    2    |
|          |         tmp_29_fu_586         |    0    |    0    |    2    |
|          |         tmp_31_fu_594         |    0    |    0    |    2    |
|          |        p_p2_i_i_fu_690        |    0    |    0    |    11   |
|  select  |       p_assign_3_fu_718       |    0    |    0    |    12   |
|          |            x_fu_748           |    0    |    0    |    13   |
|          |    col_buf_0_val_0_0_fu_816   |    0    |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_835   |    0    |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_854   |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_6_fu_908 |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_7_fu_926 |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_8_fu_944 |    0    |    0    |    8    |
|          |        p_Val2_4_fu_1291       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_assign_7_fu_428       |    0    |    0    |    9    |
|          |       p_assign_8_fu_452       |    0    |    0    |    3    |
|          |         tmp_32_fu_538         |    0    |    0    |    3    |
|          |       p_assign_1_fu_684       |    0    |    0    |    10   |
|    sub   |       p_assign_2_fu_712       |    0    |    0    |    12   |
|          |       r_V_41_0_1_fu_1009      |    0    |    0    |    19   |
|          |        r_V_41_1_fu_1053       |    0    |    0    |    19   |
|          |       r_V_41_1_2_fu_1089      |    0    |    0    |    19   |
|          |       r_V_41_2_1_fu_1156      |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_23_fu_804         |    0    |    0    |    13   |
|          |         tmp_24_fu_823         |    0    |    0    |    13   |
|    mux   |         tmp_25_fu_842         |    0    |    0    |    13   |
|          |         tmp_26_fu_897         |    0    |    0    |    13   |
|          |         tmp_30_fu_915         |    0    |    0    |    13   |
|          |         tmp_33_fu_933         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |      exitcond461_i_fu_320     |    0    |    0    |    5    |
|          |          tmp_5_fu_332         |    0    |    0    |    5    |
|          |          icmp_fu_354          |    0    |    0    |    4    |
|          |          tmp_1_fu_360         |    0    |    0    |    5    |
|          |        tmp_264_1_fu_366       |    0    |    0    |    5    |
|          |          tmp_2_fu_372         |    0    |    0    |    5    |
|   icmp   |          tmp_s_fu_408         |    0    |    0    |    5    |
|          |          tmp_4_fu_446         |    0    |    0    |    5    |
|          |      exitcond460_i_fu_612     |    0    |    0    |    5    |
|          |          icmp1_fu_634         |    0    |    0    |    5    |
|          |          tmp_8_fu_664         |    0    |    0    |    5    |
|          |         tmp_10_fu_706         |    0    |    0    |    5    |
|          |    Range1_all_zeros_fu_1251   |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |      tmp_220_0_not_fu_338     |    0    |    0    |    1    |
|          |           rev_fu_402          |    0    |    0    |    1    |
|          |    row_assign_8_0_t_fu_526    |    0    |    0    |    2    |
|          |          tmp_6_fu_532         |    0    |    0    |    2    |
|          |    row_assign_8_1_t_fu_564    |    0    |    0    |    2    |
|    xor   |         tmp_38_fu_576         |    0    |    0    |    2    |
|          |    row_assign_8_2_t_fu_602    |    0    |    0    |    2    |
|          |          rev1_fu_658          |    0    |    0    |    1    |
|          |        tmp_8_not_fu_730       |    0    |    0    |    1    |
|          |     col_assign_1_t_fu_799     |    0    |    0    |    2    |
|          |          rev2_fu_1265         |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |     or_cond_i496_i_fu_414     |    0    |    0    |    1    |
|          |       or_cond_i_i_fu_670      |    0    |    0    |    1    |
|    and   |        sel_tmp8_fu_742        |    0    |    0    |    1    |
|          |        or_cond_i_fu_776       |    0    |    0    |    1    |
|          |     deleted_zeros_fu_1285     |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |        sel_tmp7_fu_736        |    0    |    0    |    1    |
|    or    |         brmerge_fu_764        |    0    |    0    |    1    |
|          |      not_carry_1_fu_1279      |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1317          |    1    |    0    |    0    |
|          |          grp_fu_1325          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |       r_V_41_1_1_fu_1300      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1306          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_228        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_256_write_fu_234   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        t_V_cast_fu_316        |    0    |    0    |    0    |
|          |       t_V_4_cast_fu_608       |    0    |    0    |    0    |
|          |      sel_tmp_cast_fu_726      |    0    |    0    |    0    |
|          |         tmp_22_fu_769         |    0    |    0    |    0    |
|          |      r_V_1_1_cast_fu_954      |    0    |    0    |    0    |
|          |     r_V_0_cast_cast_fu_981    |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_993      |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_1005      |    0    |    0    |    0    |
|          |    tmp_306_0_1_cast_fu_1019   |    0    |    0    |    0    |
|          |   r_V_0_2_cast_cast_fu_1023   |    0    |    0    |    0    |
|          |     sum_V_0_2_cast_fu_1026    |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_1037      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_1049      |    0    |    0    |    0    |
|   zext   |     tmp_306_1_cast_fu_1063    |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_1074      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_1085      |    0    |    0    |    0    |
|          |  tmp_306_1_2_cast_cas_fu_1099 |    0    |    0    |    0    |
|          |       r_V_2_cast_fu_1103      |    0    |    0    |    0    |
|          |       tmp4_cast_fu_1113       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_1122       |    0    |    0    |    0    |
|          |       p_shl_cast_fu_1140      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_1152      |    0    |    0    |    0    |
|          |  tmp_306_2_1_cast_cas_fu_1166 |    0    |    0    |    0    |
|          |      r_V_2_2_cast_fu_1170     |    0    |    0    |    0    |
|          |      sum_V_2_cast_fu_1201     |    0    |    0    |    0    |
|          |       tmp5_cast_fu_1204       |    0    |    0    |    0    |
|          |     tmp_2_i_i_cast_fu_1231    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_7_fu_344         |    0    |    0    |    0    |
|partselect|         tmp_40_fu_624         |    0    |    0    |    0    |
|          |        p_Val2_1_fu_1213       |    0    |    0    |    0    |
|          |         tmp_34_fu_1241        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_9_fu_378         |    0    |    0    |    0    |
|          |         tmp_14_fu_442         |    0    |    0    |    0    |
|          |         tmp_17_fu_480         |    0    |    0    |    0    |
|   trunc  |         tmp_27_fu_506         |    0    |    0    |    0    |
|          |         tmp_36_fu_544         |    0    |    0    |    0    |
|          |         tmp_39_fu_582         |    0    |    0    |    0    |
|          |         tmp_43_fu_760         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_12_fu_394         |    0    |    0    |    0    |
|          |         tmp_13_fu_420         |    0    |    0    |    0    |
|          |         tmp_15_fu_464         |    0    |    0    |    0    |
|          |         tmp_16_fu_472         |    0    |    0    |    0    |
|          |         tmp_19_fu_490         |    0    |    0    |    0    |
| bitselect|         tmp_21_fu_498         |    0    |    0    |    0    |
|          |         tmp_41_fu_650         |    0    |    0    |    0    |
|          |         tmp_42_fu_676         |    0    |    0    |    0    |
|          |         tmp_46_fu_1223        |    0    |    0    |    0    |
|          |         tmp_47_fu_1257        |    0    |    0    |    0    |
|          |         tmp_48_fu_1271        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     ImagLoc_x_cast_fu_646     |    0    |    0    |    0    |
|          |     p_p2_i_i_cast6_fu_698     |    0    |    0    |    0    |
|          |      p_p2_i_i_cast_fu_702     |    0    |    0    |    0    |
|   sext   |     col_assign_cast_fu_756    |    0    |    0    |    0    |
|          |    r_V_41_0_1_cast_fu_1015    |    0    |    0    |    0    |
|          |     r_V_41_1_cast_fu_1059     |    0    |    0    |    0    |
|          |    r_V_41_1_2_cast_fu_1095    |    0    |    0    |    0    |
|          |    r_V_41_2_1_cast_fu_1162    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_shl1_fu_985         |    0    |    0    |    0    |
|          |         p_shl2_fu_997         |    0    |    0    |    0    |
|          |         p_shl3_fu_1029        |    0    |    0    |    0    |
|bitconcatenate|         p_shl4_fu_1041        |    0    |    0    |    0    |
|          |         p_shl5_fu_1067        |    0    |    0    |    0    |
|          |         p_shl6_fu_1078        |    0    |    0    |    0    |
|          |         p_shl_fu_1132         |    0    |    0    |    0    |
|          |         p_shl7_fu_1144        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   563   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1481       |    1   |
|     exitcond460_i_reg_1463    |    1   |
|     exitcond461_i_reg_1410    |    1   |
|          i_V_reg_1414         |    9   |
|         icmp_reg_1428         |    1   |
|          j_V_reg_1467         |   10   |
|  k_buf_0_val_3_addr_reg_1488  |   10   |
|  k_buf_0_val_4_addr_reg_1494  |   10   |
|  k_buf_0_val_5_addr_reg_1500  |   10   |
|      or_cond_i_i_reg_1472     |    1   |
|       or_cond_i_reg_1506      |    1   |
|      r_V_41_1_1_reg_1528      |   21   |
| right_border_buf_0_1_reg_1379 |    8   |
| right_border_buf_0_2_reg_1385 |    8   |
| right_border_buf_0_3_reg_1391 |    8   |
| right_border_buf_0_4_reg_1398 |    8   |
| right_border_buf_0_5_reg_1404 |    8   |
| right_border_buf_0_s_reg_1372 |    8   |
|   row_assign_8_0_t_reg_1448   |    2   |
|   row_assign_8_1_t_reg_1453   |    2   |
|   row_assign_8_2_t_reg_1458   |    2   |
|src_kernel_win_0_va_16_reg_1533|    8   |
| src_kernel_win_0_va_1_reg_1340|    8   |
| src_kernel_win_0_va_2_reg_1346|    8   |
| src_kernel_win_0_va_3_reg_1353|    8   |
| src_kernel_win_0_va_4_reg_1359|    8   |
| src_kernel_win_0_va_5_reg_1366|    8   |
| src_kernel_win_0_va_6_reg_1510|    8   |
| src_kernel_win_0_va_7_reg_1516|    8   |
| src_kernel_win_0_va_8_reg_1522|    8   |
|  src_kernel_win_0_va_reg_1333 |    8   |
|        sum_V_2_reg_1538       |   26   |
|         t_V_4_reg_305         |   10   |
|          t_V_reg_294          |    9   |
|         tmp5_reg_1543         |   25   |
|         tmp_1_reg_1433        |    1   |
|     tmp_220_0_not_reg_1423    |    1   |
|       tmp_264_1_reg_1437      |    1   |
|         tmp_2_reg_1441        |    1   |
|        tmp_43_reg_1476        |    2   |
|         tmp_5_reg_1419        |    1   |
+-------------------------------+--------+
|             Total             |   287  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_247 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_259 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_259 |  p4  |   2  |  10  |   20   ||    3    |
| grp_access_fu_271 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_271 |  p4  |   2  |  10  |   20   ||    3    |
|    grp_fu_1317    |  p1  |   2  |   8  |   16   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  2.796  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   563  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |    -   |   287  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    2   |   287  |   581  |
+-----------+--------+--------+--------+--------+--------+
