/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_i.i 1.28.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_i.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8011d,
	SOC_REG_FLAG_64_BITS,
	30,
	soc_IARB_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80720,
	SOC_REG_FLAG_RO,
	1,
	soc_IARB_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_DEBUG_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011e00,
	SOC_REG_FLAG_RO,
	1,
	soc_IARB_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_ECC_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8011b,
	0,
	24,
	soc_IARB_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_ECC_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8011c,
	0,
	24,
	soc_IARB_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IARB_EN_COR_ERR_RPTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77110000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IARB_EN_COR_ERR_RPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IARB_EN_COR_ERR_RPT_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011300,
	0,
	2,
	soc_IARB_EN_COR_ERR_RPT_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80141,
	0,
	3,
	soc_IARB_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80142,
	0,
	3,
	soc_IARB_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80106,
	0,
	1,
	soc_EGR_INITBUF_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80105,
	0,
	1,
	soc_EGR_INITBUF_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031b,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011900,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80318,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80107,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_STATUS_INTR_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80106,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_HDR_ECC_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011a00,
	0,
	4,
	soc_PORT_TABLE_ECC_STATUS_NACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80319,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_HW_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80100,
	0,
	1,
	soc_IARB_HW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_IL_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80119,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_IARB_IL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_LEARN_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8000c,
	0,
	2,
	soc_IARB_LEARN_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IARB_LEARN_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000a00,
	0,
	2,
	soc_IARB_LEARN_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_LEARN_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010a00,
	0,
	2,
	soc_IARB_LEARN_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IARB_LEARN_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8020c,
	0,
	2,
	soc_IARB_LEARN_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_LEARN_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8030a,
	0,
	2,
	soc_IARB_LEARN_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IARB_LEARN_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x770a0000,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IARB_LEARN_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_LEARN_FIFO_ECC_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031b,
	0,
	3,
	soc_IARB_LEARN_FIFO_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_LEARN_FIFO_ECC_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031e,
	0,
	3,
	soc_IARB_LEARN_FIFO_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_LEARN_FIFO_ECC_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011c00,
	0,
	3,
	soc_LEARN_FIFO_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IARB_OAM_REFRESH_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010600,
	0,
	3,
	soc_IARB_OAM_REFRESH_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_OLP_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001700,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_IARB_OLP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_OLP_CONFIG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001800,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IARB_OLP_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_PDU_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8011a,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_IARB_PDU_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031c,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031f,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011d00,
	0,
	4,
	soc_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031d,
	0,
	4,
	soc_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80104,
	0,
	1,
	soc_EGR_INITBUF_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010300,
	0,
	1,
	soc_EGR_INITBUF_ECC_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80103,
	0,
	1,
	soc_EGR_INITBUF_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80319,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011700,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80316,
	0,
	1,
	soc_IARB_HDR_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80105,
	0,
	4,
	soc_EGR_FRAGMENT_ID_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010400,
	0,
	4,
	soc_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80104,
	0,
	4,
	soc_EGR_FRAGMENT_ID_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8031a,
	0,
	4,
	soc_IARB_PKT_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011800,
	0,
	4,
	soc_IARB_PKT_ECC_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80317,
	0,
	4,
	soc_IARB_PKT_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IARB_REGS_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80107,
	0,
	1,
	soc_IARB_REGS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_SBUS_TIMERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80108,
	0,
	2,
	soc_IARB_SBUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010500,
	0,
	2,
	soc_IARB_SBUS_TIMER_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80107,
	0,
	2,
	soc_IARB_SBUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8071d,
	0,
	2,
	soc_IARB_SBUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2011b00,
	0,
	2,
	soc_IARB_SBUS_TIMER_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010d00,
	0,
	2,
	soc_IARB_SBUS_TIMER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001fe, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8071a,
	0,
	2,
	soc_IARB_SBUS_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IARB_SBUS_TIMER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77140000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IARB_SBUS_TIMER_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000007e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IARB_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010c00,
	0,
	5,
	soc_IARB_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IARB_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77130000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_IARB_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IARB_TDM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8000b,
	0,
	4,
	soc_IARB_TDM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8000b,
	0,
	3,
	soc_IARB_TDM_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000097, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000900,
	0,
	3,
	soc_IARB_TDM_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000097, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8000b,
	0,
	3,
	soc_IARB_TDM_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000a7, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80709,
	0,
	3,
	soc_IARB_TDM_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010900,
	0,
	5,
	soc_IARB_TDM_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0003fdff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007fdff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8000b,
	0,
	2,
	soc_IARB_TDM_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010400,
	0,
	7,
	soc_IARB_TDM_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x006063ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80709,
	0,
	2,
	soc_IARB_TDM_CONTROL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IARB_TDM_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77090000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	7,
	soc_IARB_TDM_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00a0a3ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IARB_TDM_MAPr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8000a,
	0,
	8,
	soc_IARB_TDM_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00d10f59, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IBCASTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e5,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBCAST_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004d00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IBCAST_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000013,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IBCAST_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000013,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IBCAST_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	54,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IBCAST_BCM56450_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c001300,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IBCAST_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	75,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IBCAST_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000013,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IBCAST_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000013,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBCAST_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003300,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	51,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_IBCAST_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000013,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IBCAST_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000013,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IBCAST_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001300,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASKr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000102,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000052,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_BCAST_BLOCK_MASK_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000072,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000500,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000052,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000052,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000104,
	0,
	1,
	soc_IBCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000104,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000104,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000052,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000052,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000069,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_HIr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000105,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_HI_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000105,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBCAST_BLOCK_MASK_HI_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000105,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_BOD_FIFO_CONTROLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000000,
	0,
	3,
	soc_IBOD_BOD_FIFO_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000c00,
	0,
	3,
	soc_IBOD_CL0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000e00,
	0,
	3,
	soc_IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000f00,
	0,
	3,
	soc_IBOD_CL0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CL0_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001700,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_CL0_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL0_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001800,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_CL0_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000d00,
	0,
	3,
	soc_IBOD_CL1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000f00,
	0,
	3,
	soc_IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLD_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001000,
	0,
	3,
	soc_IBOD_CL1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CL1_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001800,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_CL1_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL1_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001900,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_CL1_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000e00,
	0,
	3,
	soc_IBOD_CL2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001100,
	0,
	3,
	soc_IBOD_CL2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CL2_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001a00,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_CL2_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_CLK_SHUTDOWNr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001b00,
	0,
	8,
	soc_IBOD_CLK_SHUTDOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_CLK_SHUTDOWN_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001d00,
	0,
	8,
	soc_IBOD_CLK_SHUTDOWN_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_FIFO_EMPTYr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001900,
	SOC_REG_FLAG_RO,
	20,
	soc_IBOD_FIFO_EMPTYr_fields,
	SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_FIFO_EMPTY_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001b00,
	SOC_REG_FLAG_RO,
	16,
	soc_IBOD_FIFO_EMPTY_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00125fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00125fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_FIFO_FULL_ERR_STATUSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001000,
	SOC_REG_FLAG_RO,
	17,
	soc_IBOD_FIFO_FULL_ERR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_FIFO_FULL_ERR_STATUS_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001200,
	SOC_REG_FLAG_RO,
	17,
	soc_IBOD_FIFO_FULL_ERR_STATUS_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_INTR_MASKr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000100,
	0,
	32,
	soc_IBOD_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_INTR_MASK_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000100,
	0,
	32,
	soc_IBOD_INTR_MASK_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_INTR_STATUSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000200,
	0,
	32,
	soc_IBOD_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_INTR_STATUS_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000200,
	0,
	32,
	soc_IBOD_INTR_STATUS_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MEM_STBYr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001a00,
	0,
	8,
	soc_IBOD_CLK_SHUTDOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_MEM_STBY_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001c00,
	0,
	8,
	soc_IBOD_CLK_SHUTDOWN_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002200,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004a00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004b00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004c00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004d00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004900,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP0_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004800,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002300,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2005000,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2005100,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2005200,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2005300,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004f00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_CLP1_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004e00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002000,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003e00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003f00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004000,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004100,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003d00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP0_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002100,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004400,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004500,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004600,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004700,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004300,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XLP1_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2004200,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001c00,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002600,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002700,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002800,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002900,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002500,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP0_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002400,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001d00,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002c00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002d00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002e00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002f00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002b00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP1_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2002a00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001e00,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003300,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003500,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003100,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP2_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003000,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_CTRLr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001f00,
	0,
	9,
	soc_IBOD_MOOSE_CLP0_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_MH_0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003800,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_MH_1r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003900,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_MH_2r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003a00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_MH_3r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003b00,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_MH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_SHr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003700,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_SHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_MOOSE_XTP3_TSr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_IBOD_MOOSE_CLP0_TSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XL0_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001500,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XL0_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_XL0_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001700,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XL0_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XL1_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001600,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XL1_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000b00,
	0,
	5,
	soc_IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000bae, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLD_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000b00,
	0,
	3,
	soc_IBOD_XL_FIFO_ALMOST_FULL_ASSERT_DEASSERT_THRESHOLD_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000002e, 0x00000000)
	SOC_RESET_MASK_DEC(0x003ff03f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000300,
	0,
	3,
	soc_IBOD_XT0_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000700,
	0,
	3,
	soc_IBOD_XT0_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT0_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001100,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT0_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_XT0_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001300,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT0_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000400,
	0,
	3,
	soc_IBOD_XT1_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000800,
	0,
	3,
	soc_IBOD_XT1_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT1_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001200,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT1_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_XT1_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001400,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT1_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000500,
	0,
	3,
	soc_IBOD_XT2_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000900,
	0,
	3,
	soc_IBOD_XT2_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT2_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001300,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT2_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_XT2_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001500,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT2_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000600,
	0,
	3,
	soc_IBOD_XT3_FIFO_ALMOST_FULL_ASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0017af5e, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2000a00,
	0,
	3,
	soc_IBOD_XT3_FIFO_ALMOST_FULL_DEASSERT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IBOD_XT3_FIFO_ECC_STATUS_INTRr */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001400,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT3_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IBOD_XT3_FIFO_ECC_STATUS_INTR_BCM56340_A0r */
	soc_block_list[115],
	soc_genreg,
	1,
	0x2001600,
	SOC_REG_FLAG_RO,
	9,
	soc_IBOD_XT3_FIFO_ECC_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPBKPSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80001,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPBKPSTATUS_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80001,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPBKPSTATUS_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2024100,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPBKPSTATUS_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80002,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBPBKPSTATUS_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80001,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPBKPSTATUS_HIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80003,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPCELLCOUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x4,
	SOC_REG_FLAG_RO,
	1,
	soc_E2EIBPCELLCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPCELLCOUNT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x4,
	SOC_REG_FLAG_RO,
	1,
	soc_IBPCELLCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPCELLCOUNT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x400,
	SOC_REG_FLAG_RO,
	1,
	soc_IBPCELLCOUNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPCELLSETLIMITr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2,
	0,
	2,
	soc_IBPCELLSETLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00004231, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPCELLSETLIMIT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2,
	0,
	2,
	soc_IBPCELLSETLIMIT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000004a, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPCELLSETLIMIT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x200,
	0,
	2,
	soc_IBPCELLSETLIMIT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004334, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPCELLSETLIMIT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2,
	0,
	2,
	soc_IBPCELLSETLIMIT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004118, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBPCELLSETLIMIT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x2,
	0,
	2,
	soc_IBPCELLSETLIMIT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004334, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMITr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3,
	0,
	1,
	soc_E2EIBPDISCARDSETLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000331, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMIT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3,
	0,
	1,
	soc_IBPDISCARDSETLIMIT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3,
	0,
	1,
	soc_IBPDISCARDSETLIMIT_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x300,
	0,
	1,
	soc_IBPDISCARDSETLIMIT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3,
	0,
	1,
	soc_IBPDISCARDSETLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000198, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3,
	0,
	1,
	soc_IBPDISCARDSETLIMIT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPDISCSTATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80004,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPDISCSTATUS_BCM53314_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80003,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IBPDISCSTATUS_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80003,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPDISCSTATUS_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2024300,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPDISCSTATUS_BCM56218_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80006,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBPDISCSTATUS_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80003,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPDISCSTATUS_HIr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80007,
	SOC_REG_FLAG_RO,
	1,
	soc_BKPMETERINGDISCSTATUS_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPPKTCOUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x1,
	SOC_REG_FLAG_RO,
	1,
	soc_E2EIBPPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPPKTCOUNT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x1,
	SOC_REG_FLAG_RO,
	1,
	soc_IBPPKTCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPPKTCOUNT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x100,
	SOC_REG_FLAG_RO,
	1,
	soc_IBPPKTCOUNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IBPPKTSETLIMITr */
	soc_block_list[5],
	soc_portreg,
	1,
	0,
	0,
	2,
	soc_IBPPKTSETLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00004278, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IBPPKTSETLIMIT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0,
	0,
	2,
	soc_IBPPKTSETLIMIT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IBPPKTSETLIMIT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0,
	0,
	2,
	soc_IBPPKTSETLIMIT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004320, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IBPPKTSETLIMIT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0,
	0,
	2,
	soc_IBPPKTSETLIMIT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004118, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_IBPPKTSETLIMIT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0,
	0,
	2,
	soc_IBPPKTSETLIMIT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004320, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IBP_DROP_PKT_CNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000034,
	0,
	1,
	soc_CFAP_DROP_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ICFG_EN_COR_ERR_RPTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010200,
	0,
	1,
	soc_ICFG_EN_COR_ERR_RPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ICFG_EN_COR_ERR_RPT_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7060000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ICFG_EN_COR_ERR_RPT_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ICFG_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6010100,
	0,
	4,
	soc_ICFG_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_16r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x90440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_17r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x91440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_18r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x92440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_19r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x93440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_20r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x94440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_21r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x95440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_22r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x96440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_23r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x97440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_24r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x98440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_25r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x99440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_26r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9a440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_27r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9b440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_28r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9c440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_29r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9d440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_30r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9e440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_31r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x9f440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_32r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa0440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_33r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa1440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_34r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa2440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_35r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa3440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_36r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa4440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_37r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa5440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_38r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa6440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_39r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa7440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_40r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa8440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_41r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xa9440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_42r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaa440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_43r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xab440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_44r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xac440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_45r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xad440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_46r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xae440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_47r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xaf440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_48r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb0440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_49r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb1440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_50r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb2440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_51r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb3440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_52r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb4440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_53r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb5440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_54r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb6440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_55r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb7440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_56r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb8440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_57r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xb9440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_58r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xba440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_59r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbb440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_60r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbc440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_61r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbd440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_62r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbe440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICHCTL_CHID_63r */
	soc_block_list[91],
	soc_genreg,
	1,
	0xbf440,
	0,
	2,
	soc_ECHCTL_CHID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP0_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f400,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP10_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f414,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP11_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f416,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP12_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f418,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8041a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8141a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8241a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8341a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8441a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8541a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8641a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8741a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8841a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8941a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a41a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b41a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c41a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d41a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e41a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP13_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f41a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8041c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8141c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8241c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8341c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8441c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8541c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8641c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8741c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8841c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8941c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a41c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b41c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c41c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d41c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e41c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP14_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f41c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8041e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8141e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8241e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8341e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8441e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8541e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8641e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8741e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8841e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8941e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a41e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b41e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c41e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d41e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e41e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP15_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f41e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP16_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f420,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP17_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f422,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP18_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f424,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP19_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f426,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP1_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f402,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP20_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f428,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8042a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8142a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8242a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8342a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8442a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8542a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8642a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8742a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8842a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8942a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a42a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b42a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c42a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d42a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e42a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP21_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f42a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8042c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8142c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8242c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8342c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8442c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8542c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8642c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8742c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8842c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8942c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a42c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b42c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c42c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d42c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e42c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP22_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f42c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8042e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8142e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8242e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8342e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8442e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8542e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8642e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8742e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8842e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8942e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a42e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b42e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c42e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d42e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e42e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP23_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f42e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP24_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f430,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP25_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f432,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP26_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f434,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP27_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f436,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP28_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f438,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8043a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8143a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8243a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8343a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8443a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8543a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8643a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8743a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8843a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8943a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a43a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b43a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c43a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d43a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e43a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP29_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f43a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP2_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f404,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8043c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8143c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8243c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8343c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8443c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8543c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8643c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8743c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8843c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8943c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a43c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b43c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c43c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d43c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e43c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP30_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f43c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8043e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8143e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8243e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8343e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8443e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8543e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8643e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8743e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8843e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8943e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a43e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b43e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c43e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d43e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e43e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP31_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f43e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP3_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f406,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP4_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f408,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8040a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8140a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8240a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8340a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8440a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8540a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8640a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8740a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8840a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8940a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a40a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b40a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c40a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d40a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e40a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP5_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f40a,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8040c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8140c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8240c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8340c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8440c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8540c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8640c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8740c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8840c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8940c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a40c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b40c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c40c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d40c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e40c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP6_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f40c,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8040e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8140e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8240e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8340e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8440e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8540e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8640e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8740e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8840e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8940e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a40e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b40e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c40e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d40e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e40e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP7_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f40e,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP8_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f410,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_0r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_1r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x81412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_2r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x82412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_3r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x83412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_4r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x84412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_5r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x85412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_6r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x86412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_7r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x87412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_8r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x88412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_9r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x89412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_10r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8a412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_11r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8b412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_12r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8c412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_13r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8d412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_14r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8e412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICMAP9_CID_15r */
	soc_block_list[91],
	soc_genreg,
	1,
	0x8f412,
	0,
	4,
	soc_ECMAP0_CID_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ICMPACTIONPROFILESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c4,
	0,
	4,
	soc_ICMPACTIONPROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ICMPREDIRECTENABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6164,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ICMPREDIRECTENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ICMP_ERROR_TYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16005700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ICMP_ERROR_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODEr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x6000074,
	0,
	1,
	soc_HOLD_COS_PORT_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAPr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xb000008,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xd000034,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_ICONTROL_OPCODE_BITMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xc000008,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAP_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38000500,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAP_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xb000008,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAP_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xc000008,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAP_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000008,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000008,
	0,
	1,
	soc_ICONTROL_OPCODE_BITMAP_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	3,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000008,
	0,
	1,
	soc_TDBGC0_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000008,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080237,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011c00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d18,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080238,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011d00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d19,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080239,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011e00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d1a,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ICOS_MAP_SELr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000b1,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ICOS_MAP_SEL_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000086,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ICOS_MAP_SEL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44002200,
	0,
	1,
	soc_COS_MAP_SEL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ICOS_MAP_SEL_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe0000b1,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ICOS_MAP_SEL_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00006a,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ICOS_MAP_SEL_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x800006f,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ICOS_SELr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe00010a,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ICOS_SEL_2r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000056,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ICOS_SEL_2_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf00012f,
	0,
	8,
	soc_COS_SEL_2_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ICOS_SEL_2_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000076,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ICOS_SEL_2_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe00012f,
	0,
	8,
	soc_COS_SEL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ICOS_SEL_2_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf00012f,
	0,
	8,
	soc_COS_SEL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ICOS_SEL_2_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000056,
	0,
	8,
	soc_COS_SEL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ICOS_SEL_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf00010f,
	0,
	8,
	soc_ICOS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ICOS_SEL_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000075,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ICOS_SEL_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe00010f,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ICOS_SEL_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf00010f,
	0,
	8,
	soc_COS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ICOS_SEL_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000055,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ICOS_SEL_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000055,
	0,
	8,
	soc_COS_SEL_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ICTRLr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e3,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	19,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ICTRL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004c00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_ICTRL_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000012,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ICTRL_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000012,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ICTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	54,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ICTRL_BCM56450_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c001200,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ICTRL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	75,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ICTRL_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000012,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ICTRL_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000012,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ICTRL_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003200,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	50,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_ICTRL_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000012,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ICTRL_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000012,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ICTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001200,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDENTIFICATIONREGISTERr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x1,
	0,
	1,
	soc_IDENTIFICATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDRDESCRIPTORCOUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa64,
	0,
	2,
	soc_IDRDESCRIPTORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDRERRORREJECTPACKETCOUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x567,
	0,
	4,
	soc_IDRERRORREJECTPACKETCOUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_BCN_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e1,
	0,
	3,
	soc_IDR_BCN_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_COMPATIBILITY_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x500,
	0,
	7,
	soc_IDR_COMPATIBILITY_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_COUNTERS_FAP_PORTSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x160,
	0,
	4,
	soc_IDR_COUNTERS_FAP_PORTSr_fields,
	SOC_RESET_VAL_DEC(0x03020100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_DISCARDED_OCTETS_CNTr */
	soc_block_list[47],
	soc_genreg,
	4,
	0x1d8,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_IDR_DISCARDED_OCTETS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_DISCARDED_PACKETS_CNTr */
	soc_block_list[47],
	soc_genreg,
	4,
	0x1c8,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_IDR_DISCARDED_PACKETS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_DROP_DESTINATION_CONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e0,
	0,
	2,
	soc_IDR_DROP_DESTINATION_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_DYNAMICCONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2904,
	0,
	3,
	soc_IDR_DYNAMICCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_DYNAMIC_CONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x102,
	0,
	4,
	soc_IDR_DYNAMIC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000007c0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007c7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_1B_ERR_CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_2B_ERR_CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_ERR_1B_INITIATEr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xa5,
	0,
	21,
	soc_IDR_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x9c,
	0,
	21,
	soc_IDR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_ERR_2B_INITIATEr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xa6,
	0,
	21,
	soc_IDR_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x9e,
	0,
	21,
	soc_IDR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_INTERRUPT_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IDR_ECC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_INTERRUPT_REGISTER_MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ECC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_ERROR_INITIATION_DATAr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_CACHE_CONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_64_BITS,
	5,
	soc_IDR_FBC_CACHE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x4f4f4f4f, 0x0000004f)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGHr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x001fa343, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOWr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_FULL_MULTICAST_LIMIT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x001fa2e5, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGHr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x001fa62d, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOWr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_MINI_MULTICAST_LIMIT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x001fa344, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGHr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x001fa62d, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOWr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_OCB_MULTICAST_LIMIT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x001fa344, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGHr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOWr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_OCB_UNICAST_LIMIT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x001fa62e, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_UNICAST_LIMIT_HIGHr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_UNICAST_LIMIT_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_EXTERNAL_UNICAST_LIMIT_LOWr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_EXTERNAL_UNICAST_LIMIT_LOWr_fields,
	SOC_RESET_VAL_DEC(0x001fa62e, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_FULL_MULTICAST_AUTOGEN_ENDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_FULL_MULTICAST_AUTOGEN_ENDr_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_FULL_MULTICAST_AUTOGEN_STARTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_FULL_MULTICAST_AUTOGEN_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_FULL_MULTICAST_THRESHOLDSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x20e,
	0,
	2,
	soc_IDR_FBC_FULL_MULTICAST_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x005000a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_MINI_MULTICAST_AUTOGEN_ENDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_MINI_MULTICAST_AUTOGEN_ENDr_fields,
	SOC_RESET_VAL_DEC(0x00011fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_MINI_MULTICAST_AUTOGEN_STARTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_MINI_MULTICAST_AUTOGEN_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_MINI_MULTICAST_THRESHOLDSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x20d,
	0,
	2,
	soc_IDR_FBC_MINI_MULTICAST_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x005000a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_OCB_MULTICAST_AUTOGEN_ENDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_OCB_MULTICAST_AUTOGEN_ENDr_fields,
	SOC_RESET_VAL_DEC(0x001fa2e4, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_OCB_MULTICAST_AUTOGEN_STARTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_OCB_MULTICAST_AUTOGEN_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00012000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_OCB_MULTICAST_THRESHOLDSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x210,
	0,
	2,
	soc_IDR_FBC_OCB_MULTICAST_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x005000a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_OCB_UNICAST_AUTOGEN_ENDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_OCB_UNICAST_AUTOGEN_ENDr_fields,
	SOC_RESET_VAL_DEC(0x001fa2e4, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_OCB_UNICAST_AUTOGEN_STARTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_OCB_UNICAST_AUTOGEN_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00012000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_OCB_UNICAST_THRESHOLDSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x20f,
	0,
	2,
	soc_IDR_FBC_OCB_UNICAST_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x005000a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_UNICAST_AUTOGEN_ENDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_UNICAST_AUTOGEN_ENDr_fields,
	SOC_RESET_VAL_DEC(0x001fa2e4, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_UNICAST_AUTOGEN_STARTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_FBC_UNICAST_AUTOGEN_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00012000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FBC_UNICAST_THRESHOLDSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x20c,
	0,
	2,
	soc_IDR_FBC_UNICAST_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x005000a0, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_FORCE_CRC_ERRORr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x170,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IDR_FORCE_CRC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IDR_GLBL_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x300,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IDR_GLBL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000002f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_GLBL_CFG_BCM88660_A0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x300,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_IDR_GLBL_CFG_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ef, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_GTIMERCONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2900,
	0,
	3,
	soc_ECI_GTIMERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_GTIMERTRIGGERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2901,
	0,
	1,
	soc_ECI_GTIMERTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_GTIMER_CONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_GTIMER_TRIGGERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2840,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDADDRESSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2841,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2842,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDRDDATA_0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2830,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDRDDATA_1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2832,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDRDDATA_2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2834,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDRDDATA_3r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2836,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_INDIRECTCOMMANDRDDATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDWRDATA_0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2820,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDWRDATA_1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2822,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDWRDATA_2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2824,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IDR_INDIRECTCOMMANDWRDATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INDIRECTCOMMANDWRDATA_3r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2826,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IDR_INDIRECTCOMMANDWRDATA_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INDIRECT_COMMANDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CRPS_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IDR_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INDIRECT_WR_MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INGRESS_MULTICAST_INDICATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e2,
	0,
	2,
	soc_IDR_INGRESS_MULTICAST_INDICATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INTERRUPTREGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2800,
	0,
	8,
	soc_IDR_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_INTERRUPTREGISTERMASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2810,
	0,
	8,
	soc_IDR_INTERRUPTREGISTERMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INTERRUPT_MASK_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_SIGNAL,
	10,
	soc_IDR_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INTERRUPT_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	10,
	soc_IDR_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INTERRUPT_REGISTER_TESTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_FCR_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_INVALID_METER_POINTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x194,
	0,
	2,
	soc_IDR_INVALID_METER_POINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00017fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_IRE_READY_CLKS_CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x192,
	SOC_REG_FLAG_RO,
	2,
	soc_IDR_IRE_READY_CLKS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDA_CBL_STAT_CTRr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x306,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_MCDA_CBL_STAT_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDA_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x301,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IDR_MCDA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00003ff8, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDA_EBL_STAT_CTRr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x308,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_MCDA_EBL_STAT_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDA_LAST_CMD_INDEXr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x30f,
	SOC_REG_FLAG_RO,
	2,
	soc_IDR_MCDA_LAST_CMD_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDA_REFRESH_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x302,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IDR_MCDA_REFRESH_CFGr_fields,
	SOC_RESET_VAL_DEC(0x03ffe000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDA_STAT_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x305,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IDR_MCDA_STAT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x0fffc000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDB_CBL_STAT_CTRr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x30b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_MCDB_CBL_STAT_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDB_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x303,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IDR_MCDA_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00003ff8, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDB_EBL_STAT_CTRr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x30d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_MCDB_EBL_STAT_CTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDB_LAST_CMD_INDEXr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x310,
	SOC_REG_FLAG_RO,
	2,
	soc_IDR_MCDA_LAST_CMD_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDB_REFRESH_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x304,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IDR_MCDB_REFRESH_CFGr_fields,
	SOC_RESET_VAL_DEC(0x03ffe000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MCDB_STAT_CFGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x30a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IDR_MCDB_STAT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x0fffc000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_MEMORYINTERRUPTREGISTER0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2802,
	0,
	4,
	soc_IDR_MEMORYINTERRUPTREGISTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_MEMORYINTERRUPTREGISTER1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2803,
	0,
	13,
	soc_IDR_MEMORYINTERRUPTREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_MEMORYINTERRUPTREGISTER2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2804,
	0,
	13,
	soc_IDR_MEMORYINTERRUPTREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_MEMORYINTERRUPTREGISTER0MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2812,
	0,
	4,
	soc_IDR_MEMORYINTERRUPTREGISTER0MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_MEMORYINTERRUPTREGISTER1MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2813,
	0,
	13,
	soc_IDR_MEMORYINTERRUPTREGISTER1MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_MEMORYINTERRUPTREGISTER2MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2814,
	0,
	13,
	soc_IDR_MEMORYINTERRUPTREGISTER1MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MMU_DESC_CREDITS_CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x193,
	SOC_REG_FLAG_RO,
	2,
	soc_IDR_MMU_DESC_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MMU_ECC_ERR_CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2d7,
	SOC_REG_FLAG_RO,
	4,
	soc_IDR_MMU_ECC_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_MMU_ECC_ERR_REGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2d8,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_MMU_ECC_ERR_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_OCB_MULTICAST_RANGE_0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x172,
	0,
	2,
	soc_IDR_OCB_MULTICAST_RANGE_0r_fields,
	SOC_RESET_VAL_DEC(0x00ff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_OCB_MULTICAST_RANGE_1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x173,
	0,
	2,
	soc_IDR_OCB_MULTICAST_RANGE_1r_fields,
	SOC_RESET_VAL_DEC(0x10ff1000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_OCCUPIED_DBUFF_STATUSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x600,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	10,
	soc_IDR_OCCUPIED_DBUFF_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_OCCUPIED_DBUFF_THRESHOLDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x604,
	SOC_REG_FLAG_ABOVE_64_BITS,
	5,
	soc_IDR_OCCUPIED_DBUFF_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_PACKET_SIZESr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e3,
	0,
	2,
	soc_IDR_PACKET_SIZESr_fields,
	SOC_RESET_VAL_DEC(0x00200020, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_PARITY_ERR_CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_PAR_ERR_INITIATEr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xaa,
	0,
	18,
	soc_IDR_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_PAR_ERR_MEM_MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xa0,
	0,
	18,
	soc_IDR_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_RCT_CPU_REQUEST_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e4,
	0,
	2,
	soc_IDR_RCT_CPU_REQUEST_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REASSEMBLY_ERRORSr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e5,
	0,
	3,
	soc_IDR_REASSEMBLY_ERRORSr_fields,
	SOC_RESET_VAL_DEC(0x1fff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REASSEMBLY_ERRORS_HITr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1e6,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REASSEMBLY_ERRORS_HITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REASSEMBLY_INTERRUPT_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_INTERRUPT,
	13,
	soc_IDR_REASSEMBLY_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x11,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	13,
	soc_IDR_REASSEMBLY_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x19,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_REASSEMBLY_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REASSEMBLY_TIMEOUTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x150,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IDR_REASSEMBLY_TIMEOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_RECEIVED_OCTETS_CNTr */
	soc_block_list[47],
	soc_genreg,
	4,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_IDR_RECEIVED_OCTETS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_RECEIVED_PACKETS_CNTr */
	soc_block_list[47],
	soc_genreg,
	4,
	0x1c0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	1,
	soc_IDR_RECEIVED_PACKETS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0085r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0090r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0091r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IDR_REG_0092r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0093r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0151r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x151,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0151r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0220r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0220r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0221r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0221r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0222r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0222r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0223r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0223r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0224r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0224r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0225r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0225r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0226r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0226r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0227r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0227r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0228r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0228r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0229r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0229r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0230r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0230r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0231r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0231r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0232r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0232r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0233r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0233r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0234r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0234r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0235r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0235r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0236r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0236r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0237r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0238r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0238r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0239r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0239r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0241r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x241,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0241r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_0250r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_0250r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00AFr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00B4r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00B5r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00B6r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00B7r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc1,
	0,
	2,
	soc_IDR_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000184, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C4r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc4,
	0,
	1,
	soc_IDR_REG_00C4r_fields,
	SOC_RESET_VAL_DEC(0x00023000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C5r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc5,
	0,
	1,
	soc_IDR_REG_00C5r_fields,
	SOC_RESET_VAL_DEC(0x0017ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C6r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc6,
	0,
	1,
	soc_IDR_REG_00C6r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C7r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc7,
	0,
	1,
	soc_IDR_REG_00C7r_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C8r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc8,
	0,
	1,
	soc_IDR_REG_00C8r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00C9r */
	soc_block_list[47],
	soc_genreg,
	1,
	0xc9,
	0,
	1,
	soc_IDR_REG_00C9r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00CAr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xca,
	0,
	1,
	soc_IDR_REG_00CAr_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00CBr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xcb,
	0,
	1,
	soc_IDR_REG_00CBr_fields,
	SOC_RESET_VAL_DEC(0x00022fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00CCr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xcc,
	0,
	1,
	soc_FDR_REG_0163r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00CDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xcd,
	0,
	1,
	soc_IDR_REG_00CDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_00CFr */
	soc_block_list[47],
	soc_genreg,
	1,
	0xcf,
	0,
	4,
	soc_IDR_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c060, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_021Br */
	soc_block_list[47],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_021Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_021Cr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_021Dr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_021Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_021Er */
	soc_block_list[47],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_021Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_021Fr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_021Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_022Ar */
	soc_block_list[47],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_022Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_022Br */
	soc_block_list[47],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_022Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_022Cr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_022Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_022Dr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_022Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_022Er */
	soc_block_list[47],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_022Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_022Fr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_022Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_023Ar */
	soc_block_list[47],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_023Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_023Br */
	soc_block_list[47],
	soc_genreg,
	1,
	0x23b,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_023Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_023Cr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x23c,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_023Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_023Dr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x23d,
	SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_023Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_023Er */
	soc_block_list[47],
	soc_genreg,
	1,
	0x23e,
	SOC_REG_FLAG_RO,
	5,
	soc_IDR_REG_023Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_023Fr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x23f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	10,
	soc_IDR_REG_023Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_025Fr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x25f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_025Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_026Er */
	soc_block_list[47],
	soc_genreg,
	1,
	0x26e,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_026Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_027Dr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x27d,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_027Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_028Cr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x28c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_028Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_029Br */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_029Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_02AAr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2aa,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_02AAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_02B9r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2b9,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_02B9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_REG_02C8r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2c8,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_REG_02C8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_RESET_STATUS_REGISTERr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	5,
	soc_IDR_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_SBUS_BROADCAST_IDr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_SBUS_LAST_IN_CHAINr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IDR_SPARE_REGISTER_2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x92,
	0,
	2,
	soc_IDR_SPARE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_SPARE_REGISTER_2_BCM88660_A0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x92,
	0,
	4,
	soc_IDR_SPARE_REGISTER_2_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IDR_STATICCONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2903,
	0,
	7,
	soc_IDR_STATICCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001f5, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IDR_STATIC_CONFIGURATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x101,
	0,
	9,
	soc_IDR_STATIC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_STATIC_CONFIGURATION_BCM88660_A0r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x101,
	0,
	10,
	soc_IDR_STATIC_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_TIMEOUT_REGr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x154,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IDR_TIMEOUT_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_1r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x190,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_WATERMARK_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_2r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x180,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_WATERMARK_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_3r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x181,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_WATERMARK_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_4r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x182,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_WATERMARK_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_5r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x183,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_WATERMARK_REG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_6r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x184,
	SOC_REG_FLAG_RO,
	3,
	soc_IDR_WATERMARK_REG_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IDR_WATERMARK_REG_7r */
	soc_block_list[47],
	soc_genreg,
	1,
	0x191,
	SOC_REG_FLAG_RO,
	2,
	soc_IDR_WATERMARK_REG_7r_fields,
	SOC_RESET_VAL_DEC(0x01fb03fb, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_IE2E_CONTROLr */
	soc_block_list[7],
	soc_portreg,
	1,
	0x1000004,
	0,
	4,
	soc_IE2E_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x4000b00,
	0,
	4,
	soc_IE2E_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1000005,
	0,
	4,
	soc_IE2E_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x100060b,
	0,
	5,
	soc_IE2E_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x4000300,
	0,
	7,
	soc_IE2E_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	74,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56504_B0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0x1000005,
	0,
	4,
	soc_IE2E_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1000005,
	0,
	4,
	soc_IE2E_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x4000300,
	0,
	7,
	soc_IE2E_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1000005,
	0,
	4,
	soc_IE2E_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x100060b,
	0,
	6,
	soc_IE2E_CONTROL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x4000b00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	7,
	soc_IE2E_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IE2E_CONTROL_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1000004,
	0,
	1,
	soc_IE2E_CONTROL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IEEE1588_TIME_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012800,
	0,
	3,
	soc_IEEE1588_TIME_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001a00,
	0,
	3,
	soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000700,
	0,
	3,
	soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000600,
	0,
	3,
	soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x76000600,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_IEEE1588_TIME_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_LOWERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012a00,
	0,
	1,
	soc_CX_TAP_WRITE_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_LOWER_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001c00,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_LOWER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000900,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_LOWER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000800,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_LOWER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x76000800,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_IEEE1588_TIME_FRAC_SEC_LOWERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_UPPERr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012b00,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_UPPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001d00,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000a00,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000900,
	0,
	1,
	soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x76000900,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_IEEE1588_TIME_FRAC_SEC_UPPER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IEEE1588_TIME_FREQ_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012900,
	0,
	1,
	soc_IEEE1588_TIME_FREQ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FREQ_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001b00,
	0,
	1,
	soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FREQ_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000800,
	0,
	1,
	soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000700,
	0,
	1,
	soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_FREQ_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x76000700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_IEEE1588_TIME_FREQ_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IEEE1588_TIME_LEAP_SEC_CONTROLr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012d00,
	0,
	1,
	soc_IEEE1588_TIME_LEAP_SEC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2002000,
	0,
	1,
	soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000d00,
	0,
	1,
	soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001200,
	0,
	1,
	soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x76001200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_IEEE1588_TIME_LEAP_SEC_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IEEE1588_TIME_SECr */
	soc_block_list[97],
	soc_genreg,
	1,
	0x2012c00,
	0,
	2,
	soc_IEEE1588_TIME_SECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_SEC_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001e00,
	0,
	2,
	soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_SEC_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000b00,
	0,
	2,
	soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_SEC_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000a00,
	0,
	2,
	soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IEEE1588_TIME_SEC_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x76000a00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IEEE1588_TIME_SEC_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IEEE_1588r */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5225,
	0,
	24,
	soc_IEEE_1588r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IEEE_1588_RXr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5229,
	0,
	1,
	soc_IEEE_1588_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IEEE_1588_TIMERr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5226,
	0,
	1,
	soc_IEEE_1588_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IEEE_1588_TXr */
	soc_block_list[50],
	soc_genreg,
	1,
	0x5228,
	0,
	1,
	soc_IEEE_1588_TXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IEGRBLKr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1dc,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	12,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_IEGR_PORTr */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000002,
	0,
	6,
	soc_EGR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IEGR_PORT_64r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000001,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_PORT_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM53314_A0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000002,
	0,
	10,
	soc_IEGR_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56142_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000001,
	0,
	9,
	soc_EGR_PORT_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56150_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x4000a00,
	0,
	9,
	soc_EGR_PORT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56218_A0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000002,
	0,
	8,
	soc_EGR_PORT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56224_A0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000002,
	0,
	8,
	soc_EGR_PORT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56334_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000001,
	0,
	11,
	soc_EGR_PORT_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56504_B0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000002,
	0,
	8,
	soc_EGR_PORT_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56514_A0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000002,
	0,
	9,
	soc_EGR_PORT_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56624_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000001,
	0,
	12,
	soc_EGR_PORT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56800_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000603,
	0,
	9,
	soc_EGR_PORT_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM56820_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000603,
	0,
	11,
	soc_EGR_PORT_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IEGR_PORT_BCM88732_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000003,
	0,
	4,
	soc_EGR_PORT_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00004049, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IEGR_PORT_L3UC_MODSr */
	soc_block_list[9],
	soc_portreg,
	1,
	0x6000002,
	0,
	4,
	soc_EGR_PORT_L3UC_MODSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM53314_A0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000004,
	0,
	4,
	soc_IEGR_PORT_L3UC_MODSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56218_A0r */
	soc_block_list[9],
	soc_portreg,
	1,
	0x1000004,
	0,
	4,
	soc_EGR_PORT_L3UC_MODSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56624_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000006,
	0,
	4,
	soc_EGR_PORT_L3UC_MODSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56800_A0r */
	soc_block_list[4],
	soc_portreg,
	1,
	0x1000608,
	0,
	4,
	soc_EGR_PORT_L3UC_MODSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROLr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000105,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL1r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000068,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL1_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100005a,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EMIRROR_CONTROL1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100007a,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001500,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100005a,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00006c,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL2_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00006d,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL3_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00006e,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000054,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EMIRROR_CONTROL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000074,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000900,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000054,
	0,
	2,
	soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000054,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000109,
	0,
	1,
	soc_IEMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000109,
	0,
	1,
	soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000109,
	0,
	1,
	soc_RDBGC0_SELECT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000054,
	0,
	1,
	soc_TDBGC0_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000054,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_HIr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe00010a,
	0,
	1,
	soc_EMIRROR_CONTROL_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_HI_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf00010a,
	0,
	1,
	soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IEMIRROR_CONTROL_HI_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf00010a,
	0,
	1,
	soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IESMIF_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080000,
	0,
	9,
	soc_IESMIF_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0c6e5008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IESMIF_CONTROL2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080001,
	0,
	9,
	soc_IESMIF_CONTROL2r_fields,
	SOC_RESET_VAL_DEC(0x0000e0a0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_IESMIF_CONTROL2_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080001,
	0,
	11,
	soc_IESMIF_CONTROL2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0011e0a0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_CONTROL2_BCM56634_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080001,
	0,
	12,
	soc_IESMIF_CONTROL2_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x0011e0a0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IESMIF_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080145,
	0,
	2,
	soc_IESMIF_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IESMIF_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808015d,
	0,
	2,
	soc_IESMIF_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080000,
	0,
	9,
	soc_IESMIF_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0c6e5003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IESMIF_ECB_ECC_STATUS_DBEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000c,
	0,
	4,
	soc_IESMIF_ECB_ECC_STATUS_DBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_ECB_ECC_STATUS_DBE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000c,
	0,
	5,
	soc_IESMIF_ECB_ECC_STATUS_DBE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IESMIF_ECB_ECC_STATUS_SBEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000d,
	0,
	5,
	soc_IESMIF_ECB_ECC_STATUS_SBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_ECB_ECC_STATUS_SBE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000d,
	0,
	7,
	soc_IESMIF_ECB_ECC_STATUS_SBE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IESMIF_ECB_SBE_SYNDROME12r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000e,
	0,
	2,
	soc_IESMIF_ECB_SBE_SYNDROME12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_ECB_SBE_SYNDROME12_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000e,
	0,
	3,
	soc_IESMIF_ECB_SBE_SYNDROME12_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IESMIF_ECC_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x26011400,
	0,
	18,
	soc_IESMIF_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IESMIF_EN_COR_ERR_RPTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x26012800,
	0,
	6,
	soc_IESMIF_EN_COR_ERR_RPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_INTR_CLEARr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080004,
	0,
	1,
	soc_IESMIF_INTR_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IESMIF_INTR_CLEAR_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808014a,
	0,
	1,
	soc_IESMIF_INTR_CLEAR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IESMIF_INTR_CLEAR_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080162,
	0,
	1,
	soc_IESMIF_INTR_CLEAR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080003,
	0,
	1,
	soc_IESMIF_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IESMIF_INTR_ENABLE_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080149,
	0,
	1,
	soc_IESMIF_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IESMIF_INTR_ENABLE_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080161,
	0,
	1,
	soc_IESMIF_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080002,
	0,
	15,
	soc_IESMIF_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IESMIF_INTR_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080148,
	0,
	1,
	soc_IESMIF_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IESMIF_INTR_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080160,
	0,
	1,
	soc_IESMIF_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IESMIF_MEMORY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1a010700,
	0,
	1,
	soc_IESMIF_MEMORY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IESMIF_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x26011500,
	0,
	11,
	soc_IESMIF_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IESMIF_STATUS2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080005,
	SOC_REG_FLAG_RO,
	8,
	soc_IESMIF_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x17ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_STATUS3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080006,
	0,
	3,
	soc_IESMIF_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_STATUS4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080007,
	SOC_REG_FLAG_RO,
	1,
	soc_IESMIF_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_STATUS5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080008,
	0,
	1,
	soc_IESMIF_STATUS5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_STATUS6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080009,
	0,
	1,
	soc_IESMIF_STATUS6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_STATUS7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000a,
	0,
	1,
	soc_IESMIF_STATUS7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IESMIF_STATUS2_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080005,
	SOC_REG_FLAG_RO,
	8,
	soc_IESMIF_STATUS2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IFP_BUS_PARITY_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x708018e,
	0,
	2,
	soc_IFP_BUS_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1e,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1f,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08020c,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080176,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011100,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0801a2,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011000,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d12,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0801a3,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080177,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011200,
	0,
	3,
	soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08020d,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d10,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011100,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d13,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08020e,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d11,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011200,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d14,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_COUNTER_TMr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3f0f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	12,
	soc_IFP_COUNTER_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xd000605,
	0,
	1,
	soc_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPING_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c000500,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IFP_HW_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080191,
	0,
	2,
	soc_IFP_HW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d18,
	0,
	2,
	soc_IFP_ING_DVP_2_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011b00,
	0,
	2,
	soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3f110000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_IFP_ING_DVP_2_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d19,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1a,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1a,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1b,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1b,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IFP_KEY_CLASSID_SELECTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32000600,
	0,
	2,
	soc_IFP_KEY_CLASSID_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1c,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1d,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080209,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080174,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010f00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0801a0,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010d00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0f,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0801a1,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080175,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011000,
	0,
	3,
	soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08020a,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0d,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010e00,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d10,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08020b,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0e,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010f00,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_METER_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d11,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_0_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d17,
	0,
	3,
	soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_0_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011800,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_0_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_12_14r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011c00,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_12_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_15_15r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011d00,
	0,
	1,
	soc_IFP_METER_TABLE_TM_SLICE_15_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_3_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d18,
	0,
	3,
	soc_VLAN_XLATE_DATA_DBGCTRL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_3_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011900,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_3_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_6_8r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d19,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_6_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_6_8_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011a00,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_6_8_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_9_11r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d1a,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_9_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_9_11_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011b00,
	0,
	3,
	soc_IFP_METER_TABLE_TM_SLICE_9_11_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IFP_METER_WRITE_LAST_REFRESH_NUMBERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011a00,
	0,
	1,
	soc_IFP_METER_WRITE_LAST_REFRESH_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IFP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011900,
	0,
	7,
	soc_IFP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_PARITY_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3f0e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	10,
	soc_IFP_PARITY_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IFP_PARITY_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x708018f,
	0,
	1,
	soc_IFP_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IFP_PARITY_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080190,
	0,
	1,
	soc_IFP_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080206,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080172,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010d00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08019e,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d09,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010a00,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0c,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08019f,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080173,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010e00,
	0,
	3,
	soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080207,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0a,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010b00,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0d,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080208,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0b,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010c00,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d0e,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IFP_POLICY_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080c0a,
	0,
	2,
	soc_L2_ENTRY_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IFP_POLICY_TABLE_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080c0b,
	SOC_REG_FLAG_RO,
	2,
	soc_VLAN_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_PORT_METER_MAP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3f100000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IFP_PORT_METER_MAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d24,
	0,
	6,
	soc_IFP_PWR_WATCH_DOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011c00,
	0,
	6,
	soc_IFP_PWR_WATCH_DOG_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d15,
	0,
	6,
	soc_IFP_PWR_WATCH_DOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011600,
	0,
	6,
	soc_IFP_PWR_WATCH_DOG_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32012000,
	0,
	6,
	soc_IFP_PWR_WATCH_DOG_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3f140000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	6,
	soc_IFP_PWR_WATCH_DOG_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff8fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d25,
	SOC_REG_FLAG_RO,
	2,
	soc_IFP_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011d00,
	SOC_REG_FLAG_RO,
	2,
	soc_IFP_PWR_WATCH_DOG_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d16,
	SOC_REG_FLAG_RO,
	2,
	soc_IFP_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011700,
	SOC_REG_FLAG_RO,
	2,
	soc_IFP_PWR_WATCH_DOG_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32012100,
	SOC_REG_FLAG_RO,
	2,
	soc_IFP_PWR_WATCH_DOG_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3f150000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IFP_PWR_WATCH_DOG_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080234,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011900,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d15,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080235,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d16,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011a00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d16,
	0,
	3,
	soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080236,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d17,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011b00,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d17,
	0,
	3,
	soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08020f,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080178,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011300,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0801a4,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011300,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d15,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0801a5,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080179,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e011400,
	0,
	3,
	soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080210,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d13,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011400,
	0,
	3,
	soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d16,
	0,
	3,
	soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080211,
	0,
	3,
	soc_CPU_TS_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d14,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011500,
	0,
	3,
	soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d17,
	0,
	3,
	soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000009,
	0,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1c000500,
	0,
	19,
	soc_IGMP_MLD_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000009,
	0,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x32006000,
	SOC_REG_FLAG_ARRAY,
	19,
	soc_IGMP_MLD_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56514_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000011,
	0,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x7000023,
	0,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x7080062,
	SOC_REG_FLAG_ARRAY,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x2e005300,
	SOC_REG_FLAG_ARRAY,
	19,
	soc_IGMP_MLD_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc00000b,
	0,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0xc080660,
	SOC_REG_FLAG_ARRAY,
	19,
	soc_IGMP_MLD_PKT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	64,
	0x3a006000,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_IGMP_MLD_PKT_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ACTION_DISABLEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x180,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	59,
	soc_IHB_ACTION_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_DISABLE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x180,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	61,
	soc_IHB_ACTION_DISABLE_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_GENERALr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c6,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_ACTION_PROFILE_GENERALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_GENERAL_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c8,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_ACTION_PROFILE_GENERALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_IEEE_1588r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_IHB_ACTION_PROFILE_IEEE_1588r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_RPFr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c5,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHB_ACTION_PROFILE_RPFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_RPF_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c7,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHB_ACTION_PROFILE_RPFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_SAME_INTERFACEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x115,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_ACTION_PROFILE_SAME_INTERFACEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_SAME_INTERFACE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x116,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_ACTION_PROFILE_SAME_INTERFACEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_SA_DROP_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x101,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_ACTION_PROFILE_SA_DROP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ACTION_PROFILE_SA_NOT_FOUND_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_ACTION_PROFILE_SA_NOT_FOUND_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ALL_ESADI_RBRIDGESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x116,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_ALL_ESADI_RBRIDGESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ALL_ESADI_RBRIDGES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x117,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_ALL_ESADI_RBRIDGESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_APP_PREFIX_CONTROLr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x214,
	0,
	4,
	soc_IHB_APP_PREFIX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_BAD_REPLIES_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_BAD_REPLIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_BUILD_OAM_TS_HEADERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e8,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_BUILD_OAM_TS_HEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CONSISTENT_HASHING_CONFIGRATIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xe9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CONSISTENT_HASHING_CONFIGRATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1ca,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CONSISTENT_HASHING_FORBIDDEN_TRAPSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CONSISTENT_HASHING_LB_KEY_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_CONSISTENT_HASHING_LB_KEY_CFGr_fields,
	SOC_RESET_VAL_DEC(0x02000100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CONSISTENT_HASHING_VARIABLESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x197,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_CONSISTENT_HASHING_VARIABLESr_fields,
	SOC_RESET_VAL_DEC(0x00000fd8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_COS_PROFILE_TO_USE_LAYER_2_PCP_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x140,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_COS_PROFILE_TO_USE_LAYER_2_PCP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_INFO_REPLY_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x259,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_INFO_REPLY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_INFO_REPLY_ERROR_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x25a,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_INFO_REPLY_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_INFO_REPLY_OVF_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x25b,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_INFO_REPLY_OVF_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_LOOKUP_REPLY_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_LOOKUP_REPLY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_LOOKUP_REPLY_ERROR_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x257,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_LOOKUP_REPLY_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_LOOKUP_REPLY_OVF_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x258,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_LOOKUP_REPLY_OVF_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_RECORDS_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_CPU_RECORDS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_CPU_RECORD_CONTROLr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x21e,
	0,
	2,
	soc_IHB_CPU_RECORD_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_RECORD_CONTROL_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x21e,
	0,
	7,
	soc_IHB_CPU_RECORD_CONTROL_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ff3ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_RECORD_DATA_LSBr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CPU_RECORD_DATA_LSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_RECORD_DATA_MSBr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CPU_RECORD_DATA_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_RECORD_OPCODEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x23f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CPU_RECORD_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_CPU_RECORD_PRIOr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CPU_RECORD_PRIOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_CPU_TRAP_CODE_PROFILEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x186,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_CPU_TRAP_CODE_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_DBGDATA_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6459,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBGDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_DBGDATA_2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x645b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBGDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_DBGDATA_3r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x645d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBGDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FER_TRAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FER_TRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FER_TRAP_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1d4,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FER_TRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FIRST_TM_COMMANDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f1,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHB_DBG_FIRST_TM_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_CONSISTENT_HASHING_PROGRAMr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x144,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_DBG_FLP_CONSISTENT_HASHING_PROGRAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FLP_FIFOr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x144,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_DBG_FLP_FIFOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_FIFO_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x148,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_DBG_FLP_FIFOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x143,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNT_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x147,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_DBG_FLP_PACKETS_REJECTED_BY_EGW_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x142,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_PROGRAM_SELECTION_CAM_LINEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FLP_SELECTED_PROGRAMr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_SELECTED_PROGRAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_SELECTED_PROGRAM_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x141,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_SELECTED_PROGRAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FLP_TRAP_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x141,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_TRAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_FLP_TRAP_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x142,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_TRAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_TRAP_0_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x145,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_TRAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_FLP_TRAP_1_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x146,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_FLP_TRAP_1_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x140,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x143,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_IEEE_1588_IDENTIFICATION_CAM_LINEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_Ar */
	soc_block_list[61],
	soc_genreg,
	1,
	0x198,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_A_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1a5,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_Br */
	soc_block_list[61],
	soc_genreg,
	1,
	0x19d,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_B_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1aa,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_Cr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1a2,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_C_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1af,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_Dr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1a7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_LAST_KEY_D_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1b4,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBG_LAST_KEY_Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_LAST_RESOLVED_TRAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c7,
	SOC_REG_FLAG_RO,
	5,
	soc_IHB_DBG_LAST_RESOLVED_TRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_LAST_RESOLVED_TRAP_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1d2,
	SOC_REG_FLAG_RO,
	5,
	soc_IHB_DBG_LAST_RESOLVED_TRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_LAST_TRAP_CHANGE_DESTINATIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_DBG_LAST_TRAP_CHANGE_DESTINATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_LAST_TRAP_CHANGE_DESTINATION_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1d3,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_DBG_LAST_TRAP_CHANGE_DESTINATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_PMF_SELECTED_CAM_LINE_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x196,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_PMF_SELECTED_CAM_LINE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_PMF_SELECTED_CAM_LINE_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x197,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_PMF_SELECTED_CAM_LINE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_PMF_SELECTED_CAM_LINE_0_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1a3,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_PMF_SELECTED_CAM_LINE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_PMF_SELECTED_CAM_LINE_1_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1a4,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_PMF_SELECTED_CAM_LINE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_DBG_PMF_SELECTED_PROGRAMr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x195,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_PMF_SELECTED_PROGRAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DBG_PMF_SELECTED_PROGRAM_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1a2,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DBG_PMF_SELECTED_PROGRAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DEFAULT_LEM_PAYLOADr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x190,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DEFAULT_LEM_PAYLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_DEFAULT_TCAM_ACTIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x18e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_DEFAULT_TCAM_ACTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ECC_1B_ERR_CNTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ECC_2B_ERR_CNTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ECC_ERR_1B_INITIATEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xa6,
	0,
	4,
	soc_IHB_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x9b,
	0,
	4,
	soc_IHB_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ECC_ERR_2B_INITIATEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xa8,
	0,
	4,
	soc_IHB_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x9c,
	0,
	4,
	soc_IHB_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ECMP_LB_KEY_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c2,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_ECMP_LB_KEY_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ECMP_LB_KEY_CFG_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c4,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_ECMP_LB_KEY_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ELK_RESULT_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x145,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_ELK_RESULT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ERROR_INITIATION_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ETHERNET_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x132,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_IHB_ETHERNET_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ETHERNET_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x133,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	16,
	soc_IHB_ETHERNET_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_FC_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_FC_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_FC_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_FC_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_FLP_GENERAL_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_IHB_FLP_GENERAL_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00001fe4, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_FLP_GENERAL_CFG_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	17,
	soc_IHB_FLP_GENERAL_CFG_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001fe4, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_GENERAL_CFGSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x21d,
	0,
	3,
	soc_IHB_GENERAL_CFGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffff3f1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_GOOD_REPLIES_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_GOOD_REPLIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_GTIMERCONFIGURATIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6454,
	0,
	3,
	soc_ECI_GTIMERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_GTIMERTRIGGERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6455,
	0,
	1,
	soc_ECI_GTIMERTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_GTIMER_CONFIGURATIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_GTIMER_TRIGGERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_ICMP_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13d,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_ICMP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_ICMP_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13e,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_ICMP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_IGMP_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13f,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHB_IGMP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_IGNORE_CP_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x194,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_IGNORE_CP_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_IGNORE_CP_CFG_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x196,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_IGNORE_CP_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6440,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDADDRESSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6441,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6442,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDRDDATA_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6430,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDRDDATA_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6432,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDRDDATA_2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6434,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDRDDATA_3r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6436,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDRDDATA_4r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6438,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDWRDATA_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6420,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDWRDATA_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6422,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDWRDATA_2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6424,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDWRDATA_3r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6426,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INDIRECTCOMMANDWRDATA_4r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6428,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INDIRECT_COMMANDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IHB_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INDIRECT_WR_MASKr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x60,
	0,
	1,
	soc_EPNI_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INFO_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_INFO_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INFO_OPCODEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_INFO_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INFO_REPLYr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_INFO_REPLYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INFO_REPLY_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_INFO_REPLY_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INFO_REPLY_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_IHB_INFO_REPLY_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INFO_SEQ_NUMr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x254,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_INFO_SEQ_NUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INTERLAKEN_CFGSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20b,
	0,
	3,
	soc_IHB_INTERLAKEN_CFGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INTERNAL_FIELDS_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_INTERNAL_FIELDS_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INTERRUPTMASKREGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6410,
	0,
	16,
	soc_IHB_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_INTERRUPTREGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6400,
	0,
	15,
	soc_IHB_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000bfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_INTERRUPT_MASK_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10,
	0,
	28,
	soc_IHB_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INTERRUPT_MASK_REGISTER_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10,
	0,
	30,
	soc_IHB_INTERRUPT_MASK_REGISTER_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10,
	0,
	32,
	soc_IHB_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_INTERRUPT_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	28,
	soc_IHB_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INTERRUPT_REGISTER_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	30,
	soc_IHB_INTERRUPT_REGISTER_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INTERRUPT_REGISTER_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	32,
	soc_IHB_INTERRUPT_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_INTERRUPT_REGISTER_TESTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_RTP_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_INVALID_DESTINATIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e9,
	SOC_REG_FLAG_RO,
	3,
	soc_IHB_INVALID_DESTINATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_IN_LIF_UC_RPF_MODEL_IS_STRICTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_IN_LIF_UC_RPF_MODEL_IS_STRICTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_IPV4_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x134,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	20,
	soc_IHB_IPV4_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_IPV4_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x135,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	20,
	soc_IHB_IPV4_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_IPV6_ACTION_PROFILES_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x136,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	24,
	soc_IHB_IPV6_ACTION_PROFILES_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_IPV6_ACTION_PROFILES_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x138,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHB_IPV6_ACTION_PROFILES_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_IPV6_ACTION_PROFILES_0_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x137,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	24,
	soc_IHB_IPV6_ACTION_PROFILES_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_IPV6_ACTION_PROFILES_1_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x139,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHB_IPV6_ACTION_PROFILES_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_KEY_D_XOR_MASKSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x198,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_KEY_D_XOR_MASKSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LAG_LB_KEY_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c1,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHB_LAG_LB_KEY_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LAST_ERROR_SEQUENCE_RXr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_LAST_ERROR_SEQUENCE_RXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_FIFOS_STATUSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e5,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_LBP_FIFOS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_LBP_GENERAL_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_LBP_GENERAL_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x09f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e2,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_LBP_GENERAL_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x0000f081, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_3r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e3,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_LBP_GENERAL_CONFIG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_4r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e4,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LBP_GENERAL_CONFIG_4r_fields,
	SOC_RESET_VAL_DEC(0xfff9fff9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_5r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1fe,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LBP_GENERAL_CONFIG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_6r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1ff,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LBP_GENERAL_CONFIG_6r_fields,
	SOC_RESET_VAL_DEC(0xfffd00fc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_0_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHB_LBP_GENERAL_CONFIG_0_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_0_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e0,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_IHB_LBP_GENERAL_CONFIG_0_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00005000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_1_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_SIGNAL,
	10,
	soc_IHB_LBP_GENERAL_CONFIG_1_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x09f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_4_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e4,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_LBP_GENERAL_CONFIG_4_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000222, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_5_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f8,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LBP_GENERAL_CONFIG_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LBP_GENERAL_CONFIG_6_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f9,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LBP_GENERAL_CONFIG_6r_fields,
	SOC_RESET_VAL_DEC(0xfffd00fc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c0,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_LB_KEY_PARSER_LEAF_CONTEXT_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LEARNING_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11e,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LEARNING_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LEARNING_CFG_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LEARNING_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LEARNS_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_LEARNS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LOOKUPS_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_LOOKUPS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LOOKUP_REPLYr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x240,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_LOOKUP_REPLYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LOOKUP_REPLY_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x240,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_LOOKUP_REPLY_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LOOKUP_REPLY_DATAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x241,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_LOOKUP_REPLY_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LOOKUP_REPLY_DATA_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x241,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	6,
	soc_IHB_LOOKUP_REPLY_DATA_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LOOKUP_REPLY_OPCODEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_LOOKUP_REPLY_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LOOKUP_REPLY_SEQ_NUMr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_LOOKUP_REPLY_SEQ_NUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LPM_QUERY_CNTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x324,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_LPM_QUERY_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LPM_QUERY_CONFIGURATIONr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x320,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHB_LPM_QUERY_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0000091b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LPM_QUERY_KEYr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x321,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_LPM_QUERY_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LPM_QUERY_PAYLOADr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x323,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LPM_QUERY_PAYLOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LSR_ACTION_PROFILEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11d,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_LSR_ACTION_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LSR_ACTION_PROFILE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11e,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_LSR_ACTION_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LSR_ELSP_RANGEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x118,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LSR_ELSP_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LSR_ELSP_RANGE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x119,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_LSR_ELSP_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_LSR_P2P_SERVICE_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_LSR_P2P_SERVICE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_LSR_P2P_SERVICE_CFG_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_LSR_P2P_SERVICE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_MEF_L_2_CP_DROP_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x12a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_MEF_L_2_CP_DROP_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_MEF_L_2_CP_DROP_BITMAP_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x12b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_MEF_L_2_CP_DROP_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_MEF_L_2_CP_PEER_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x122,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_MEF_L_2_CP_PEER_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_MEF_L_2_CP_PEER_BITMAP_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x123,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_MEF_L_2_CP_PEER_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_MPLS_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x139,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_MPLS_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_MPLS_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13a,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_MPLS_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_MPLS_EXP_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_MPLS_EXP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_MPLS_EXP_MAP_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_MPLS_EXP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_NIF_PHYSICAL_ERR_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_NIF_PHYSICAL_ERR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_BFD_MISCONFIGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x113,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OAM_BFD_MISCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_BFD_OVER_IP_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x107,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_OAM_BFD_OVER_IP_CFGr_fields,
	SOC_RESET_VAL_DEC(0x0ec912b0, 0xffffc000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_BFD_YOUR_DISCR_TO_LIF_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x109,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_OAM_BFD_YOUR_DISCR_TO_LIF_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_COUNTER_DISABLE_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x14f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OAM_COUNTER_DISABLE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_COUNTER_INCREMENT_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x112,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_OAM_COUNTER_INCREMENT_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_COUNTER_IN_RANGE_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_OAM_COUNTER_IN_RANGE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_COUNTER_NOT_IN_RANGE_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x111,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_OAM_COUNTER_NOT_IN_RANGE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_COUNTER_RANGEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_OAM_COUNTER_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_DEFAULT_ACC_MEP_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x14d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHB_OAM_DEFAULT_ACC_MEP_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_DEFAULT_COUNTERSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x14a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHB_OAM_DEFAULT_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_DEFAULT_EGRESS_BITMAPSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x14e,
	0,
	2,
	soc_IHB_OAM_DEFAULT_EGRESS_BITMAPSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_ETHERNET_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x106,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_OAM_ETHERNET_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_IDENTIFICATION_ENABLEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x105,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHB_OAM_IDENTIFICATION_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_IN_LIF_PROFILE_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OAM_IN_LIF_PROFILE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_MEP_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10e,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_OAM_MEP_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_MEP_PASSIVE_ACTIVE_ENABLEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x149,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OAM_MEP_PASSIVE_ACTIVE_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_MIP_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10d,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_OAM_MIP_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_PACKET_INJECTED_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x10b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OAM_PACKET_INJECTED_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OAM_SUB_TYPE_MAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f0,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OAM_SUB_TYPE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_CAM_ENTRIES_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x295,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_OEMA_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_DIAGNOSTICSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x286,
	0,
	3,
	soc_IHB_OEMA_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_DIAGNOSTICS_ACCESSED_MODEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x287,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMA_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_DIAGNOSTICS_INDEXr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x288,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMA_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_DIAGNOSTICS_KEYr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x289,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMA_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_DIAGNOSTICS_LOOKUP_RESULTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x28a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_IHB_OEMA_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_DIAGNOSTICS_READ_RESULTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x28c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_ENTRIES_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x294,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_OEMA_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_ERROR_CAM_TABLE_FULL_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x292,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x290,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x291,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_ERROR_TABLE_COHERENCY_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x28f,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x282,
	0,
	4,
	soc_IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x282,
	0,
	5,
	soc_IHB_OEMA_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHB_OEMA_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_INTERRUPT_REGISTER_ONEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHB_OEMA_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1b,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMA_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_KEY_TABLE_ENTRY_LIMITr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x284,
	0,
	1,
	soc_IHB_OEMA_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_LAST_LOOKUPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2a1,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHB_OEMA_LAST_LOOKUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2a0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x283,
	0,
	3,
	soc_IHB_OEMA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_MANAGEMENT_UNIT_FAILUREr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x285,
	SOC_REG_FLAG_RO,
	3,
	soc_IHB_OEMA_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_REQUESTS_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x28e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_OEMA_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_RESET_STATUS_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x280,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_OEMA_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMA_WARNING_INSERTED_EXISTING_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x293,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMA_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_CAM_ENTRIES_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2d5,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_OEMB_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_DIAGNOSTICSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c7,
	0,
	3,
	soc_IHB_OEMB_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_DIAGNOSTICS_ACCESSED_MODEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c8,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMB_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_DIAGNOSTICS_INDEXr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMB_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_DIAGNOSTICS_KEYr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2ca,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMB_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_DIAGNOSTICS_LOOKUP_RESULTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2cb,
	SOC_REG_FLAG_RO,
	4,
	soc_IHB_OEMB_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_DIAGNOSTICS_READ_RESULTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2cc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_ENTRIES_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2d4,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_OEMB_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_ERROR_CAM_TABLE_FULL_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2d2,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2d0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2d1,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_ERROR_TABLE_COHERENCY_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2cf,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c2,
	0,
	4,
	soc_IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c2,
	0,
	5,
	soc_IHB_OEMB_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHB_OEMB_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_INTERRUPT_REGISTER_ONEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHB_OEMB_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_OEMB_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_KEY_TABLE_ENTRY_LIMITr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c4,
	0,
	1,
	soc_IHB_OEMB_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_LAST_LOOKUPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2f1,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHB_OEMB_LAST_LOOKUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2f0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c3,
	0,
	3,
	soc_IHB_OEMB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_MANAGEMENT_UNIT_FAILUREr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c5,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHB_OEMB_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_REQUESTS_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2ce,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_OEMB_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_RESET_STATUS_REGISTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c0,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_OEMB_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OEMB_WARNING_INSERTED_EXISTING_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2d3,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_OEMB_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_OUT_LIF_RANGEr */
	soc_block_list[61],
	soc_genreg,
	3,
	0x182,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_OUT_LIF_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_PACKET_HEADER_SIZE_RANGEr */
	soc_block_list[61],
	soc_genreg,
	3,
	0x190,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_PACKET_HEADER_SIZE_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PACKET_HEADER_SIZE_RANGE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	3,
	0x192,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_PACKET_HEADER_SIZE_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PACKET_SIZEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20d,
	0,
	2,
	soc_IHB_PACKET_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x02000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PARITY_ERR_CNTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_PAR_ERR_INITIATEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_ABOVE_64_BITS,
	135,
	soc_IHB_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_PAR_ERR_MEM_MASKr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x9e,
	SOC_REG_FLAG_ABOVE_64_BITS,
	135,
	soc_IHB_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PAR_ERR_MEM_MASK_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x9e,
	SOC_REG_FLAG_ABOVE_64_BITS,
	137,
	soc_IHB_PAR_ERR_MEM_MASK_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PETRAB_EEI_POP_COMMANDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1e6,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PETRAB_EEI_POP_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_PETRAB_PPH_EEP_SOURCEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1fd,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PETRAB_PPH_EEP_SOURCEr_fields,
	SOC_RESET_VAL_DEC(0x0000fff9, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PETRAB_PPH_EEP_SOURCE_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f7,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PETRAB_PPH_EEP_SOURCEr_fields,
	SOC_RESET_VAL_DEC(0x0000fff9, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_PETRA_OUTLIF_MSB_MAPPEDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1fb,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PETRA_OUTLIF_MSB_MAPPEDr_fields,
	SOC_RESET_VAL_DEC(0x22110004, 0xfedcba98)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PETRA_OUTLIF_MSB_MAPPED_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f5,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PETRA_OUTLIF_MSB_MAPPEDr_fields,
	SOC_RESET_VAL_DEC(0x22110004, 0xfedcba98)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PHY_CHANNEL_CFGSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20c,
	0,
	2,
	soc_IHB_PHY_CHANNEL_CFGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PMF_GENERALr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x185,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHB_PMF_GENERALr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PPH_FHEI_EEI_SIZEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1ee,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PPH_FHEI_EEI_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PPH_FHEI_FWD_SIZEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1ef,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PPH_FHEI_FWD_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PPH_FHEI_IVE_SIZEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1ea,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PPH_FHEI_IVE_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PROTOCOL_TRAPS_PROGRAM_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_PROTOCOL_TRAPS_PROGRAM_SELECT_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_RECEIVE_FIFO_STATUSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	5,
	soc_IHB_RECEIVE_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1ff1ff, 0x01ff1ff1)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0085r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x85,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHB_REG_0090r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0091r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_REG_0092r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0093r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0281r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x281,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0305r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x305,
	0,
	1,
	soc_ECI_REG_00D1r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0307r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x307,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_IHB_REG_0307r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0309r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x309,
	SOC_REG_FLAG_RO,
	1,
	soc_ECI_REG_00F0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_008Ar */
	soc_block_list[61],
	soc_genreg,
	1,
	0x8a,
	0,
	11,
	soc_IHB_REG_008Ar_fields,
	SOC_RESET_VAL_DEC(0x00000141, 0x00000000)
	SOC_RESET_MASK_DEC(0x007dffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_008Br */
	soc_block_list[61],
	soc_genreg,
	1,
	0x8b,
	0,
	1,
	soc_IHB_REG_008Br_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_008Cr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x8c,
	0,
	1,
	soc_EGQ_REG_00DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0090_BCM88650_B0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_0092_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHB_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_009A_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x9b,
	0,
	4,
	soc_REG_0024600r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_009A_2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x9c,
	0,
	4,
	soc_REG_0024600r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00A4_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xa6,
	0,
	4,
	soc_REG_0024600r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00A4_2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xa8,
	0,
	4,
	soc_REG_0024600r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00AAr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_ABOVE_64_BITS,
	137,
	soc_IHB_REG_00AAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00AFr */
	soc_block_list[61],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00B4r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00B5r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00B6r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00B7r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00E0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xe0,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_ECI_REG_0081r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_00E1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0xe1,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_REG_00E1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_028Dr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x28d,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_02C1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2c1,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_02CDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x2cd,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_REG_030Ar */
	soc_block_list[61],
	soc_genreg,
	1,
	0x30a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_REG_030Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_RPF_CFGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_RPF_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_RPF_CFG_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x11c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_RPF_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SA_LOOKUP_RESULT_MAPPINGr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x150,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHB_SA_LOOKUP_RESULT_MAPPINGr_fields,
	SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SBUS_BROADCAST_IDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SBUS_LAST_IN_CHAINr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SEQUENCE_EXPECTEDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_SEQUENCE_EXPECTEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SEQUENCE_TXr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_RO,
	1,
	soc_IHB_SEQUENCE_TXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHB_SPAREREGISTER2r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x6452,
	0,
	2,
	soc_IHB_SPAREREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SPR_CFGSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20a,
	0,
	3,
	soc_IHB_SPR_CFGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_SPR_DLY_CFGSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_IHB_SPR_DLY_CFGSr_fields,
	SOC_RESET_VAL_DEC(0xff0a0000, 0x00000001)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_ACCESS_COUNTERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x30e,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_TCAM_ACCESS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_ACCESS_COUNTER_SELECTORr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x30d,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHB_TCAM_ACCESS_COUNTER_SELECTORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_BANK_BLOCK_OWNERr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x304,
	0,
	1,
	soc_IHB_TCAM_BANK_BLOCK_OWNERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_INTERFACE_ACCESS_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x30c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_TCAM_INTERFACE_ACCESS_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_MANAGER_0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x300,
	0,
	1,
	soc_IHB_TCAM_MANAGER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_MANAGER_1r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x301,
	SOC_REG_FLAG_64_BITS,
	6,
	soc_IHB_TCAM_MANAGER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_MATCH_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x30b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_TCAM_MATCH_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_PROTECTION_ERRORr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x306,
	SOC_REG_FLAG_RO,
	2,
	soc_IHB_TCAM_PROTECTION_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_QUERY_FAILUREr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x30f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	17,
	soc_IHB_TCAM_QUERY_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCAM_RESET_BLOCK_BITMAPr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x303,
	0,
	1,
	soc_IHB_TCAM_RESET_BLOCK_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_TCP_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13b,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHB_TCP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TCP_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13c,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHB_TCP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TOD_LAST_VALUEr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1f1,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHB_TOD_LAST_VALUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_TRANSMIT_CFGSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IHB_TRANSMIT_CFGSr_fields,
	SOC_RESET_VAL_DEC(0x0a0641ea, 0x00000010)
	SOC_RESET_MASK_DEC(0xff1ff1ff, 0x00000011)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TRANSMIT_CFGS_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_IHB_TRANSMIT_CFGS_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0a0641ea, 0x00000010)
	SOC_RESET_MASK_DEC(0xff1ff1ff, 0x0000fff1)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TRANSMIT_FIFO_STATUSr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_IHB_TRANSMIT_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1ff1ff, 0x00001ff1)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_TRAP_IF_ACCESSEDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c3,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_TRAP_IF_ACCESSEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TRAP_IF_ACCESSED_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x1c5,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_TRAP_IF_ACCESSEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_TX_APP_PREFIXr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_TX_APP_PREFIXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_UDP_ACTION_PROFILESr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13c,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_UDP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_UDP_ACTION_PROFILES_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x13d,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHB_UDP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHB_VID_VALIDr */
	soc_block_list[61],
	soc_genreg,
	1,
	0x193,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_VID_VALIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHB_VID_VALID_BCM88660_A0r */
	soc_block_list[61],
	soc_genreg,
	1,
	0x195,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHB_VID_VALIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IHG_LOOKUPr */
	soc_block_list[7],
	soc_portreg,
	1,
	0x2000019,
	0,
	8,
	soc_IHG_LOOKUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000100,
	0,
	6,
	soc_IHG_LOOKUP_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000001,
	0,
	6,
	soc_IHG_LOOKUP_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x8000100,
	0,
	5,
	soc_IHG_LOOKUP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	74,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000001,
	0,
	6,
	soc_IHG_LOOKUP_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000001,
	0,
	6,
	soc_IHG_LOOKUP_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000100,
	0,
	5,
	soc_IHG_LOOKUP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000001,
	0,
	7,
	soc_IHG_LOOKUP_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000601,
	0,
	5,
	soc_IHG_LOOKUP_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IHG_LOOKUP_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_IHG_LOOKUP_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IHIGIG_CONTROLr */
	soc_block_list[7],
	soc_portreg,
	1,
	0x100000b,
	0,
	1,
	soc_IHIGIG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IHOLDr */
	soc_block_list[135],
	soc_portreg,
	8,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	0,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_AUTHSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fb8,
	SOC_REG_FLAG_RO,
	5,
	soc_IHOST_A9CPU0_AUTHSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BCR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010140,
	0,
	8,
	soc_IHOST_A9CPU0_BCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BCR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010144,
	0,
	8,
	soc_IHOST_A9CPU0_BCR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BCR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010148,
	0,
	8,
	soc_IHOST_A9CPU0_BCR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BCR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901014c,
	0,
	8,
	soc_IHOST_A9CPU0_BCR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BCR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010150,
	0,
	8,
	soc_IHOST_A9CPU0_BCR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BCR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010154,
	0,
	8,
	soc_IHOST_A9CPU0_BCR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BVR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010100,
	0,
	1,
	soc_IHOST_A9CPU0_BVR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010104,
	0,
	1,
	soc_IHOST_A9CPU0_BVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010108,
	0,
	1,
	soc_IHOST_A9CPU0_BVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BVR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901010c,
	0,
	1,
	soc_IHOST_A9CPU0_BVR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BVR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010110,
	0,
	1,
	soc_IHOST_A9CPU0_BVR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_BVR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010114,
	0,
	1,
	soc_IHOST_A9CPU0_BVR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_CLAIMCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fa4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_CLAIMCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_CLAIMSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fa0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_CLAIMSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_COMPID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_COMPID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_COMPID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_COMPID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_DEVTYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fcc,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CPU0_DEVTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_DIDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010000,
	SOC_REG_FLAG_RO,
	10,
	soc_IHOST_A9CPU0_DIDRr_fields,
	SOC_RESET_VAL_DEC(0x35137030, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_DRCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010090,
	0,
	5,
	soc_IHOST_A9CPU0_DRCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_DSCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010088,
	0,
	24,
	soc_IHOST_A9CPU0_DSCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x6f3fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_DTRRXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010080,
	0,
	1,
	soc_IHOST_A9CPU0_DTRRXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_DTRTXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901008c,
	0,
	1,
	soc_IHOST_A9CPU0_DTRTXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_ICTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010f00,
	0,
	2,
	soc_IHOST_A9CPU0_ICTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_LOCKACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_ETB_LOCK_ACCESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_LOCKSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fb4,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9CPU0_LOCKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PCSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010084,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PCSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PERID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PERID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fe4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID1r_fields,
	SOC_RESET_VAL_DEC(0x000000bc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PERID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fe8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID2r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PERID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PERID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010fd0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PRCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010310,
	0,
	2,
	soc_IHOST_A9CPU0_PRCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_PRSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010314,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9CPU0_PRSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_VCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901001c,
	0,
	13,
	soc_IHOST_A9CPU0_VCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xde00dfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WCR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190101c0,
	0,
	9,
	soc_IHOST_A9CPU0_WCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WCR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190101c4,
	0,
	9,
	soc_IHOST_A9CPU0_WCR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WCR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190101c8,
	0,
	9,
	soc_IHOST_A9CPU0_WCR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WCR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190101cc,
	0,
	9,
	soc_IHOST_A9CPU0_WCR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WCR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190101d0,
	0,
	9,
	soc_IHOST_A9CPU0_WCR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WCR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190101d4,
	0,
	9,
	soc_IHOST_A9CPU0_WCR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WFARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010018,
	0,
	2,
	soc_IHOST_A9CPU0_WFARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WVR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010180,
	0,
	2,
	soc_IHOST_A9CPU0_WVR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010184,
	0,
	2,
	soc_IHOST_A9CPU0_WVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010188,
	0,
	2,
	soc_IHOST_A9CPU0_WVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WVR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901018c,
	0,
	2,
	soc_IHOST_A9CPU0_WVR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WVR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010190,
	0,
	2,
	soc_IHOST_A9CPU0_WVR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU0_WVR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19010194,
	0,
	2,
	soc_IHOST_A9CPU0_WVR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_AUTHSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fb8,
	SOC_REG_FLAG_RO,
	5,
	soc_IHOST_A9CPU0_AUTHSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BCR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014140,
	0,
	8,
	soc_IHOST_A9CPU0_BCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BCR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014144,
	0,
	8,
	soc_IHOST_A9CPU0_BCR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BCR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014148,
	0,
	8,
	soc_IHOST_A9CPU0_BCR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BCR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901414c,
	0,
	8,
	soc_IHOST_A9CPU0_BCR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BCR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014150,
	0,
	8,
	soc_IHOST_A9CPU0_BCR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BCR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014154,
	0,
	8,
	soc_IHOST_A9CPU0_BCR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f7fc1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BVR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014100,
	0,
	1,
	soc_IHOST_A9CPU0_BVR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014104,
	0,
	1,
	soc_IHOST_A9CPU0_BVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014108,
	0,
	1,
	soc_IHOST_A9CPU0_BVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BVR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901410c,
	0,
	1,
	soc_IHOST_A9CPU0_BVR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BVR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014110,
	0,
	1,
	soc_IHOST_A9CPU0_BVR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_BVR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014114,
	0,
	1,
	soc_IHOST_A9CPU0_BVR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_CLAIMCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fa4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_CLAIMCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_CLAIMSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fa0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_CLAIMSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_COMPID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_COMPID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_COMPID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_COMPID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_DEVTYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fcc,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CPU0_DEVTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000015, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_DIDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014000,
	SOC_REG_FLAG_RO,
	10,
	soc_IHOST_A9CPU0_DIDRr_fields,
	SOC_RESET_VAL_DEC(0x35137030, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_DRCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014090,
	0,
	5,
	soc_IHOST_A9CPU0_DRCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_DSCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014088,
	0,
	24,
	soc_IHOST_A9CPU0_DSCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x6f3fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_DTRRXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014080,
	0,
	1,
	soc_IHOST_A9CPU0_DTRRXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_DTRTXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901408c,
	0,
	1,
	soc_IHOST_A9CPU0_DTRTXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_ICTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014f00,
	0,
	2,
	soc_IHOST_A9CPU0_ICTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_LOCKACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_ETB_LOCK_ACCESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_LOCKSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fb4,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9CPU0_LOCKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PCSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014084,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PCSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PERID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PERID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fe4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID1r_fields,
	SOC_RESET_VAL_DEC(0x000000bc, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PERID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fe8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID2r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PERID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PERID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014fd0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PRCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014310,
	0,
	2,
	soc_IHOST_A9CPU0_PRCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_PRSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014314,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9CPU0_PRSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_VCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901401c,
	0,
	13,
	soc_IHOST_A9CPU0_VCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xde00dfff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WCR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190141c0,
	0,
	9,
	soc_IHOST_A9CPU0_WCR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WCR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190141c4,
	0,
	9,
	soc_IHOST_A9CPU0_WCR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WCR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190141c8,
	0,
	9,
	soc_IHOST_A9CPU0_WCR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WCR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190141cc,
	0,
	9,
	soc_IHOST_A9CPU0_WCR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WCR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190141d0,
	0,
	9,
	soc_IHOST_A9CPU0_WCR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WCR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190141d4,
	0,
	9,
	soc_IHOST_A9CPU0_WCR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WFARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014018,
	0,
	2,
	soc_IHOST_A9CPU0_WFARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WVR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014180,
	0,
	2,
	soc_IHOST_A9CPU0_WVR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014184,
	0,
	2,
	soc_IHOST_A9CPU0_WVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014188,
	0,
	2,
	soc_IHOST_A9CPU0_WVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WVR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901418c,
	0,
	2,
	soc_IHOST_A9CPU0_WVR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WVR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014190,
	0,
	2,
	soc_IHOST_A9CPU0_WVR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CPU1_WVR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19014194,
	0,
	2,
	soc_IHOST_A9CPU0_WVR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ASICCTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013144,
	0,
	7,
	soc_IHOST_A9CTI0_ASICCTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_AUTHSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fb8,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CTI0_AUTHSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CLAIMCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fa4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CLAIMCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CLAIMSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fa0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CLAIMSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_COMPID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_COMPID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_COMPID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_COMPID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIAPPCLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013018,
	0,
	2,
	soc_IHOST_A9CTI0_CTIAPPCLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIAPPPULSEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901301c,
	0,
	2,
	soc_IHOST_A9CTI0_CTIAPPPULSEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIAPPSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013014,
	0,
	2,
	soc_IHOST_A9CTI0_CTIAPPSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTICHGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013140,
	0,
	5,
	soc_IHOST_A9CTI0_CTICHGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTICHINSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013138,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTICHINSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTICHOUTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901313c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTICHOUTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTICONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013000,
	0,
	2,
	soc_IHOST_A9CTI0_CTICONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013020,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013024,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013028,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901302c,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013030,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013034,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013038,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINEN7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901303c,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIINTACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013010,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINTACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130a0,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130a4,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130a8,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130ac,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130b0,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130b4,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130b8,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTIOUTEN7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190130bc,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTITRIGINSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013130,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTITRIGINSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_CTITRIGOUTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013134,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTITRIGOUTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_DEVIDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fc8,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9CTI0_DEVIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_DEVTYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fcc,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CTI0_DEVTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ICTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013f00,
	0,
	2,
	soc_IHOST_A9CPU0_ICTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITCHINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ef4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_ITCHINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITCHINACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013edc,
	0,
	2,
	soc_IHOST_A9CTI0_ITCHINACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITCHOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ee4,
	0,
	2,
	soc_IHOST_A9CTI0_ITCHOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITCHOUTACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013eec,
	0,
	2,
	soc_IHOST_A9CTI0_ITCHOUTACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITTRIGINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ef8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_ITTRIGINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITTRIGINACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ee0,
	0,
	2,
	soc_IHOST_A9CTI0_ITTRIGINACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITTRIGOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ee8,
	0,
	2,
	soc_IHOST_A9CTI0_ITTRIGOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_ITTRIGOUTACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013ef0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_ITTRIGOUTACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_LOCKACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_ETB_LOCK_ACCESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_LOCKSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fb4,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CTI0_LOCKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_PERID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_PERID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fe4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID1r_fields,
	SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_PERID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fe8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID2r_fields,
	SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_PERID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI0_PERID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19013fd0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ASICCTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017144,
	0,
	7,
	soc_IHOST_A9CTI0_ASICCTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_AUTHSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fb8,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CTI0_AUTHSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CLAIMCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fa4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CLAIMCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CLAIMSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fa0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CLAIMSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_COMPID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_COMPID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_COMPID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_COMPID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIAPPCLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017018,
	0,
	2,
	soc_IHOST_A9CTI0_CTIAPPCLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIAPPPULSEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901701c,
	0,
	2,
	soc_IHOST_A9CTI0_CTIAPPPULSEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIAPPSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017014,
	0,
	2,
	soc_IHOST_A9CTI0_CTIAPPSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTICHGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017140,
	0,
	5,
	soc_IHOST_A9CTI0_CTICHGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTICHINSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017138,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTICHINSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTICHOUTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901713c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTICHOUTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTICONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017000,
	0,
	2,
	soc_IHOST_A9CTI0_CTICONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017020,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017024,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017028,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901702c,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017030,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017034,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017038,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINEN7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901703c,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINEN7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIINTACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017010,
	0,
	2,
	soc_IHOST_A9CTI0_CTIINTACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170a0,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170a4,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170a8,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170ac,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170b0,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170b4,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170b8,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTIOUTEN7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190170bc,
	0,
	2,
	soc_IHOST_A9CTI0_CTIOUTEN7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTITRIGINSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017130,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTITRIGINSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_CTITRIGOUTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017134,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_CTITRIGOUTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_DEVIDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fc8,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9CTI0_DEVIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_DEVTYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fcc,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CTI0_DEVTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ICTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017f00,
	0,
	2,
	soc_IHOST_A9CPU0_ICTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITCHINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ef4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_ITCHINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITCHINACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017edc,
	0,
	2,
	soc_IHOST_A9CTI0_ITCHINACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITCHOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ee4,
	0,
	2,
	soc_IHOST_A9CTI0_ITCHOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITCHOUTACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017eec,
	0,
	2,
	soc_IHOST_A9CTI0_ITCHOUTACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITTRIGINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ef8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_ITTRIGINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITTRIGINACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ee0,
	0,
	2,
	soc_IHOST_A9CTI0_ITTRIGINACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITTRIGOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ee8,
	0,
	2,
	soc_IHOST_A9CTI0_ITTRIGOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_ITTRIGOUTACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017ef0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_ITTRIGOUTACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_LOCKACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_ETB_LOCK_ACCESS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_LOCKSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fb4,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9CTI0_LOCKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_PERID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_PERID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fe4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID1r_fields,
	SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_PERID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fe8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID2r_fields,
	SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_PERID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9CTI1_PERID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19017fd0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMCCNTRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901107c,
	0,
	1,
	soc_IHOST_A9PMU0_PMCCNTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMCNTENCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011c20,
	0,
	3,
	soc_IHOST_A9PMU0_PMCNTENCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMCNTENSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011c00,
	0,
	3,
	soc_IHOST_A9PMU0_PMCNTENSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011e04,
	0,
	10,
	soc_IHOST_A9PMU0_PMCRr_fields,
	SOC_RESET_VAL_DEC(0x41093000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMEVCNTR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011000,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMEVCNTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011004,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMEVCNTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011008,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMEVCNTR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901100c,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMEVCNTR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011010,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMEVCNTR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011014,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMINTENCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011c60,
	0,
	3,
	soc_IHOST_A9PMU0_PMINTENCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMINTENSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011c40,
	0,
	3,
	soc_IHOST_A9PMU0_PMINTENSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMOVSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011c80,
	0,
	3,
	soc_IHOST_A9PMU0_PMOVSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMSWINCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011ca0,
	0,
	2,
	soc_IHOST_A9PMU0_PMSWINCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMUSERENRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011e08,
	0,
	2,
	soc_IHOST_A9PMU0_PMUSERENRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMXEVTYPER0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011400,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMXEVTYPER1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011404,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMXEVTYPER2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011408,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMXEVTYPER3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901140c,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMXEVTYPER4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011410,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU0_PMXEVTYPER5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19011414,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMCCNTRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901507c,
	0,
	1,
	soc_IHOST_A9PMU0_PMCCNTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMCNTENCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015c20,
	0,
	3,
	soc_IHOST_A9PMU0_PMCNTENCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMCNTENSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015c00,
	0,
	3,
	soc_IHOST_A9PMU0_PMCNTENSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015e04,
	0,
	10,
	soc_IHOST_A9PMU0_PMCRr_fields,
	SOC_RESET_VAL_DEC(0x41093000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMEVCNTR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015000,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMEVCNTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015004,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMEVCNTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015008,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMEVCNTR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901500c,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMEVCNTR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015010,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMEVCNTR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015014,
	0,
	1,
	soc_IHOST_A9PMU0_PMEVCNTR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMINTENCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015c60,
	0,
	3,
	soc_IHOST_A9PMU0_PMINTENCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMINTENSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015c40,
	0,
	3,
	soc_IHOST_A9PMU0_PMINTENSETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMOVSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015c80,
	0,
	3,
	soc_IHOST_A9PMU0_PMOVSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMSWINCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015ca0,
	0,
	2,
	soc_IHOST_A9PMU0_PMSWINCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMUSERENRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015e08,
	0,
	2,
	soc_IHOST_A9PMU0_PMUSERENRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMXEVTYPER0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015400,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMXEVTYPER1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015404,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMXEVTYPER2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015408,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMXEVTYPER3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901540c,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMXEVTYPER4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015410,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PMU1_PMXEVTYPER5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19015414,
	0,
	2,
	soc_IHOST_A9PMU0_PMXEVTYPER5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_COMPID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_COMPID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_COMPID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_COMPID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012080,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012084,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012088,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901208c,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012090,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012094,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012098,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACTR8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901209c,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012040,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012044,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012048,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901204c,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012050,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012054,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012058,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMACVR8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901205c,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMAUXCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121fc,
	0,
	5,
	soc_IHOST_A9PTM0_ETMAUXCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCCERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121e8,
	SOC_REG_FLAG_RO,
	9,
	soc_IHOST_A9PTM0_ETMCCERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03c0ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012004,
	SOC_REG_FLAG_RO,
	13,
	soc_IHOST_A9PTM0_ETMCCRr_fields,
	SOC_RESET_VAL_DEC(0x8d294004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCIDCMRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121bc,
	0,
	1,
	soc_IHOST_A9PTM0_ETMCIDCMRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCIDCVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121b0,
	0,
	1,
	soc_IHOST_A9PTM0_ETMCIDCVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTENR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012150,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTENR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTENR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012154,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTENR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTRLDEVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012160,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTRLDEVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTRLDEVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012164,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTRLDEVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTRLDVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012140,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTRLDVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTRLDVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012144,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTRLDVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012170,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCNTVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012174,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012000,
	0,
	11,
	soc_IHOST_A9PTM0_ETMCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3e00d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMEXTINSELRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121ec,
	0,
	3,
	soc_IHOST_A9PTM0_ETMEXTINSELRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMEXTOUTEVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121a0,
	0,
	4,
	soc_IHOST_A9PTM0_ETMEXTOUTEVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMEXTOUTEVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121a4,
	0,
	4,
	soc_IHOST_A9PTM0_ETMEXTOUTEVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMIDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121e4,
	SOC_REG_FLAG_RO,
	7,
	soc_IHOST_A9PTM0_ETMIDRr_fields,
	SOC_RESET_VAL_DEC(0x410c0301, 0x00000000)
	SOC_RESET_MASK_DEC(0xff0fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMPDSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012314,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012014,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9PTM0_ETMSCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQ12EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012180,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ12EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQ13EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012194,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ13EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQ21EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012184,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ21EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQ23EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012188,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ23EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQ31EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901218c,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ31EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQ32EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012190,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ32EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSQRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901219c,
	0,
	2,
	soc_IHOST_A9PTM0_ETMSQRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012010,
	0,
	2,
	soc_IHOST_A9PTM0_ETMSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSSCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012018,
	0,
	3,
	soc_IHOST_A9PTM0_ETMSSCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMSYNCFRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121e0,
	0,
	2,
	soc_IHOST_A9PTM0_ETMSYNCFRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMTECR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012024,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTECR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMTEEVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012020,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTEEVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMTRACEIDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012200,
	0,
	2,
	soc_IHOST_A9PTM0_ETMTRACEIDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMTRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012008,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ETMTSEVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190121f8,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTSEVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITATBCTR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ef8,
	0,
	4,
	soc_IHOST_A9PTM0_ITATBCTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITATBCTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ef4,
	0,
	2,
	soc_IHOST_A9PTM0_ITATBCTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITATBCTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ef0,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9PTM0_ITATBCTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITATBDATA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012eec,
	0,
	2,
	soc_IHOST_A9PTM0_ITATBDATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012f00,
	0,
	2,
	soc_IHOST_A9PTM0_ITCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITMISCINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ee0,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9PTM0_ITMISCINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITMISCOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012edc,
	0,
	4,
	soc_IHOST_A9PTM0_ITMISCOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000033f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_ITTRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012ee8,
	0,
	2,
	soc_IHOST_A9PTM0_ITTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_PERID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9PTM0_PERID0r_fields,
	SOC_RESET_VAL_DEC(0x00000050, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_PERID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012fe4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID1r_fields,
	SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_PERID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012fe8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9PTM0_PERID2r_fields,
	SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_PERID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM0_PERID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19012fd0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_COMPID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_COMPID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_COMPID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_COMPID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_COMPID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016080,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016084,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016088,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901608c,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016090,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016094,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016098,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACTR8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901609c,
	0,
	4,
	soc_IHOST_A9PTM0_ETMACTR8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016040,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016044,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016048,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901604c,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016050,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016054,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016058,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMACVR8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901605c,
	0,
	1,
	soc_IHOST_A9PTM0_ETMACVR8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMAUXCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161fc,
	0,
	5,
	soc_IHOST_A9PTM0_ETMAUXCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCCERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161e8,
	SOC_REG_FLAG_RO,
	9,
	soc_IHOST_A9PTM0_ETMCCERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03c0ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016004,
	SOC_REG_FLAG_RO,
	13,
	soc_IHOST_A9PTM0_ETMCCRr_fields,
	SOC_RESET_VAL_DEC(0x8d294004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCIDCMRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161bc,
	0,
	1,
	soc_IHOST_A9PTM0_ETMCIDCMRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCIDCVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161b0,
	0,
	1,
	soc_IHOST_A9PTM0_ETMCIDCVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTENR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016150,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTENR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTENR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016154,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTENR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTRLDEVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016160,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTRLDEVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTRLDEVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016164,
	0,
	4,
	soc_IHOST_A9PTM0_ETMCNTRLDEVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTRLDVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016140,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTRLDVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTRLDVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016144,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTRLDVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016170,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCNTVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016174,
	0,
	2,
	soc_IHOST_A9PTM0_ETMCNTVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016000,
	0,
	11,
	soc_IHOST_A9PTM0_ETMCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3e00d7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMEXTINSELRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161ec,
	0,
	3,
	soc_IHOST_A9PTM0_ETMEXTINSELRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMEXTOUTEVR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161a0,
	0,
	4,
	soc_IHOST_A9PTM0_ETMEXTOUTEVR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMEXTOUTEVR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161a4,
	0,
	4,
	soc_IHOST_A9PTM0_ETMEXTOUTEVR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMIDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161e4,
	SOC_REG_FLAG_RO,
	7,
	soc_IHOST_A9PTM0_ETMIDRr_fields,
	SOC_RESET_VAL_DEC(0x410c0301, 0x00000000)
	SOC_RESET_MASK_DEC(0xff0fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMPDSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016314,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016014,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9PTM0_ETMSCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQ12EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016180,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ12EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQ13EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016194,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ13EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQ21EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016184,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ21EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQ23EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016188,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ23EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQ31EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901618c,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ31EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQ32EVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016190,
	0,
	4,
	soc_IHOST_A9PTM0_ETMSQ32EVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSQRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1901619c,
	0,
	2,
	soc_IHOST_A9PTM0_ETMSQRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016010,
	0,
	2,
	soc_IHOST_A9PTM0_ETMSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSSCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016018,
	0,
	3,
	soc_IHOST_A9PTM0_ETMSSCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMSYNCFRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161e0,
	0,
	2,
	soc_IHOST_A9PTM0_ETMSYNCFRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMTECR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016024,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTECR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMTEEVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016020,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTEEVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMTRACEIDRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016200,
	0,
	2,
	soc_IHOST_A9PTM0_ETMTRACEIDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMTRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016008,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ETMTSEVRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190161f8,
	0,
	4,
	soc_IHOST_A9PTM0_ETMTSEVRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITATBCTR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ef8,
	0,
	4,
	soc_IHOST_A9PTM0_ITATBCTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITATBCTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ef4,
	0,
	2,
	soc_IHOST_A9PTM0_ITATBCTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITATBCTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ef0,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_A9PTM0_ITATBCTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITATBDATA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016eec,
	0,
	2,
	soc_IHOST_A9PTM0_ITATBDATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016f00,
	0,
	2,
	soc_IHOST_A9PTM0_ITCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITMISCINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ee0,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_A9PTM0_ITMISCINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITMISCOUTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016edc,
	0,
	4,
	soc_IHOST_A9PTM0_ITMISCOUTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000033f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_ITTRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016ee8,
	0,
	2,
	soc_IHOST_A9PTM0_ITTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_PERID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9PTM0_PERID0r_fields,
	SOC_RESET_VAL_DEC(0x00000050, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_PERID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016fe4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CTI0_PERID1r_fields,
	SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_PERID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016fe8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9PTM0_PERID2r_fields,
	SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_PERID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_A9PTM1_PERID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19016fd0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_A9CPU0_PERID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_AUTHSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fb8,
	SOC_REG_FLAG_RO,
	5,
	soc_IHOST_ARM_FUNNEL_AUTHSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_CLAIM_TAG_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fa4,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_CLAIM_TAG_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_CLAIM_TAG_SETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fa0,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_CLAIM_TAG_SETr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_COMPONENT_ID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_ARM_FUNNEL_COMPONENT_ID0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_COMPONENT_ID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ff4,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_ARM_FUNNEL_COMPONENT_ID1r_fields,
	SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_COMPONENT_ID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_ARM_FUNNEL_COMPONENT_ID2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_COMPONENT_ID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_ARM_FUNNEL_COMPONENT_ID3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_DEVICE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fc8,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_ARM_FUNNEL_DEVICE_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000028, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_DEVICE_TYPE_IDENTIFIERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fcc,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_ARM_FUNNEL_DEVICE_TYPE_IDENTIFIERr_fields,
	SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_FUNNEL_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006000,
	0,
	10,
	soc_IHOST_ARM_FUNNEL_FUNNEL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000300, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_ITATBCTR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ef8,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_ITATBCTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_ITATBCTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ef4,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_ITATBCTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_ITATBCTR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006ef0,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_ITATBCTR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_ITATBDATA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006eec,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_ITATBDATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_ITCTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006f00,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_ITCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_LOCKACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_ARM_FUNNEL_LOCKACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_LOCKSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fb4,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_ARM_FUNNEL_LOCKSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fe0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_ARM_FUNNEL_PERIPHERAL_ID0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fe4,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_ARM_FUNNEL_PERIPHERAL_ID1r_fields,
	SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fe8,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_ARM_FUNNEL_PERIPHERAL_ID2r_fields,
	SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fec,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_ARM_FUNNEL_PERIPHERAL_ID3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fd0,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_ARM_FUNNEL_PERIPHERAL_ID4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fd4,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fd8,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PERIPHERAL_ID7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006fdc,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_ARM_FUNNEL_PRIORITY_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19006004,
	0,
	9,
	soc_IHOST_ARM_FUNNEL_PRIORITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00fac688, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007088,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007098,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_ADDRLOW_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007084,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRLOW_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_ADDRLOW_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007094,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRLOW_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_ARBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007030,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_ARBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_ARCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900701c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_ARCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_AWBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900702c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_AWBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_AWCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007018,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_AWCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_BBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900703c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_BBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_BCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007028,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_BCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_CMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900700c,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007000,
	0,
	18,
	soc_IHOST_AXITRACE_ACP_ATM_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_FILTER_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007080,
	0,
	9,
	soc_IHOST_AXITRACE_ACP_ATM_FILTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_FILTER_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007090,
	0,
	9,
	soc_IHOST_AXITRACE_ACP_ATM_FILTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_OUTIDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007008,
	0,
	3,
	soc_IHOST_AXITRACE_ACP_ATM_OUTIDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007038,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007024,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RDBEATSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900705c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDBEATSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RDCMDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007014,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDCMDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RDMAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007054,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_RDMAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RDMINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900704c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_RDMINr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RDOUTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007064,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDOUTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_RDSUMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007044,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDSUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007004,
	SOC_REG_FLAG_RO,
	11,
	soc_IHOST_AXITRACE_ACP_ATM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007034,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007020,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WRBEATSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007058,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRBEATSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WRCMDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007010,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRCMDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WRMAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007050,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_WRMAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WRMINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007048,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_WRMINr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WROUTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007060,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WROUTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_ACP_ATM_WRSUMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19007040,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRSUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_ADDRHIGH_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003088,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_ADDRHIGH_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003098,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_ADDRLOW_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003084,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRLOW_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_ADDRLOW_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003094,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRLOW_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_ARBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003030,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_ARBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_ARCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900301c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_ARCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_AWBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900302c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_AWBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_AWCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003018,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_AWCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_BBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900303c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_BBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_BCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003028,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_BCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_CMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900300c,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003000,
	0,
	18,
	soc_IHOST_AXITRACE_ACP_ATM_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_FILTER_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003080,
	0,
	9,
	soc_IHOST_AXITRACE_ACP_ATM_FILTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_FILTER_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003090,
	0,
	9,
	soc_IHOST_AXITRACE_ACP_ATM_FILTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_OUTIDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003008,
	0,
	3,
	soc_IHOST_AXITRACE_ACP_ATM_OUTIDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003038,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003024,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RDBEATSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900305c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDBEATSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RDCMDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003014,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDCMDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RDMAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003054,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_RDMAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RDMINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900304c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_RDMINr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RDOUTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003064,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDOUTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_RDSUMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003044,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDSUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003004,
	SOC_REG_FLAG_RO,
	11,
	soc_IHOST_AXITRACE_ACP_ATM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003034,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003020,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WRBEATSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003058,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRBEATSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WRCMDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003010,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRCMDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WRMAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003050,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_WRMAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WRMINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003048,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_WRMINr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WROUTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003060,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WROUTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M0_ATM_WRSUMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19003040,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRSUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRHIGH_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004088,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRHIGH_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004098,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRHIGH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRHIGH_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190040a8,
	0,
	2,
	soc_IHOST_AXITRACE_M1_ATM_ADDRHIGH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRHIGH_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190040b8,
	0,
	2,
	soc_IHOST_AXITRACE_M1_ATM_ADDRHIGH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRLOW_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004084,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRLOW_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRLOW_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004094,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_ADDRLOW_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRLOW_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190040a4,
	0,
	2,
	soc_IHOST_AXITRACE_M1_ATM_ADDRLOW_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ADDRLOW_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190040b4,
	0,
	2,
	soc_IHOST_AXITRACE_M1_ATM_ADDRLOW_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ARBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004030,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_ARBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_ARCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900401c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_ARCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_AWBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900402c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_AWBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_AWCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004018,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_AWCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_BBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900403c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_BBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_BCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004028,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_BCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_CMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900400c,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004000,
	0,
	18,
	soc_IHOST_AXITRACE_ACP_ATM_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_FILTER_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004080,
	0,
	9,
	soc_IHOST_AXITRACE_ACP_ATM_FILTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_FILTER_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004090,
	0,
	9,
	soc_IHOST_AXITRACE_ACP_ATM_FILTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_FILTER_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190040a0,
	0,
	9,
	soc_IHOST_AXITRACE_M1_ATM_FILTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_FILTER_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190040b0,
	0,
	9,
	soc_IHOST_AXITRACE_M1_ATM_FILTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_OUTIDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004008,
	0,
	3,
	soc_IHOST_AXITRACE_ACP_ATM_OUTIDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004038,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004024,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RDBEATSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900405c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDBEATSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RDCMDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004014,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDCMDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RDMAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004054,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_RDMAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RDMINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900404c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_RDMINr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RDOUTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004064,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDOUTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_RDSUMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004044,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_RDSUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004004,
	SOC_REG_FLAG_RO,
	11,
	soc_IHOST_AXITRACE_ACP_ATM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WBUSYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004034,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WBUSYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WCYCLESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004020,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WCYCLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WRBEATSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004058,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRBEATSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WRCMDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004010,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRCMDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WRMAXr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004050,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_WRMAXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WRMINr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004048,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_WRMINr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WROUTSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004060,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WROUTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_AXITRACE_M1_ATM_WRSUMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19004040,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_AXITRACE_ACP_ATM_WRSUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_ALIAS_BIN_PT_NSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902011c,
	0,
	2,
	soc_IHOST_GICCPU_ALIAS_BIN_PT_NSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_BIN_PTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020108,
	0,
	2,
	soc_IHOST_GICCPU_BIN_PTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020100,
	0,
	2,
	soc_IHOST_ARM_FUNNEL_ITATBDATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_CPU_IDENTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190201fc,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_GICCPU_CPU_IDENTr_fields,
	SOC_RESET_VAL_DEC(0x39010000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_EOIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020110,
	0,
	3,
	soc_IHOST_GICCPU_EOIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_HI_PENDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020118,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICCPU_HI_PENDr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_INTEG_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020154,
	SOC_REG_FLAG_RO,
	32,
	soc_IHOST_GICCPU_INTEG_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_INTEG_MATCHr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020150,
	SOC_REG_FLAG_RO,
	32,
	soc_IHOST_GICCPU_INTEG_MATCHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_INT_ACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902010c,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICCPU_INT_ACKr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_INT_CFGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020140,
	0,
	2,
	soc_IHOST_GICCPU_INT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_INT_FIQ_SETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020144,
	0,
	3,
	soc_IHOST_GICCPU_INT_FIQ_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_PRIORITY_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020104,
	0,
	2,
	soc_IHOST_GICCPU_PRIORITY_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICCPU_RUN_PRIORITYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020114,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICCPU_RUN_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021300,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021304,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021308,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902130c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021310,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021314,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021318,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ACTIVE_STATUS7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902131c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_ACTIVE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_DIST_IDENT_REGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021008,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICDIST_DIST_IDENT_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021180,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021184,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021188,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902118c,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021190,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021194,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021198,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_CLR7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902119c,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_Sr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021000,
	0,
	2,
	soc_IHOST_GICDIST_ENABLE_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021100,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021104,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021108,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902110c,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021110,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021114,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021118,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_ENABLE_SET7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902111c,
	0,
	1,
	soc_IHOST_GICDIST_ENABLE_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_IC_TYPE_REGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021004,
	SOC_REG_FLAG_RO,
	5,
	soc_IHOST_GICDIST_IC_TYPE_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c00,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c04,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c08,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c0c,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c10,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c14,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c18,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c1c,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c20,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c24,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c28,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c2c,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c30,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c34,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c38,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_CONFIG15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021c3c,
	0,
	1,
	soc_IHOST_GICDIST_INT_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021080,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021084,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021088,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902108c,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021090,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021094,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021098,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_INT_SECURITY7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902109c,
	0,
	1,
	soc_IHOST_GICDIST_INT_SECURITY0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PCELL_ID_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021ff0,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_0r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PCELL_ID_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021ff4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_1r_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PCELL_ID_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021ff8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_2r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PCELL_ID_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021ffc,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PCELL_ID_3r_fields,
	SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021280,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021284,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021288,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902128c,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021290,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021294,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021298,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_CLR7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902129c,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_CLR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021200,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021204,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021208,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902120c,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021210,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021214,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021218,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PENDING_SET7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902121c,
	0,
	1,
	soc_IHOST_GICDIST_PENDING_SET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fd4,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICDIST_PERIPH_ID_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fd8,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICDIST_PERIPH_ID_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fdc,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICDIST_PERIPH_ID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fe0,
	SOC_REG_FLAG_RO,
	3,
	soc_IHOST_GICDIST_PERIPH_ID_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fe4,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_GICDIST_PERIPH_ID_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fe8,
	SOC_REG_FLAG_RO,
	5,
	soc_IHOST_GICDIST_PERIPH_ID_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PERIPH_ID_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021fec,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PERIPH_ID_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PPI_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d00,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICDIST_PPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021400,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021401,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021402,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021403,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021404,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021405,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021406,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021407,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021408,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021409,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902140a,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902140b,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902140c,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902140d,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902140e,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902140f,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021410,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021411,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021412,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021413,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021414,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021415,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021416,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021417,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021418,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021419,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902141a,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902141b,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902141c,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902141d,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902141e,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902141f,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021420,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021421,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021422,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021423,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021424,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021425,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021426,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021427,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021428,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021429,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902142a,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902142b,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902142c,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902142d,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902142e,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902142f,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021430,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021431,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021432,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021433,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021434,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021435,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021436,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021437,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021438,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021439,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902143a,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902143b,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902143c,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902143d,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902143e,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_PRIORITY_LEVEL63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902143f,
	0,
	1,
	soc_IHOST_GICDIST_PRIORITY_LEVEL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d04,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d08,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d0c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d10,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d14,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d18,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_STATUS6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021d1c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICDIST_SPI_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021800,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021804,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021808,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902180c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021810,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021814,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021818,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902181c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021820,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021824,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021828,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902182c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021830,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021834,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021838,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902183c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021840,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021844,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021848,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902184c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021850,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021854,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021858,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902185c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021860,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021864,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021868,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902186c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021870,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021874,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021878,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902187c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021880,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021884,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021888,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902188c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021890,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021894,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021898,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902189c,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218a0,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218a4,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218a8,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218ac,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218b0,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218b4,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218b8,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218bc,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218c0,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218c4,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218c8,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218cc,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218d0,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218d4,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218d8,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218dc,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218e0,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218e4,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218e8,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218ec,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218f0,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218f4,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218f8,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_SPI_TARGET63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190218fc,
	0,
	4,
	soc_IHOST_GICDIST_SPI_TARGET0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICDIST_STI_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19021f00,
	0,
	5,
	soc_IHOST_GICDIST_STI_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_CMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900500c,
	0,
	2,
	soc_IHOST_AXITRACE_ACP_ATM_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19005000,
	0,
	4,
	soc_IHOST_GICTR_GIC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000040f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_FIQ_LAT0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19005010,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICTR_GIC_FIQ_LAT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_FIQ_LAT1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19005018,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICTR_GIC_FIQ_LAT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_IRQ_LAT0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19005014,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICTR_GIC_IRQ_LAT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_IRQ_LAT1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900501c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_GICTR_GIC_IRQ_LAT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_OUTIDSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19005008,
	0,
	2,
	soc_IHOST_GICTR_GIC_OUTIDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GICTR_GIC_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19005004,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_GICTR_GIC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_COMP_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020214,
	0,
	1,
	soc_IHOST_GTIM_GLOB_COMP_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_COMP_LOWr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020210,
	0,
	1,
	soc_IHOST_GTIM_GLOB_COMP_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020208,
	0,
	6,
	soc_IHOST_GTIM_GLOB_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_HIr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020204,
	0,
	1,
	soc_IHOST_GTIM_GLOB_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_INCRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020218,
	0,
	1,
	soc_IHOST_GTIM_GLOB_INCRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_LOWr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020200,
	0,
	1,
	soc_IHOST_GTIM_GLOB_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_GTIM_GLOB_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902020c,
	0,
	2,
	soc_IHOST_GTIM_GLOB_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_AUX_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022104,
	0,
	17,
	soc_IHOST_L2C_AUX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfdff37ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CACHE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022000,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_L2C_CACHE_IDr_fields,
	SOC_RESET_VAL_DEC(0x410000c8, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CACHE_SYNCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022730,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_L2C_CACHE_SYNCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CACHE_TYPEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022004,
	SOC_REG_FLAG_RO,
	9,
	soc_IHOST_L2C_CACHE_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1ffc3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CLEAN_INDEX_WAYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190227b8,
	0,
	4,
	soc_IHOST_L2C_CLEAN_INDEX_WAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x70000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CLEAN_PAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190227b0,
	0,
	4,
	soc_IHOST_L2C_CLEAN_PAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CLEAN_WAYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190227bc,
	0,
	2,
	soc_IHOST_L2C_CLEAN_WAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022100,
	0,
	2,
	soc_IHOST_GICDIST_ENABLE_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_C_I_INDEX_WAYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190227f8,
	0,
	4,
	soc_IHOST_L2C_C_I_INDEX_WAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x70000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_C_I_PAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190227f0,
	0,
	4,
	soc_IHOST_L2C_C_I_PAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_C_I_WAYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190227fc,
	0,
	2,
	soc_IHOST_L2C_C_I_WAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_DATA_LOCKDOWNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022900,
	0,
	2,
	soc_IHOST_L2C_DATA_LOCKDOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_DATA_RAM_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902210c,
	0,
	4,
	soc_IHOST_L2C_DATA_RAM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000077f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_DEBUG_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022f40,
	0,
	4,
	soc_IHOST_L2C_DEBUG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_EVENT_CTR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902220c,
	0,
	1,
	soc_IHOST_L2C_EVENT_CTR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_EVENT_CTR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022210,
	0,
	1,
	soc_IHOST_L2C_EVENT_CTR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_EVENT_CTR_CFG0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022204,
	0,
	3,
	soc_IHOST_L2C_EVENT_CTR_CFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_EVENT_CTR_CFG1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022208,
	0,
	3,
	soc_IHOST_L2C_EVENT_CTR_CFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_EVENT_CTR_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022200,
	0,
	3,
	soc_IHOST_L2C_EVENT_CTR_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_FILT_ENDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022c04,
	0,
	2,
	soc_IHOST_L2C_FILT_ENDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_FILT_STARTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022c00,
	0,
	3,
	soc_IHOST_L2C_FILT_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INSTR_LOCKDOWNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022904,
	0,
	2,
	soc_IHOST_L2C_INSTR_LOCKDOWNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INT_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022220,
	0,
	10,
	soc_IHOST_L2C_INT_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INT_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022214,
	0,
	10,
	soc_IHOST_L2C_INT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INT_RAW_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902221c,
	SOC_REG_FLAG_RO,
	10,
	soc_IHOST_L2C_INT_RAW_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022218,
	SOC_REG_FLAG_RO,
	10,
	soc_IHOST_L2C_INT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INV_PAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022770,
	0,
	4,
	soc_IHOST_L2C_INV_PAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_INV_WAYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902277c,
	0,
	2,
	soc_IHOST_L2C_INV_WAYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_PREFETCH_OFFSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022f60,
	0,
	2,
	soc_IHOST_L2C_PREFETCH_OFFSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_PWR_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022f80,
	0,
	3,
	soc_IHOST_L2C_PWR_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_L2C_TAG_RAM_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19022108,
	0,
	4,
	soc_IHOST_L2C_TAG_RAM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000077f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_M0_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18100a00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_M0_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18100804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_M0_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18100408,
	0,
	6,
	soc_IHOST_M0_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_M0_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18100500,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_M0_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_M0_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18100800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ACTIVITY_MON1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e20,
	0,
	13,
	soc_IHOST_PROC_CLK_ACTIVITY_MON1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ACTIVITY_MON2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e24,
	0,
	10,
	soc_IHOST_PROC_CLK_ACTIVITY_MON2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_APB0_CLKGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000400,
	0,
	7,
	soc_IHOST_PROC_CLK_APB0_CLKGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000303, 0x00000000)
	SOC_RESET_MASK_DEC(0x800103ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_APB_CLKGATE_DBG1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e48,
	0,
	6,
	soc_IHOST_PROC_CLK_APB_CLKGATE_DBG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_APB_DIVr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000a10,
	0,
	3,
	soc_IHOST_PROC_CLK_APB_DIVr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_APB_DIV_TRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000a14,
	0,
	3,
	soc_IHOST_PROC_CLK_APB_DIV_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_DIVr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e00,
	0,
	9,
	soc_IHOST_PROC_CLK_ARM_DIVr_fields,
	SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_PERIPH_CLKGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000300,
	0,
	7,
	soc_IHOST_PROC_CLK_ARM_PERIPH_CLKGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000303, 0x00000000)
	SOC_RESET_MASK_DEC(0x800103ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_SEG_TRGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e04,
	0,
	3,
	soc_IHOST_PROC_CLK_ARM_SEG_TRGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_SEG_TRG_OVERRIDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e08,
	0,
	3,
	soc_IHOST_PROC_CLK_ARM_SEG_TRG_OVERRIDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_SWITCH_CLKGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000210,
	0,
	7,
	soc_IHOST_PROC_CLK_ARM_SWITCH_CLKGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000303, 0x00000000)
	SOC_RESET_MASK_DEC(0x800103ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_SWITCH_DIVr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000a08,
	0,
	3,
	soc_IHOST_PROC_CLK_ARM_SWITCH_DIVr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_ARM_SWITCH_TRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000a0c,
	0,
	3,
	soc_IHOST_PROC_CLK_ARM_SWITCH_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_BUS_QUIESCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000100,
	0,
	3,
	soc_IHOST_PROC_CLK_BUS_QUIESCr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_CLKGATE_DBGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e40,
	0,
	4,
	soc_IHOST_PROC_CLK_CLKGATE_DBGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_CLKMONr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e64,
	0,
	4,
	soc_IHOST_PROC_CLK_CLKMONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_CORE0_CLKGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000200,
	0,
	7,
	soc_IHOST_PROC_CLK_CORE0_CLKGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000303, 0x00000000)
	SOC_RESET_MASK_DEC(0x800103ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_CORE1_CLKGATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000204,
	0,
	7,
	soc_IHOST_PROC_CLK_CORE1_CLKGATEr_fields,
	SOC_RESET_VAL_DEC(0x00000303, 0x00000000)
	SOC_RESET_MASK_DEC(0x800103ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_INTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000020,
	0,
	4,
	soc_IHOST_PROC_CLK_INTENr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_INTSTATr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000024,
	0,
	4,
	soc_IHOST_PROC_CLK_INTSTATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_KPROC_CCU_PROF_CNTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e98,
	0,
	2,
	soc_IHOST_PROC_CLK_KPROC_CCU_PROF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_KPROC_CCU_PROF_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e90,
	0,
	4,
	soc_IHOST_PROC_CLK_KPROC_CCU_PROF_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_KPROC_CCU_PROF_DBGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e9c,
	0,
	3,
	soc_IHOST_PROC_CLK_KPROC_CCU_PROF_DBGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_KPROC_CCU_PROF_SELr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e94,
	0,
	5,
	soc_IHOST_PROC_CLK_KPROC_CCU_PROF_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x803f0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_LVM0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000038,
	0,
	6,
	soc_IHOST_PROC_CLK_LVM0_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_LVM4_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900003c,
	0,
	6,
	soc_IHOST_PROC_CLK_LVM4_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_LVM_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000034,
	0,
	3,
	soc_IHOST_PROC_CLK_LVM_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PL310_DIVr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000a00,
	0,
	4,
	soc_IHOST_PROC_CLK_PL310_DIVr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PL310_TRIGGERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000a04,
	0,
	4,
	soc_IHOST_PROC_CLK_PL310_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c00,
	0,
	12,
	soc_IHOST_PROC_CLK_PLLARMAr_fields,
	SOC_RESET_VAL_DEC(0x01004010, 0x00000000)
	SOC_RESET_MASK_DEC(0x9703ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c04,
	0,
	3,
	soc_IHOST_PROC_CLK_PLLARMBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c08,
	0,
	8,
	soc_IHOST_PROC_CLK_PLLARMCr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCTRL0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c0c,
	0,
	8,
	soc_IHOST_PROC_CLK_PLLARMCTRL0r_fields,
	SOC_RESET_VAL_DEC(0x003a4000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCTRL1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c10,
	0,
	4,
	soc_IHOST_PROC_CLK_PLLARMCTRL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCTRL2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c14,
	0,
	3,
	soc_IHOST_PROC_CLK_PLLARMCTRL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCTRL3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c18,
	0,
	3,
	soc_IHOST_PROC_CLK_PLLARMCTRL3r_fields,
	SOC_RESET_VAL_DEC(0x08102000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCTRL4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c1c,
	0,
	3,
	soc_IHOST_PROC_CLK_PLLARMCTRL4r_fields,
	SOC_RESET_VAL_DEC(0x00000102, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARMCTRL5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c20,
	0,
	8,
	soc_IHOST_PROC_CLK_PLLARMCTRL5r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLLARM_OFFSETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000c24,
	0,
	6,
	soc_IHOST_PROC_CLK_PLLARM_OFFSETr_fields,
	SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_PLL_DEBUGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000e10,
	0,
	5,
	soc_IHOST_PROC_CLK_PLL_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY0_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000010,
	0,
	4,
	soc_IHOST_PROC_CLK_POLICY0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00300000, 0x00000000)
	SOC_RESET_MASK_DEC(0x803fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY1_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000014,
	0,
	4,
	soc_IHOST_PROC_CLK_POLICY1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00300000, 0x00000000)
	SOC_RESET_MASK_DEC(0x803fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY2_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000018,
	0,
	4,
	soc_IHOST_PROC_CLK_POLICY2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00300000, 0x00000000)
	SOC_RESET_MASK_DEC(0x803fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY3_MASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900001c,
	0,
	4,
	soc_IHOST_PROC_CLK_POLICY3_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00300000, 0x00000000)
	SOC_RESET_MASK_DEC(0x803fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900000c,
	0,
	7,
	soc_IHOST_PROC_CLK_POLICY_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY_DBGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000ec0,
	0,
	6,
	soc_IHOST_PROC_CLK_POLICY_DBGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000773f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_POLICY_FREQr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000008,
	0,
	6,
	soc_IHOST_PROC_CLK_POLICY_FREQr_fields,
	SOC_RESET_VAL_DEC(0x02020202, 0x00000000)
	SOC_RESET_MASK_DEC(0x870707ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_TGTMASK_DBG1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000ec4,
	0,
	6,
	soc_IHOST_PROC_CLK_TGTMASK_DBG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_VLT0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000040,
	0,
	6,
	soc_IHOST_PROC_CLK_VLT0_3r_fields,
	SOC_RESET_VAL_DEC(0x08080808, 0x00000000)
	SOC_RESET_MASK_DEC(0x8f0f0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_VLT4_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000044,
	0,
	6,
	soc_IHOST_PROC_CLK_VLT4_7r_fields,
	SOC_RESET_VAL_DEC(0x08080808, 0x00000000)
	SOC_RESET_MASK_DEC(0x8f0f0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_CLK_WR_ACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000000,
	0,
	4,
	soc_IHOST_PROC_CLK_WR_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_RST_A9_CORE_SOFT_RSTNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000f08,
	0,
	4,
	soc_IHOST_PROC_RST_A9_CORE_SOFT_RSTNr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_RST_SOFT_RSTNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000f04,
	0,
	7,
	soc_IHOST_PROC_RST_SOFT_RSTNr_fields,
	SOC_RESET_VAL_DEC(0x0000008f, 0x00000000)
	SOC_RESET_MASK_DEC(0x800000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PROC_RST_WR_ACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19000f00,
	0,
	4,
	soc_IHOST_PROC_RST_WR_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_TIMER_COUNTERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020604,
	0,
	1,
	soc_CHIPCOMMONA_WATCHDOGCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_TIMER_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020608,
	0,
	5,
	soc_IHOST_PTIM_TIMER_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_TIMER_LOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020600,
	0,
	1,
	soc_IHOST_PTIM_TIMER_LOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_TIMER_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902060c,
	0,
	2,
	soc_IHOST_PTIM_TIMER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_WATCHDOG_COUNTERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020624,
	0,
	1,
	soc_IHOST_PTIM_WATCHDOG_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_WATCHDOG_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020628,
	0,
	6,
	soc_IHOST_PTIM_WATCHDOG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_WATCHDOG_DISABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020634,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_PTIM_WATCHDOG_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_WATCHDOG_LOADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020620,
	0,
	1,
	soc_IHOST_PTIM_WATCHDOG_LOADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_WATCHDOG_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020630,
	0,
	2,
	soc_IHOST_PTIM_WATCHDOG_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PTIM_WATCHDOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902062c,
	0,
	2,
	soc_IHOST_PTIM_WATCHDOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_IRDROP_CNTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a01c,
	SOC_REG_FLAG_RO,
	2,
	soc_IHOST_PWRWDOG0_IRDROP_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_IRDROP_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a018,
	0,
	3,
	soc_IHOST_PWRWDOG0_IRDROP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_PWRWDOG_ACCU_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a010,
	0,
	4,
	soc_IHOST_PWRWDOG0_PWRWDOG_ACCU_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_PWRWDOG_ACCU_STATr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a014,
	SOC_REG_FLAG_RO,
	4,
	soc_IHOST_PWRWDOG0_PWRWDOG_ACCU_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_PWRWDOG_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a000,
	0,
	9,
	soc_IHOST_PWRWDOG0_PWRWDOG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000048, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_PWRWDOG_DLYEN_CNTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a008,
	0,
	1,
	soc_IHOST_PWRWDOG0_PWRWDOG_DLYEN_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_PWRWDOG_STATr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a004,
	0,
	2,
	soc_IHOST_PWRWDOG0_PWRWDOG_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_PWRWDOG0_PWRWDOG_STAT_CNTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900a00c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_PWRWDOG0_PWRWDOG_STAT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_ERROR_LOG_ADDR_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810890c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_ERROR_LOG_COMPLETEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108904,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_ERROR_LOG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108900,
	0,
	7,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_ERROR_LOG_FLAGSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810891c,
	SOC_REG_FLAG_RO,
	11,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_ERROR_LOG_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108914,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_ERROR_LOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108908,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108a00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_RESET_READ_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108808,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IDM_RESET_WRITE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810880c,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108408,
	0,
	2,
	soc_IHOST_S0_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108500,
	SOC_REG_FLAG_RO,
	1,
	soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S0_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18108800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_ERROR_LOG_ADDR_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810790c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_ERROR_LOG_COMPLETEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107904,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_ERROR_LOG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107900,
	0,
	7,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_ERROR_LOG_FLAGSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810791c,
	SOC_REG_FLAG_RO,
	11,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_ERROR_LOG_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107914,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_ERROR_LOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107908,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107a00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_RESET_READ_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107808,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IDM_RESET_WRITE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810780c,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107408,
	0,
	2,
	soc_IHOST_S0_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107500,
	SOC_REG_FLAG_RO,
	1,
	soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_S1_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18107800,
	0,
	2,
	soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_ACCESS_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020050,
	0,
	5,
	soc_IHOST_SCU_ACCESS_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020004,
	SOC_REG_FLAG_RO,
	10,
	soc_IHOST_SCU_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020000,
	0,
	8,
	soc_IHOST_SCU_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_FILTER_ENDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020044,
	0,
	2,
	soc_IHOST_L2C_FILT_ENDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_FILTER_STARTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020040,
	0,
	2,
	soc_IHOST_SCU_FILTER_STARTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_INVALIDATE_ALLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1902000c,
	0,
	5,
	soc_IHOST_SCU_INVALIDATE_ALLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_POWER_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020008,
	0,
	5,
	soc_IHOST_SCU_POWER_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SCU_SECURE_ACCESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19020054,
	0,
	13,
	soc_IHOST_SCU_SECURE_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SECTRAP_M0_TRAP_ADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19001008,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_SECTRAP_M0_TRAP_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SECTRAP_M0_TRAP_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19001000,
	0,
	4,
	soc_IHOST_SECTRAP_M0_TRAP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SECTRAP_M0_TRAP_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19001004,
	0,
	7,
	soc_IHOST_SECTRAP_M0_TRAP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff0fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SECTRAP_M1_TRAP_ADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19002008,
	SOC_REG_FLAG_RO,
	1,
	soc_IHOST_SECTRAP_M0_TRAP_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SECTRAP_M1_TRAP_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19002000,
	0,
	4,
	soc_IHOST_SECTRAP_M0_TRAP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SECTRAP_M1_TRAP_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19002004,
	0,
	7,
	soc_IHOST_SECTRAP_M0_TRAP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff0fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008800,
	0,
	3,
	soc_IHOST_SWSTM_R_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008000,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008004,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008008,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN02r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900800c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008010,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008014,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008018,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900801c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008020,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008024,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008040,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008044,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008048,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900804c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008050,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008054,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008058,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900805c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008060,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008064,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008080,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008084,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008088,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900808c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008090,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008094,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008098,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900809c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008100,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008104,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008108,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900810c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008110,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008114,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008118,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900811c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008120,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008124,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008140,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008144,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008148,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900814c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008150,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008154,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008158,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900815c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008160,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008164,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008180,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008184,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008188,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900818c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008190,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008194,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008198,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900819c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008200,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008204,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008208,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900820c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008210,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008214,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008218,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900821c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008220,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008224,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN90r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008240,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008244,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008248,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900824c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008250,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008254,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008258,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN96r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900825c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN97r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008260,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN98r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008264,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN99r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008028,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900802c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008030,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008034,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008038,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900803c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008068,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900806c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008070,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008074,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008078,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900807c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190080fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008128,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900812c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008130,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008134,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008138,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900813c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008168,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900816c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008170,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008174,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008178,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900817c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190081fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008228,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900822c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008230,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008234,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008238,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900823c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008268,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900826c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008270,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008274,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008278,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900827c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008280,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008284,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008288,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900828c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008290,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008294,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008298,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900829c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANA9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANAAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANAAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANACr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANAEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANAEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANAFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANAFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANB9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANBAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANBBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANBCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANBDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANBEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANBFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190082fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008300,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008304,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008308,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900830c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008310,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008314,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008318,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900831c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008320,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANC9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008324,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANCAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008328,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANCBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900832c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANCCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008330,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANCDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008334,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANCEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008338,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANCFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900833c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008340,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008344,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008348,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900834c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008350,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008354,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008358,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900835c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008360,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHAND9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008364,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANDAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008368,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANDBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900836c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANDCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008370,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANDDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008374,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008378,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANDFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900837c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008380,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008384,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008388,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900838c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008390,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008394,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008398,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900839c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANE9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANEAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANEBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANECr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANEEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANF9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANFAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANFBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANFCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANFDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_1BYTE_CHANFFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190083fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008400,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008404,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008408,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN02r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900840c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008410,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008414,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008418,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900841c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008420,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008424,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008440,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008444,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008448,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900844c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008450,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008454,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008458,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900845c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008460,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008464,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008480,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008484,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008488,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900848c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008490,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008494,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008498,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900849c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008500,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008504,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008508,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900850c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008510,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008514,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008518,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900851c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008520,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008524,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008540,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008544,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008548,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900854c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008550,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008554,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008558,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900855c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008560,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008564,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008580,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008584,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008588,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900858c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008590,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008594,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008598,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900859c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008600,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008604,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008608,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900860c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008610,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008614,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008618,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900861c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008620,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008624,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN90r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008640,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008644,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008648,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900864c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008650,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008654,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008658,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN96r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900865c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN97r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008660,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN98r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008664,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN99r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008428,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900842c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008430,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008434,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008438,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900843c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008468,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900846c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008470,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008474,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008478,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900847c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190084fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008528,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900852c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008530,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008534,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008538,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900853c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008568,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900856c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008570,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008574,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008578,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900857c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190085fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008628,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900862c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008630,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008634,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008638,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900863c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008668,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900866c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008670,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008674,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008678,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900867c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008680,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008684,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008688,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900868c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008690,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008694,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008698,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900869c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANA9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANAAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANAAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANACr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANAEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANAEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANAFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANAFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANB9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANBAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANBBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANBCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANBDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANBEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANBFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190086fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008700,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008704,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008708,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900870c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008710,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008714,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008718,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900871c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008720,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANC9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008724,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANCAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008728,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANCBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900872c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANCCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008730,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANCDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008734,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANCEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008738,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANCFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900873c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008740,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008744,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008748,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900874c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008750,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008754,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008758,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900875c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008760,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHAND9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008764,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANDAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008768,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANDBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900876c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANDCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008770,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANDDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008774,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008778,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANDFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900877c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008780,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008784,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008788,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900878c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008790,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008794,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008798,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900879c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANE9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANEAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANEBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANECr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANEEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANF9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANFAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANFBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANFCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANFDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_2BYTE_CHANFFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190087fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN02r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ca0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ca4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cc0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cc4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cc8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ccc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cd0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cd4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cd8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cdc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ce0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ce4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008da0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008da4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dc0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dc4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dc8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dcc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dd0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dd4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dd8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ddc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008de0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008de4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN90r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN96r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN97r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN98r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN99r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008c7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ca8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cb4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cb8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cbc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ce8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cf0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cf4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cf8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008cfc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008d7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008da8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008db0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008db4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008db8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dbc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008de8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008df0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008df4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008df8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008dfc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008e9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ea0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANA9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ea4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANAAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ea8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANAAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008eac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANACr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008eb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008eb4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANAEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008eb8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANAEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANAFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ebc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANAFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ec0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ec4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ec8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ecc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ed0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ed4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ed8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008edc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ee0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANB9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ee4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANBAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ee8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANBBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008eec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANBCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ef0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANBDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ef4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANBEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ef8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANBFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008efc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANC9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANCAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANCBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANCCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANCDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANCEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANCFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHAND9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANDAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANDBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANDCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANDDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANDFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008f9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fa0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANE9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fa4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANEAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fa8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANEBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANECr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fb4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANEEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fb8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fbc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fc0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fc4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fc8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fcc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fd0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fd4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fd8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fdc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fe0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANF9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fe4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANFAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fe8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANFBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008fec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANFCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ff0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANFDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ff4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ff8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_R_VAL_4BYTE_CHANFFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19008ffc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009800,
	0,
	3,
	soc_IHOST_SWSTM_R_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009000,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009004,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009008,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN02r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900900c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009010,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009014,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009018,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900901c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009020,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009024,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009040,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009044,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009048,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900904c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009050,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009054,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009058,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900905c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009060,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009064,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009080,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009084,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009088,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900908c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009090,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009094,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009098,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900909c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009100,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009104,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009108,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900910c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009110,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009114,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009118,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900911c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009120,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009124,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009140,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009144,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009148,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900914c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009150,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009154,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009158,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900915c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009160,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009164,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009180,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009184,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009188,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900918c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009190,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009194,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009198,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900919c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009200,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009204,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009208,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900920c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009210,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009214,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009218,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900921c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009220,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009224,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN90r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009240,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009244,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009248,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900924c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009250,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009254,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009258,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN96r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900925c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN97r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009260,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN98r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009264,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN99r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009028,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900902c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009030,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009034,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009038,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN0Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900903c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN0Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009068,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900906c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009070,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009074,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009078,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN1Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900907c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN1Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN2Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN2Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN3Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190090fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN3Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009128,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900912c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009130,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009134,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009138,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN4Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900913c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN4Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009168,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900916c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009170,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009174,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009178,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN5Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900917c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN5Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN6Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN6Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN7Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190091fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN7Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009228,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900922c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009230,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009234,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009238,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN8Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900923c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN8Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009268,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900926c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009270,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009274,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009278,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAN9Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900927c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAN9Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009280,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009284,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009288,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900928c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009290,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009294,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009298,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900929c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANA9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANA9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANAAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANACr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANAEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANAFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANAFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANB9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANB9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANBFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190092fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANBFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009300,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009304,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009308,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900930c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009310,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009314,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009318,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900931c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009320,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANC9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009324,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANC9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009328,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900932c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009330,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009334,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009338,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANCFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900933c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANCFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009340,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009344,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009348,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900934c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009350,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009354,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009358,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900935c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009360,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHAND9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009364,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHAND9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009368,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900936c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009370,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009374,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009378,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANDFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900937c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANDFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009380,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009384,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009388,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900938c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009390,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009394,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009398,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900939c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANE9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANE9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANECr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANF9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANF9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_1BYTE_CHANFFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190093fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_1BYTE_CHANFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009400,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009404,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009408,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN02r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900940c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009410,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009414,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009418,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900941c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009420,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009424,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009440,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009444,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009448,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900944c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009450,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009454,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009458,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900945c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009460,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009464,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009480,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009484,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009488,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900948c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009490,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009494,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009498,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900949c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009500,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009504,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009508,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900950c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009510,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009514,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009518,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900951c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009520,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009524,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009540,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009544,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009548,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900954c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009550,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009554,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009558,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900955c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009560,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009564,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009580,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009584,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009588,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900958c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009590,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009594,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009598,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900959c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009600,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009604,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009608,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900960c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009610,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009614,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009618,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900961c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009620,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009624,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN90r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009640,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009644,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009648,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900964c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009650,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009654,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009658,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN96r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900965c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN97r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009660,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN98r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009664,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN99r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009428,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900942c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009430,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009434,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009438,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN0Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900943c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN0Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009468,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900946c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009470,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009474,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009478,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN1Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900947c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN1Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN2Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN2Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN3Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190094fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN3Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009528,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900952c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009530,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009534,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009538,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN4Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900953c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN4Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009568,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900956c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009570,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009574,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009578,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN5Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900957c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN5Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN6Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN6Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN7Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190095fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN7Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009628,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900962c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009630,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009634,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009638,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN8Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900963c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN8Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009668,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900966c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009670,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009674,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009678,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAN9Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900967c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAN9Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009680,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009684,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009688,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900968c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009690,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009694,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009698,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900969c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANA9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANA9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANAAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANACr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANAEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANAFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANAFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANB9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANB9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANBFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190096fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANBFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009700,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009704,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009708,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900970c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009710,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009714,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009718,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900971c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009720,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANC9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009724,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANC9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009728,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900972c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009730,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009734,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009738,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANCFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900973c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANCFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009740,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009744,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009748,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900974c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009750,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009754,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009758,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900975c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009760,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHAND9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009764,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHAND9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009768,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900976c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009770,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009774,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009778,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANDFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900977c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANDFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009780,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009784,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009788,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900978c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009790,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009794,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009798,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1900979c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097a0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANE9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097a4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANE9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097a8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097ac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANECr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097b0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097b4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097b8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097bc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097c0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097c4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097c8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097cc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097d0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097d4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097d8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097dc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097e0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANF9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097e4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANF9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097e8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097ec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097f0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097f4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097f8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_2BYTE_CHANFFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x190097fc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_2BYTE_CHANFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN00r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN02r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN02r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ca0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ca4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cc0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cc4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cc8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN33r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ccc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN34r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cd0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cd4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cd8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cdc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ce0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ce4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009da0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009da4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dc0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dc4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dc8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dcc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dd0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dd4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dd8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ddc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009de0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009de4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN90r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN90r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN96r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN97r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN98r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN99r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN0Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN0Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN1Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009c7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN1Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ca8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cb4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cb8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN2Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cbc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN2Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ce8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cf0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cf4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cf8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN3Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009cfc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN3Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN4Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN4Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN5Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009d7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN5Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009da8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009db0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009db4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009db8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN6Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dbc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN6Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009de8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009df0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009df4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009df8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN7Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009dfc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN7Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN8Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN8Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Ar */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Br */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Cr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Dr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Er */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAN9Fr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAN9Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009e9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ea0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANA9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ea4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANA9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ea8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANAAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANABr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009eac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANABr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANACr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009eb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANADr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009eb4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009eb8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANAEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANAFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ebc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANAFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ec0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ec4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ec8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ecc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ed0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ed4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ed8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009edc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ee0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANB9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ee4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANB9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ee8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009eec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ef0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ef4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ef8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANBFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009efc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANBFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f00,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f04,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f08,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f0c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f10,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f14,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f18,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f1c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f20,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANC9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f24,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANC9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f28,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f2c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f30,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f34,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f38,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANCFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f3c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANCFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f40,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f44,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f48,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f4c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f50,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f54,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f58,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f5c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f60,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHAND9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f64,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHAND9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f68,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f6c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f70,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f74,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f78,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANDFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f7c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANDFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f80,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f84,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f88,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f8c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f90,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f94,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f98,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009f9c,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fa0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANE9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fa4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANE9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fa8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fac,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANECr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fb0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fb4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fb8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANEFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fbc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANEFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fc0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fc4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fc8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fcc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fd0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fd4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fd8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fdc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF8r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fe0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANF9r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fe4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANF9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFAr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fe8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009fec,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ff0,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ff4,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ff8,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_IHOST_SWSTM_TS_R_VAL_4BYTE_CHANFFr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x19009ffc,
	SOC_REG_FLAG_WO,
	1,
	soc_IHOST_SWSTM_R_VAL_4BYTE_CHANFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHPENABLERSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6080,
	0,
	7,
	soc_IHPENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1700001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHPFIFOSTATUSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x250b,
	0,
	3,
	soc_IHPFIFOSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHPFIFOTHRESHOLDSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x250a,
	0,
	2,
	soc_IHPFIFOTHRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x309,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHP_ACTION_PROFILE_ACCEPTABLE_FRAME_TYPESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ACTION_PROFILE_PBP_SA_DROP_MAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x304,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHP_ACTION_PROFILE_PBP_SA_DROP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ALL_RBRIDGES_MAC_CONFIGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x199,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ALL_RBRIDGES_MAC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ALL_RBRIDGES_MAC_CONFIG_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x19a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ALL_RBRIDGES_MAC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_CONSISTENT_HASHING_CONFIGRATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xe9,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_CONSISTENT_HASHING_CONFIGRATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_COS_PROFILE_USE_L_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1bb,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IHP_COS_PROFILE_USE_L_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_COS_PROFILE_USE_L_3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b9,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IHP_COS_PROFILE_USE_L_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_COS_PROFILE_USE_L_2_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1bc,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IHP_COS_PROFILE_USE_L_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_COS_PROFILE_USE_L_3_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1ba,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IHP_COS_PROFILE_USE_L_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_DBGDATA_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6059,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBGDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_DBGDATA_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x605b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBGDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_DBGDATA_3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x605d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_DBGDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_DBG_LLR_TRAP_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x388,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_DBG_LLR_TRAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_DBG_LLR_TRAP_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x389,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_DBG_LLR_TRAP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_DE_TO_DP_MAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x31b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_DE_TO_DP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_DROP_PRECEDENCE_MAP_PCPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x31c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_DROP_PRECEDENCE_MAP_PCPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ECC_1B_ERR_CNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ECC_2B_ERR_CNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x9b,
	0,
	3,
	soc_IHP_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x9c,
	0,
	3,
	soc_IHP_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHP_ERROR_INITIATION_DATAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x80,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ETHERNET_TAG_FORMATr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x197,
	0,
	4,
	soc_IHP_ETHERNET_TAG_FORMATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ETHER_IP_CONFIGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1ae,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_ETHER_IP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ETHER_IP_CONFIG_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1af,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_ETHER_IP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_FILTERING_ACTION_PROFILESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x308,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_IHP_FILTERING_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GENERAL_TRAPr */
	soc_block_list[42],
	soc_genreg,
	4,
	0x324,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_GENERAL_TRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GRE_ETH_TYPE_CUSTOMr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_GRE_ETH_TYPE_CUSTOMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GRE_ETH_TYPE_ETHERNETr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_GRE_ETH_TYPE_ETHERNETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GRE_ETH_TYPE_IPV4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x109,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_GRE_ETH_TYPE_IPV4r_fields,
	SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GRE_ETH_TYPE_IPV6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_GRE_ETH_TYPE_IPV6r_fields,
	SOC_RESET_VAL_DEC(0x000086dd, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GRE_ETH_TYPE_MPLSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_GRE_ETH_TYPE_MPLSr_fields,
	SOC_RESET_VAL_DEC(0x00008847, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_GTIMERCONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6054,
	0,
	3,
	soc_ECI_GTIMERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_GTIMERTRIGGERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6055,
	0,
	1,
	soc_ECI_GTIMERTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GTIMER_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x78,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_GTIMER_TRIGGERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x79,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10f,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_HEADER_STACK_EXCEED_PROGRAM_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_HIGH_VSI_CONFIGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x280,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_HIGH_VSI_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_HIGH_VSI_CONFIG_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x400,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_HIGH_VSI_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_HIGH_VSI_PROFILEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x281,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_HIGH_VSI_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_HIGH_VSI_PROFILE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x401,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_HIGH_VSI_PROFILEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_IHP_ENABLERSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_SIGNAL,
	11,
	soc_IHP_IHP_ENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x02000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x17007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INCOMING_UP_MAPr */
	soc_block_list[42],
	soc_genreg,
	4,
	0x316,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_INCOMING_UP_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6040,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDADDRESSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6041,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6042,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDRDDATA_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6030,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDRDDATA_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6032,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDRDDATA_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6034,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDRDDATA_3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6036,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDRDDATA_4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6038,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDWRDATA_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6020,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDWRDATA_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6022,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDWRDATA_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6024,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDWRDATA_3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6026,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INDIRECTCOMMANDWRDATA_4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6028,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INDIRECT_COMMANDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x62,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IHP_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INDIRECT_WR_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x64,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INITIAL_VLAN_ACTION_PROFILESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x307,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_INITIAL_VLAN_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_INITIATE_ECC_1B_ERRORSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xa5,
	0,
	3,
	soc_IHP_INITIATE_ECC_1B_ERRORSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_INITIATE_ECC_2B_ERRORSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xa6,
	0,
	3,
	soc_IHP_INITIATE_ECC_2B_ERRORSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_INITIATE_PAR_ERRr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_ABOVE_64_BITS,
	140,
	soc_IHP_INITIATE_PAR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INTERRUPTMASKREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6010,
	0,
	4,
	soc_IHP_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IHP_INTERRUPTREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6000,
	0,
	4,
	soc_IHP_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_INTERRUPT_MASK_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10,
	0,
	12,
	soc_IHP_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10,
	0,
	13,
	soc_IHP_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_INTERRUPT_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	12,
	soc_IHP_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INTERRUPT_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	13,
	soc_IHP_INTERRUPT_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_INTERRUPT_REGISTER_TESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_IP_DEFAULT_ETHERNET_VSIr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x188,
	0,
	1,
	soc_IHP_IP_DEFAULT_ETHERNET_VSIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_CAM_ENTRIES_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x15c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_ISA_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_DIAGNOSTICSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14c,
	0,
	3,
	soc_IHP_ISA_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_DIAGNOSTICS_ACCESSED_MODEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISA_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_DIAGNOSTICS_INDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISA_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_DIAGNOSTICS_KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISA_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_DIAGNOSTICS_LOOKUP_RESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x151,
	SOC_REG_FLAG_RO,
	4,
	soc_IHP_ISA_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_DIAGNOSTICS_READ_RESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x152,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_ENTRIES_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x15b,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_ISA_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_ERROR_CAM_TABLE_FULL_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x159,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x157,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x158,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_ERROR_TABLE_COHERENCY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x156,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x147,
	0,
	4,
	soc_IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x147,
	0,
	5,
	soc_IHP_ISA_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_INTERRUPT_MASK_REGISTER_ONE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x15,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISA_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISA_INTERRUPT_REGISTER_ONEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x4,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISA_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_INTERRUPT_REGISTER_ONE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x5,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISA_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_INTERRUPT_REGISTER_ONE_TEST_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1e,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISA_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_KEY_TABLE_ENTRY_LIMITr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x149,
	0,
	1,
	soc_IHP_ISA_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_LAST_LOOKUPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x141,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHP_ISA_LAST_LOOKUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_LOOKUP_ARBITER_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x140,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x148,
	0,
	3,
	soc_IHP_ISA_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_MANAGEMENT_UNIT_FAILUREr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHP_ISA_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_REQUESTS_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x155,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_ISA_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_RESET_STATUS_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x145,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_ISA_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISA_WARNING_INSERTED_EXISTING_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x15a,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISA_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_CAM_ENTRIES_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x17c,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_ISB_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_DIAGNOSTICSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x16c,
	0,
	3,
	soc_IHP_ISB_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_DIAGNOSTICS_ACCESSED_MODEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x16d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISB_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_DIAGNOSTICS_INDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x16e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISB_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_DIAGNOSTICS_KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x16f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISB_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_DIAGNOSTICS_LOOKUP_RESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x171,
	SOC_REG_FLAG_RO,
	4,
	soc_IHP_ISB_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_DIAGNOSTICS_READ_RESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x172,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_ENTRIES_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x17b,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_ISB_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_ERROR_CAM_TABLE_FULL_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x179,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x177,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_ERROR_TABLE_COHERENCY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x176,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x167,
	0,
	4,
	soc_IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x167,
	0,
	5,
	soc_IHP_ISB_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x15,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_INTERRUPT_MASK_REGISTER_ONE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x16,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISB_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_ISB_INTERRUPT_REGISTER_ONEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x5,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISB_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_INTERRUPT_REGISTER_ONE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_ISB_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_ISB_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_KEY_TABLE_ENTRY_LIMITr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x169,
	0,
	1,
	soc_IHP_ISB_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_LAST_LOOKUPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHP_ISB_LAST_LOOKUPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_LOOKUP_ARBITER_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x168,
	0,
	3,
	soc_IHP_ISB_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_MANAGEMENT_UNIT_FAILUREr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x16a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHP_ISB_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_REQUESTS_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x175,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_ISB_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_RESET_STATUS_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x165,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_ISB_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_ISB_WARNING_INSERTED_EXISTING_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x17a,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_ISB_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LAST_GENERATED_VALUESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x130,
	SOC_REG_FLAG_RO,
	4,
	soc_IHP_LAST_GENERATED_VALUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LAST_RECEIVED_HEADER_REG_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_LAST_RECEIVED_HEADER_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LAST_RECEIVED_HEADER_REG_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_LAST_RECEIVED_HEADER_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LAST_RECEIVED_PORTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x131,
	SOC_REG_FLAG_RO,
	3,
	soc_IHP_LAST_RECEIVED_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00017fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LEARN_DATA_VALUES_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x194,
	0,
	1,
	soc_IHP_LEARN_DATA_VALUES_0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LEARN_DATA_VALUES_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x195,
	0,
	2,
	soc_IHP_LEARN_DATA_VALUES_1r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHP_LINK_LAYER_LOOKUP_CFGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x303,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_LINK_LAYER_LOOKUP_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LINK_LAYER_LOOKUP_CFG_BCM88650_B0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x303,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_LINK_LAYER_LOOKUP_CFG_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LL_MIRROR_VID_01r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x300,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_LL_MIRROR_VID_01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LL_MIRROR_VID_23r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x301,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_LL_MIRROR_VID_23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_LL_MIRROR_VID_45r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x302,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_LL_MIRROR_VID_45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_L_4_PORT_RANGES_2_TC_TABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x312,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_L_4_PORT_RANGES_2_TC_TABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AGE_AGING_MODEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_MACT_AGE_AGING_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AGE_AGING_RESOLUTIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_AGE_AGING_RESOLUTIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_AGE_MACHINE_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_MACT_AGE_MACHINE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AGE_MACHINE_CONFIGURATION_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHP_MACT_AGE_MACHINE_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0003f400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AGE_MACHINE_CURRENT_INDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_AGE_MACHINE_CURRENT_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AGE_MACHINE_META_CYCLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_AGE_MACHINE_META_CYCLEr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AGE_MACHINE_STATUSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_AGE_MACHINE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_AR_TO_PB_TRANSLATION_ERR_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_CAM_ENTRIES_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x27b,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_CAM_ENTRIES_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2bb,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_CAM_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHP_MACT_CMD_TO_CMD_TRANSLATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_CMD_TO_CMD_TRANSLATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_CMD_TO_CMD_TRANSLATION_BCM88650_B0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_CMD_TO_CMD_TRANSLATION_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_COUNTER_DB_CNTR_PTR_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x280,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHP_MACT_COUNTER_DB_CNTR_PTR_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0xd000c000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x282,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	7,
	soc_IHP_MACT_COUNTER_DB_LIF_PTR_RANGE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_COUNTER_LIMIT_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	7,
	soc_IHP_MACT_COUNTER_LIMIT_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_COUNTER_LIMIT_CONFIGURATION_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_IHP_MACT_COUNTER_LIMIT_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_COUNTER_LIMIT_MACT_DB_ENTRIES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_CPU_REQUEST_REQUESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	19,
	soc_IHP_MACT_CPU_REQUEST_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_CPU_REQUEST_TRIGGERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_CPU_REQUEST_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x268,
	0,
	3,
	soc_IHP_MACT_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_ACCESSED_MODEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x269,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_ACCESSED_MODE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_DIAGNOSTICS_ACCESSED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a8,
	0,
	3,
	soc_IHP_MACT_DIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_INDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x26a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_INDEX_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2aa,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_DIAGNOSTICS_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x26b,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_KEY_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2ab,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_DIAGNOSTICS_KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_LOOKUP_RESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x26e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_IHP_MACT_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_LOOKUP_RESULT_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2ae,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_IHP_MACT_DIAGNOSTICS_LOOKUP_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_READ_RESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x270,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_DIAGNOSTICS_READ_RESULT_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b0,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_DIAGNOSTICS_READ_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x289,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_EGRESS_OPPORTUNISTIC_FIFO_DROP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_ENTRIES_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x27a,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ENTRIES_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2ba,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_ENTRIES_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x278,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b8,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_CHANGE_FAIL_NON_EXIST_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_CHANGE_REQUEST_OVER_STATIC_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x276,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b6,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_LEARN_REQUEST_OVER_STATIC_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x277,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b7,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_TABLE_COHERENCY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x275,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_ERROR_TABLE_COHERENCY_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b5,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_ERROR_TABLE_COHERENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_EVENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x286,
	SOC_REG_FLAG_RO,
	4,
	soc_IHP_MACT_EVENT_EXCEED_LIMIT_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTRr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x287,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_EVENT_FID_OR_LIF_EXCEED_LIMIT_CNTR_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x23c,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_MACT_EVENT_FIFO_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0000037f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_CONFIGURATION_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x23c,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHP_MACT_EVENT_FIFO_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x0007fb7f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_EVENT_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x241,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_EVENT_FIFO_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_EVENT_DROP_COUNTERSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x23e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MACT_EVENT_FIFO_EVENT_DROP_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x23f,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_EVENT_FIFO_EVENT_FIFO_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_HIGH_THRESHOLDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x23d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_EVENT_FIFO_HIGH_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_EVENT_FIFO_WATERMARKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x240,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_EVENT_FIFO_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_FCNT_RESET_SEQUENCE_CONTROLr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x25b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_FCNT_RESET_SEQUENCE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_FLU_MACHINE_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_MACT_FLU_MACHINE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_FLU_MACHINE_CONFIGURATION_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_MACT_FLU_MACHINE_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_FLU_MACHINE_CURRENT_INDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_FLU_MACHINE_CURRENT_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_FLU_MACHINE_END_INDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_FLU_MACHINE_END_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_FLU_MACHINE_HIT_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_FLU_MACHINE_HIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_FLU_MACHINE_STATUSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_FLU_MACHINE_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x262,
	0,
	4,
	soc_IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a2,
	0,
	5,
	soc_IHP_MACT_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INGRESS_LEARN_TYPEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_INGRESS_LEARN_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_MASK_REGISTER_ONEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x12,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_MACT_INTERRUPT_MASK_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x14,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IHP_MACT_INTERRUPT_MASK_REGISTER_THREEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x13,
	SOC_REG_FLAG_INTERRUPT,
	30,
	soc_IHP_MACT_INTERRUPT_MASK_REGISTER_TWOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_MASK_REGISTER_TWO_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x13,
	SOC_REG_FLAG_INTERRUPT,
	32,
	soc_IHP_MACT_INTERRUPT_MASK_REGISTER_TWO_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_ONEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2,
	SOC_REG_FLAG_INTERRUPT,
	7,
	soc_IHP_MACT_INTERRUPT_REGISTER_ONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_ONE_TESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_INTERRUPT_REGISTER_ONE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_THREEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x4,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IHP_MACT_INTERRUPT_REGISTER_THREEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_INTERRUPT_REGISTER_THREE_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_TWOr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_INTERRUPT,
	30,
	soc_IHP_MACT_INTERRUPT_REGISTER_TWOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_TWO_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_INTERRUPT,
	32,
	soc_IHP_MACT_INTERRUPT_REGISTER_TWO_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_INTERRUPT_REGISTER_TWO_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_INTERRUPT_REGISTER_TWO_TEST_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_INTERRUPT_REGISTER_TWO_TEST_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_KEY_TABLE_ENTRY_LIMITr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x264,
	0,
	1,
	soc_IHP_MACT_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_KEY_TABLE_ENTRY_LIMIT_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a4,
	0,
	1,
	soc_IHP_MACT_KEY_TABLE_ENTRY_LIMITr_fields,
	SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LEARN_FILTER_PROPERTIESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MACT_LEARN_FILTER_PROPERTIESr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_LEARN_LOOKUP_EGRESS_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LEARN_LOOKUP_GENERAL_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_MACT_LEARN_LOOKUP_GENERAL_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000002ed, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_LEARN_LOOKUP_INGRESS_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LEARN_NOT_NEEDED_DROP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_LEARN_NOT_NEEDED_DROP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LEL_ERR_DATAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x257,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_LEL_ERR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_LOOKUP_ARBITER_DESTINATION_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_LOOKUP_ARBITER_LEARN_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_LOOKUP_ARBITER_LINK_LAYER_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_LOOKUP_ARBITER_SOURCE_LOOKUP_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_BURST_FIFO_PROPERTIESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_MACT_LOOKUP_BURST_FIFO_PROPERTIESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_FILTER_PROPERTIESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MACT_LOOKUP_FILTER_PROPERTIESr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_LOOKUP_MODEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHP_MACT_LOOKUP_LOOKUP_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_LOOKUP_LOOKUP_MODE_BCM88650_B0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_MACT_LOOKUP_LOOKUP_MODE_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x263,
	0,
	3,
	soc_IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a3,
	0,
	3,
	soc_IHP_MACT_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_MANAGEMENT_UNIT_FAILUREr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x265,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHP_MACT_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MANAGEMENT_UNIT_FAILURE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a5,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_IHP_MACT_MANAGEMENT_UNIT_FAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_MACT_MNGMNT_REQ_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_COUNTERS_Ar */
	soc_block_list[42],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MACT_MNGMNT_REQ_COUNTERS_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_COUNTERS_Br */
	soc_block_list[42],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MACT_MNGMNT_REQ_COUNTERS_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_COUNTERS_Cr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_MNGMNT_REQ_COUNTERS_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_COUNTERS_C_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MACT_MNGMNT_REQ_COUNTERS_C_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FIDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_CPU_ALLOWED_FIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_FIDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_FIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FIDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_MNGMNT_REQ_EXCEED_LIMIT_STATIC_ALLOWED_FIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_FLU_DB_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x288,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_MACT_MNGMNT_REQ_FLU_DB_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000003f9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_REQUEST_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_MNGMNT_REQ_REQUEST_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_MNGMNT_REQ_REQUEST_FIFO_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_OLP_REQUEST_REQUESTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_OLP_REQUEST_REQUESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_OLP_REQUEST_TRIGGERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_OLP_REQUEST_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x254,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_PB_TO_AR_TRANSLATION_ERR_LEARN_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_PB_TO_AR_TRANSLATION_ERR_REQUEST_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_REPLYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLY_FIFO_CONFIGURATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_REPLY_FIFO_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLY_FIFO_HIGH_THRESHOLDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_REPLY_FIFO_HIGH_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLY_FIFO_REPLY_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_REPLY_FIFO_REPLY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLY_FIFO_REPLY_DROP_COUNTERSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_MACT_REPLY_FIFO_REPLY_DROP_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_REPLY_FIFO_REPLY_FIFO_ENTRY_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REPLY_FIFO_WATERMARKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MACT_REPLY_FIFO_WATERMARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_REQUESTS_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x274,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_REQUESTS_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b4,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_MACT_REQUESTS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_RESET_STATUS_REGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x260,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_RESET_STATUS_REGISTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a0,
	SOC_REG_FLAG_RO,
	1,
	soc_IHP_MACT_RESET_STATUS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_OTHER_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x252,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_WARNING_CHANGE_NON_EXIST_FROM_SELF_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MACT_WARNING_INSERTED_EXISTING_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x279,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_WARNING_INSERTED_EXISTING_COUNTER_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b9,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_WARNING_INSERTED_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MACT_WARNING_LEARN_OVER_EXISTING_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_MACT_WARNING_LEARN_OVER_EXISTING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MAC_LAYER_TRAP_ARPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x31e,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_IHP_MAC_LAYER_TRAP_ARPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MAC_LAYER_TRAP_DHCPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x323,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHP_MAC_LAYER_TRAP_DHCPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MAC_LAYER_TRAP_ICMPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x322,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MAC_LAYER_TRAP_ICMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MAC_LAYER_TRAP_IGMPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x321,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_MAC_LAYER_TRAP_IGMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c0,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MEF_L_2_CP_TRANSPARENT_BITMAP_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c1,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MEF_L_2_CP_TRANSPARENT_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_METER_TRAFFIC_CLASS_BITMAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c8,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_METER_TRAFFIC_CLASS_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_METER_TRAFFIC_CLASS_BITMAP_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c9,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_METER_TRAFFIC_CLASS_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MPLS_LABEL_RANGE_BASE_LIFr */
	soc_block_list[42],
	soc_genreg,
	3,
	0x1bd,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MPLS_LABEL_RANGE_BASE_LIFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MPLS_LABEL_RANGE_BASE_LIF_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	3,
	0x1be,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MPLS_LABEL_RANGE_BASE_LIFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MPLS_LABEL_RANGE_HIGHr */
	soc_block_list[42],
	soc_genreg,
	3,
	0x106,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MPLS_LABEL_RANGE_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MPLS_LABEL_RANGE_LOWr */
	soc_block_list[42],
	soc_genreg,
	3,
	0x103,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MPLS_LABEL_RANGE_LOWr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_ARP_IP_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x31f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_ARP_IP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_ARP_IP_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x320,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_ARP_IP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MY_B_MAC_LSB_BITMAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a6,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_B_MAC_LSB_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_B_MAC_LSB_BITMAP_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_B_MAC_LSB_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MY_B_MAC_MCr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a3,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_B_MAC_MCr_fields,
	SOC_RESET_VAL_DEC(0x00011e83, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_B_MAC_MC_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a4,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_B_MAC_MCr_fields,
	SOC_RESET_VAL_DEC(0x00011e83, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MY_B_MAC_MSBr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a4,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_B_MAC_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_B_MAC_MSB_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1a5,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_MY_B_MAC_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_MY_MACr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x197,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_MY_MACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_MAC_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x198,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_MY_MACr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_MY_TRILL_NICKNAMEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1da,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IHP_MY_TRILL_NICKNAMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PARITY_ERR_CNTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PAR_0_ERR_MEM_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x98,
	0,
	32,
	soc_IHP_PAR_0_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PAR_1_ERR_MEM_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x99,
	0,
	32,
	soc_IHP_PAR_1_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PAR_3_ERR_MEM_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x9a,
	0,
	27,
	soc_IHP_PAR_3_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PAR_ERR_MONITOR_MEM_MASKr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS,
	49,
	soc_IHP_PAR_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PBP_ACTION_PROFILESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x306,
	SOC_REG_FLAG_SIGNAL,
	8,
	soc_IHP_PBP_ACTION_PROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PBP_TE_BVID_RANGEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x305,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_PBP_TE_BVID_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PCP_DECODING_TABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x30a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_PCP_DECODING_TABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_PROGRAM_ILLEGEL_ADDRESSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x10e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_PROGRAM_ILLEGEL_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000037ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_RCVD_PACKET_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x132,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_RCVD_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0070r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x70,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_REG_0070r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0071r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x71,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_REG_0071r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0072r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x72,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_REG_0072r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0073r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x73,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_REG_0073r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0080r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x80,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0084r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0085r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x85,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_ECI_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0146r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x146,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0154r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x154,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0166r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x166,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0174r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x174,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0201r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_0232r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_REG_0232r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_REG_0261r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x261,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_REG_0273r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x273,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_007Ar */
	soc_block_list[42],
	soc_genreg,
	1,
	0x7a,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_ABOVE_64_BITS,
	140,
	soc_IHP_REG_00A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00A5r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xa5,
	0,
	3,
	soc_IHP_REG_00A5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00A6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xa6,
	0,
	3,
	soc_IHP_REG_00A5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00B0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_IHP_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x0ee6b280, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00B1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00B2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00B3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00C1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xc1,
	0,
	1,
	soc_IHP_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000020, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00CFr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xcf,
	0,
	6,
	soc_IHP_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000140, 0x00000000)
	SOC_RESET_MASK_DEC(0x0071ffe0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00D2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xd2,
	0,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00D3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xd3,
	0,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00D4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xd4,
	0,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00D5r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xd5,
	0,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00D6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xd6,
	0,
	1,
	soc_EGQ_REG_00DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00D9r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xd9,
	0,
	1,
	soc_IHB_REG_008Br_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00DAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xda,
	0,
	1,
	soc_EGQ_REG_00DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00DBr */
	soc_block_list[42],
	soc_genreg,
	1,
	0xdb,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_REG_00DBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00E0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xe0,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_ECI_REG_0081r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_00E1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0xe1,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHB_REG_00E1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_REG_01CCr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1cc,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_01CDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1cd,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_REG_01CEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1ce,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_REG_01CEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_01CE_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1ce,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_EGQ_REG_00D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_01CFr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1cf,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_REG_01CEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_REG_01D4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d4,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_REG_01D4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_01D5r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d5,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_REG_01D4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_022Br */
	soc_block_list[42],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_REG_022Br_fields,
	SOC_RESET_VAL_DEC(0x00040020, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_022Cr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_REG_022Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_028Ar */
	soc_block_list[42],
	soc_genreg,
	1,
	0x28a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_02A1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2a1,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_REG_02B3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x2b3,
	0,
	3,
	soc_EPNI_REG_01AFr_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_SBUS_LAST_IN_CHAINr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_SERVICE_TYPE_VALUESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x196,
	0,
	2,
	soc_IHP_SERVICE_TYPE_VALUESr_fields,
	SOC_RESET_VAL_DEC(0x00000067, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_SHARED_BFIDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x282,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_SHARED_BFIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_SHARED_BFID_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x402,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_SHARED_BFIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_SYNC_COUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x101,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_SYNC_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1c9,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPING_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1ca,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_TM_FORWARDING_OFFSET_INDEX_MAPPINGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_TRAFFIC_CLASS_L_4_RANGEr */
	soc_block_list[42],
	soc_genreg,
	3,
	0x30e,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IHP_TRAFFIC_CLASS_L_4_RANGEr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_TRAFFIC_CLASS_L_4_RANGE_CFGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x311,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IHP_TRAFFIC_CLASS_L_4_RANGE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_TRAFFIC_CLASS_TO_USER_PRIORITYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x31a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_TRAFFIC_CLASS_TO_USER_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_TRILL_DEFAULT_VSIr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x187,
	0,
	1,
	soc_IHP_TRILL_DEFAULT_VSIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_TT_LIF_BANK_CONTETION_STATUSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d3,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_TT_LIF_BANK_CONTETION_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_TT_LIF_BANK_CONTETION_STATUS_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d4,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_TT_LIF_BANK_CONTETION_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_UNDEF_PROGRAM_DATAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_UNDEF_PROGRAM_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000380, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VRID_MY_MACr */
	soc_block_list[42],
	soc_genreg,
	2,
	0x19b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VRID_MY_MACr_fields,
	SOC_RESET_VAL_DEC(0x5e000100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VRID_MY_MAC_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	2,
	0x19c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VRID_MY_MACr_fields,
	SOC_RESET_VAL_DEC(0x5e000100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_BASEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x18a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_BASEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_KEY_Ar */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1dc,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_KEY_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_KEY_Br */
	soc_block_list[42],
	soc_genreg,
	1,
	0x18c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_KEY_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_KEY_Cr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x18e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_KEY_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_RESULT_Ar */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1de,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_RESULT_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_RESULT_Br */
	soc_block_list[42],
	soc_genreg,
	1,
	0x190,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_RESULT_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASKS_RESULT_Cr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x192,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASKS_RESULT_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VSI_MASK_PROFILE_MAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x189,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASK_PROFILE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_MASK_PROFILE_MAP_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x188,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_MASK_PROFILE_MAP_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x186,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_PROFILE_TO_VSI_ASSIGNMENT_MODE_TABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VSI_PROFILE_TO_VSI_TABLEr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x182,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_VSI_PROFILE_TO_VSI_TABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_GENERAL_CONFIGS_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x180,
	0,
	11,
	soc_IHP_VTT_GENERAL_CONFIGS_0r_fields,
	SOC_RESET_VAL_DEC(0x40000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_GENERAL_CONFIGS_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x181,
	0,
	4,
	soc_IHP_VTT_GENERAL_CONFIGS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffff77, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_GENERAL_CONFIGS_0_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x180,
	0,
	12,
	soc_IHP_VTT_GENERAL_CONFIGS_0_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x40000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_GENERAL_CONFIGS_1_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x181,
	0,
	13,
	soc_IHP_VTT_GENERAL_CONFIGS_1_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00040022, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffff77, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_PROGRAM_ENCOUNTEREDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1cf,
	0,
	2,
	soc_IHP_VTT_PROGRAM_ENCOUNTEREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_PROGRAM_ENCOUNTERED_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d0,
	0,
	2,
	soc_IHP_VTT_PROGRAM_ENCOUNTEREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAPS_ENCOUNTEREDr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_VTT_TRAPS_ENCOUNTEREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAPS_ENCOUNTERED_BCM88650_B0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_VTT_TRAPS_ENCOUNTERED_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAPS_ENCOUNTERED_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d1,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IHP_VTT_TRAPS_ENCOUNTERED_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1af,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b0,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b1,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b2,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b3,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_5r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b4,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b5,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_8r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b6,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_9r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b7,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_10r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b8,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IHP_VTT_TRAP_STRENGTHS_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_0_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b0,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_10_BCM88650_B0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b8,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_VTT_TRAP_STRENGTHS_10_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_10_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b9,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_IHP_VTT_TRAP_STRENGTHS_10_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_1_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b1,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_2_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b2,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_3_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b3,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_4_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b4,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_5_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b5,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_6_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b6,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_8_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b7,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VTT_TRAP_STRENGTHS_9_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1b8,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_IHP_VTT_TRAP_STRENGTHS_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IHP_VT_LIF_BANK_CONTETION_STATUSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d2,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_VT_LIF_BANK_CONTETION_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IHP_VT_LIF_BANK_CONTETION_STATUS_BCM88660_A0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x1d3,
	SOC_REG_FLAG_RO,
	2,
	soc_IHP_VT_LIF_BANK_CONTETION_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAPr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000057,
	0,
	2,
	soc_IING_EGRMSKBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000057,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_IING_EGRMSKBMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000077,
	0,
	3,
	soc_IING_EGRMSKBMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000f00,
	0,
	3,
	soc_IING_EGRMSKBMAP_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000057,
	0,
	3,
	soc_IING_EGRMSKBMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000057,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IING_EGRMSKBMAP_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000135,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000135,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_BCM56514_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000135,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000057,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IING_EGRMSKBMAP_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x800006b,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IIPMCr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e7,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	23,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IIPMC_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004f00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	79,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IIPMC_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000015,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IIPMC_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000015,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IIPMCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	54,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IIPMC_BCM56450_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c001500,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IIPMC_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	75,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IIPMC_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000015,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IIPMC_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000015,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IIPMC_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003500,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	53,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IIPMC_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000015,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IIPMC_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000015,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IIPMC_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000015,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IIPMC_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001500,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IIPPKTSr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1df,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	15,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IIRSEL_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080000,
	0,
	2,
	soc_IIRSEL_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASKr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000059,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000059,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_IKNOWN_MCAST_BLOCK_MASK_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000079,
	0,
	2,
	soc_IKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001300,
	0,
	2,
	soc_IKNOWN_MCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000059,
	0,
	2,
	soc_IKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000059,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IL2L3_BUS_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1a010f00,
	0,
	2,
	soc_IL2L3_BUS_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IL2L3_BUS_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1b140000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IL2L3_BUS_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IL2LU_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1b010000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IL2LU_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IL2LU_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1b000000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IL2LU_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IL2LU_PWR_WATCH_DOG_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080d2e,
	0,
	5,
	soc_IL2LU_PWR_WATCH_DOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IL2LU_PWR_WATCH_DOG_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1b120000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_IL2LU_PWR_WATCH_DOG_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IL2LU_PWR_WATCH_DOG_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080d2f,
	SOC_REG_FLAG_RO,
	2,
	soc_IFP_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IL2LU_PWR_WATCH_DOG_STATUS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1b130000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IL2LU_PWR_WATCH_DOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IL2LU_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1a010500,
	0,
	1,
	soc_IL2LU_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IL2LU_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608000d,
	0,
	4,
	soc_IL2LU_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IL2LU_WW_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608000f,
	0,
	3,
	soc_IL2LU_WW_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IL2MC_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080000,
	0,
	1,
	soc_IL2MC_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IL2MC_TM_REG_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x7080000,
	0,
	2,
	soc_IL2MC_TM_REG_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IL3LU_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080008,
	0,
	1,
	soc_IL3LU_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_ERBFIFO_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080013,
	SOC_REG_FLAG_RO,
	5,
	soc_IL3MC_ERBFIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_ERB_CTLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080014,
	0,
	4,
	soc_IL3MC_ERB_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000260, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_ERB_INTR_CLEARr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000c,
	0,
	1,
	soc_IL3MC_ERB_INTR_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_ERB_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000b,
	0,
	1,
	soc_IL3MC_ERB_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_ERB_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000a,
	0,
	13,
	soc_IL3MC_ERB_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_EXTFP_POLICY_DED_INFOr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080017,
	0,
	2,
	soc_ES01_ADFPCNTR_DED_INFOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_EXTFP_POLICY_SEC_INFOr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080016,
	0,
	2,
	soc_ES01_ADFPCNTR_DED_INFOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_CTLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000f,
	0,
	4,
	soc_ETU_LUREQFIFO_RS_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080010,
	SOC_REG_FLAG_RO,
	5,
	soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_STATUS_BCM56680_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080010,
	SOC_REG_FLAG_RO,
	5,
	soc_IL3MC_FP0RSPFIFO_RS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_CTLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080011,
	0,
	4,
	soc_ETU_LUREQFIFO_RS_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080012,
	SOC_REG_FLAG_RO,
	5,
	soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_STATUS_BCM56680_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080012,
	SOC_REG_FLAG_RO,
	5,
	soc_IL3MC_FP0RSPFIFO_RS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_FPCREQFIFO_WS_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080015,
	SOC_REG_FLAG_RO,
	4,
	soc_IL3MC_FPCREQFIFO_WS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_IPCF_PTR_MISMATCH_INFOr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080018,
	0,
	3,
	soc_IL3MC_IPCF_PTR_MISMATCH_INFOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_CTLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000d,
	0,
	5,
	soc_IL3MC_L2L3RSPFIFO_RS_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000e,
	SOC_REG_FLAG_RO,
	5,
	soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_STATUS_BCM56680_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000e,
	SOC_REG_FLAG_RO,
	5,
	soc_IL3MC_FP0RSPFIFO_RS_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IL3MC_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x9080002,
	0,
	1,
	soc_IL3MC_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_DEBUG_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2007200,
	0,
	2,
	soc_ILAMAC_DEBUG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2006100,
	0,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_ALIGNMENT_FAILURES_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2006200,
	0,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_BAD_PACKETS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2007100,
	0,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_BAD_TYPE_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	12,
	0x2004900,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_BURSTMAX_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2006400,
	0,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_BYTES_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2002e00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILAMAC_RX_BYTES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_CHANOUT0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2002b00,
	SOC_REG_FLAG_RO,
	4,
	soc_ILAMAC_RX_CHANOUT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_CHANOUT1r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2002c00,
	SOC_REG_FLAG_RO,
	4,
	soc_ILAMAC_RX_CHANOUT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_CONFIGr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000a00,
	0,
	7,
	soc_ILAMAC_RX_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x002c07ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_CRC_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2006300,
	0,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_DESCRAM_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	12,
	0x2005500,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_FRAMING_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	12,
	0x2003d00,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_INTR0_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000d00,
	0,
	1,
	soc_ILAMAC_RX_INTF_INTR0_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_INTR0_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000c00,
	0,
	1,
	soc_ILAMAC_RX_INTF_INTR0_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_INTR0_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000b00,
	0,
	7,
	soc_ILAMAC_RX_INTF_INTR0_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_INTR1_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001000,
	0,
	1,
	soc_ETU_GLOBAL_INTR_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_INTR1_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000f00,
	0,
	1,
	soc_ETU_CP_FIFO_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_INTR1_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000e00,
	0,
	7,
	soc_ILAMAC_RX_INTF_INTR1_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_STATE0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001d00,
	SOC_REG_FLAG_RO,
	7,
	soc_ILAMAC_RX_INTF_STATE0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_STATE1r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001e00,
	SOC_REG_FLAG_RO,
	6,
	soc_ILAMAC_RX_INTF_STATE1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILAMAC_RX_INTF_STATE0_BCM56640_A0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001d00,
	SOC_REG_FLAG_RO,
	7,
	soc_ILAMAC_RX_INTF_STATE0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_CRC_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	12,
	0x2006500,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR0_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001300,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR0_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001200,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR0_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001100,
	0,
	2,
	soc_ILAMAC_RX_LANE_INTR0_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR1_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001600,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR1_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001500,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR1_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001400,
	0,
	2,
	soc_ILAMAC_RX_LANE_INTR1_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR1_STS_BCM56640_A0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001400,
	0,
	2,
	soc_ILAMAC_RX_LANE_INTR1_STS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR2_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001900,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR2_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001800,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR2_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001700,
	0,
	2,
	soc_ILAMAC_RX_LANE_INTR2_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR3_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001c00,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR3_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001b00,
	0,
	1,
	soc_ILAMAC_RX_LANE_INTR0_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_INTR3_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2001a00,
	0,
	26,
	soc_ILAMAC_RX_LANE_INTR3_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_LANE_STATEr */
	soc_block_list[109],
	soc_genreg,
	12,
	0x2001f00,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
	11,
	soc_ILAMAC_RX_LANE_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_PACKETS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2002d00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILAMAC_RX_BYTES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_RX_WORD_SYNC_ERRORS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	12,
	0x2003100,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_BYTES_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2003000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILAMAC_RX_BYTES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000000,
	0,
	11,
	soc_ILAMAC_TX_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x000507ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG1r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000100,
	0,
	3,
	soc_ILAMAC_TX_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG2r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000200,
	0,
	9,
	soc_ILAMAC_TX_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x7f800017, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG3r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000300,
	0,
	2,
	soc_ILAMAC_TX_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG4r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000400,
	0,
	16,
	soc_ILAMAC_TX_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00024000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG5r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000500,
	0,
	6,
	soc_ILAMAC_TX_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILAMAC_TX_CONFIG2_BCM56640_A0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000200,
	0,
	9,
	soc_ILAMAC_TX_CONFIG2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x7f800017, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_INTF_STATEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000600,
	SOC_REG_FLAG_RO,
	18,
	soc_ILAMAC_TX_INTF_STATEr_fields,
	SOC_RESET_VAL_DEC(0x01000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILAMAC_TX_INTF_STATE_BCM56640_A0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000600,
	SOC_REG_FLAG_RO,
	18,
	soc_ILAMAC_TX_INTF_STATE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_INTR_CLEARr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000900,
	0,
	1,
	soc_ILAMAC_TX_INTR_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_INTR_ENABLEr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000800,
	0,
	1,
	soc_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_INTR_STSr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000700,
	SOC_REG_FLAG_RO,
	6,
	soc_ILAMAC_TX_INTR_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILAMAC_TX_INTR_STS_BCM56640_A0r */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2000700,
	0,
	6,
	soc_ILAMAC_TX_INTR_STS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ILAMAC_TX_PACKETS_COUNTr */
	soc_block_list[109],
	soc_genreg,
	1,
	0x2002f00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILAMAC_RX_BYTES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0CONFIGURATIONr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x466d,
	0,
	7,
	soc_ILKN0CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0IBRXFCSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4679,
	0,
	1,
	soc_ILKN0IBRXFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0MULTIPLEUSEBITSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ac0,
	0,
	3,
	soc_ILKN0MULTIPLEUSEBITSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0NUMLANESCONFIGr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ab9,
	0,
	6,
	soc_ILKN0NUMLANESCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f1f3f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0OOBRXCRCERRCNTr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4672,
	0,
	2,
	soc_ILKN0OOBRXCRCERRCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0OOBRXFCSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4677,
	0,
	1,
	soc_ILKN0OOBRXFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN0OOBRXLANESSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4674,
	0,
	1,
	soc_ILKN0OOBRXLANESSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1CONFIGURATIONr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x466e,
	0,
	7,
	soc_ILKN1CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1IBRXFCSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x467a,
	0,
	1,
	soc_ILKN1IBRXFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1MULTIPLEUSEBITSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ac1,
	0,
	3,
	soc_ILKN1MULTIPLEUSEBITSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1NUMLANESCONFIGr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4abe,
	0,
	6,
	soc_ILKN0NUMLANESCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f1f3f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1OOBRXCRCERRCNTr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4673,
	0,
	2,
	soc_ILKN1OOBRXCRCERRCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1OOBRXFCSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4678,
	0,
	1,
	soc_ILKN1OOBRXFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKN1OOBRXLANESSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4675,
	0,
	1,
	soc_ILKN1OOBRXLANESSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNINTERRUPTMASKREGISTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4a14,
	0,
	28,
	soc_ILKNINTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNINTERRUPTREGISTERr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4a04,
	0,
	28,
	soc_ILKNINTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNINVERTPOLARITYSIGNALSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4bcd,
	0,
	12,
	soc_ILKNINVERTPOLARITYSIGNALSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNMEMORYCONTROLr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ac2,
	0,
	1,
	soc_ILKNMEMORYCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNOOBCONFIGURATIONr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x466f,
	0,
	3,
	soc_ILKNOOBCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNOOBRXFCSTATUSSELr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4676,
	0,
	4,
	soc_ILKNOOBRXFCSTATUSSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNOOBTXFORCEr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4671,
	0,
	3,
	soc_ILKNOOBTXFORCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNOOBTXMASKr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4670,
	0,
	3,
	soc_ILKNOOBTXMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRESETr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4a64,
	0,
	19,
	soc_ILKNRESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00f13fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRX0CONTROLLERCONFIG1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ab1,
	0,
	4,
	soc_ILKNRX0CONTROLLERCONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRX1CONTROLLERCONFIG1r */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ab2,
	0,
	4,
	soc_ILKNRX1CONTROLLERCONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRXCONTROLLERMAXOCCUPANCYr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4b51,
	0,
	4,
	soc_ILKNRXCONTROLLERMAXOCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ff13ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRXCONTROLLERSTATUSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4b50,
	0,
	4,
	soc_ILKNRXCONTROLLERSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ff13ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRXLANESRESETr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4a65,
	0,
	1,
	soc_ILKNRXLANESRESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRXMULTIPLEUSEBITSSTATUSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4b6a,
	SOC_REG_FLAG_RO,
	2,
	soc_ILKNRXMULTIPLEUSEBITSSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRXTOSCHHRMASK_0r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4660,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILKNRXTOSCHHRMASK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNRXTOSCHHRMASK_1r */
	soc_block_list[43],
	soc_genreg,
	1,
	0x4662,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILKNRXTOSCHHRMASK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNTX0CONTROLLER_CONFIGr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ab3,
	0,
	3,
	soc_ILKNTX0CONTROLLER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNTX1CONTROLLER_CONFIGr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4ab4,
	0,
	3,
	soc_ILKNTX1CONTROLLER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNTXCONTROLLERSTATUSr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4b52,
	0,
	4,
	soc_ILKNTXCONTROLLERSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x11ff11ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ILKNTXLANESRESETr */
	soc_block_list[39],
	soc_genreg,
	1,
	0x4a66,
	0,
	1,
	soc_ILKNTXLANESRESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ILNKBLKr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1dd,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	13,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBMr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000058,
	0,
	1,
	soc_EPC_LINK_BMAP_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000058,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EPC_LINK_BMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000078,
	0,
	2,
	soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001100,
	0,
	2,
	soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000058,
	0,
	2,
	soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000058,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000136,
	0,
	1,
	soc_BKP_DISC_BMAP_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000136,
	0,
	1,
	soc_EPC_LINK_BMAP_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM56514_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000136,
	0,
	1,
	soc_EPC_LINK_BMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000058,
	0,
	1,
	soc_EPC_LINK_BMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00005b,
	0,
	1,
	soc_EPC_LINK_BMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100005b,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_EPC_LINK_BMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100007b,
	0,
	2,
	soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001700,
	0,
	2,
	soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100005b,
	0,
	2,
	soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00005b,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ILPM_MEMORY_DBGCTRL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	8,
	soc_ILPM_MEMORY_DBGCTRL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILPM_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x22010d00,
	0,
	3,
	soc_ILPM_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ILPM_SER_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a000000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ILPM_SER_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ILPM_SER_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x22012400,
	0,
	3,
	soc_ILPM_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ILPM_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2b8d0000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ILPM_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ILPM_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080002,
	0,
	2,
	soc_ILPM_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ILPM_TM_REG_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080003,
	0,
	1,
	soc_ILPM_TM_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ILTOMCr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e6,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ILTOMC_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004e00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_ILTOMC_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000014,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ILTOMC_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000014,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ILTOMCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	54,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ILTOMC_BCM56450_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c001400,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ILTOMC_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	75,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ILTOMC_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000014,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ILTOMC_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000014,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ILTOMC_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003400,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	52,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ILTOMC_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000014,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ILTOMC_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000014,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ILTOMC_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000014,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ILTOMC_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001400,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_DEBUG_CAT4K_OOBFCr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80100,
	0,
	3,
	soc_IL_DEBUG_CAT4K_OOBFCr_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000100, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_DEBUG_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8003f,
	0,
	1,
	soc_IL_DEBUG_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_DEBUG_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006b00,
	0,
	1,
	soc_IL_DEBUG_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_DEBUG_CREDITr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80040,
	0,
	5,
	soc_IL_DEBUG_CREDITr_fields,
	SOC_RESET_VAL_DEC(0x90000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9f1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_DEBUG_CREDIT_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006c00,
	0,
	5,
	soc_IL_DEBUG_CREDIT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ECC_DEBUG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80041,
	0,
	10,
	soc_IL_ECC_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000155, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ECC_DEBUG0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006d00,
	0,
	12,
	soc_IL_ECC_DEBUG0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000555, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ECC_ERROR_ADDR_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80044,
	0,
	3,
	soc_IL_ECC_ERROR_ADDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ECC_ERROR_ADDR_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80045,
	0,
	2,
	soc_IL_ECC_ERROR_ADDR_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ECC_ERROR_ADDR_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007000,
	0,
	3,
	soc_IL_ECC_ERROR_ADDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ECC_ERROR_ADDR_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007100,
	0,
	3,
	soc_IL_ECC_ERROR_ADDR_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ECC_ERROR_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80043,
	0,
	10,
	soc_IL_ECC_ERROR_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ECC_ERROR_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80042,
	0,
	10,
	soc_IL_ECC_ERROR_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ECC_ERROR_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006e00,
	0,
	12,
	soc_IL_ECC_ERROR_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ECC_ERROR_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006f00,
	0,
	12,
	soc_IL_ECC_ERROR_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ERRINJ_CMDSTS_DONEr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8002d,
	SOC_REG_FLAG_RO,
	13,
	soc_IL_ERRINJ_CMDSTS_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ERRINJ_CMDSTS_DONE_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005900,
	SOC_REG_FLAG_RO,
	13,
	soc_IL_ERRINJ_CMDSTS_DONE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ERRINJ_CMDSTS_GOr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8002c,
	0,
	13,
	soc_IL_ERRINJ_CMDSTS_GOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ERRINJ_CMDSTS_GO_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005800,
	0,
	13,
	soc_IL_ERRINJ_CMDSTS_GO_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ERRINJ_CONFIG_CONTINUOUSr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80030,
	0,
	2,
	soc_IL_ERRINJ_CONFIG_CONTINUOUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ERRINJ_CONFIG_CONTINUOUS_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005c00,
	0,
	2,
	soc_IL_ERRINJ_CONFIG_CONTINUOUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ERRINJ_CONFIG_COUNTr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8002f,
	0,
	2,
	soc_IL_ERRINJ_CONFIG_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ERRINJ_CONFIG_COUNT_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005b00,
	0,
	2,
	soc_IL_ERRINJ_CONFIG_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_ERRINJ_CONFIG_LANE_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8002e,
	0,
	6,
	soc_IL_ERRINJ_CONFIG_LANE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_ERRINJ_CONFIG_LANE_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005a00,
	0,
	6,
	soc_IL_ERRINJ_CONFIG_LANE_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80018,
	0,
	2,
	soc_IL_FLOWCONTROL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004400,
	0,
	2,
	soc_IL_FLOWCONTROL_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80023,
	0,
	6,
	soc_IL_FLOWCONTROL_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80022,
	0,
	6,
	soc_IL_FLOWCONTROL_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004e00,
	0,
	6,
	soc_IL_FLOWCONTROL_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004f00,
	0,
	6,
	soc_IL_FLOWCONTROL_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_OOB_RX_STSr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80021,
	SOC_REG_FLAG_RO,
	2,
	soc_IL_FLOWCONTROL_OOB_RX_STSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_OOB_RX_STS_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004d00,
	SOC_REG_FLAG_RO,
	2,
	soc_IL_FLOWCONTROL_OOB_RX_STS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8001e,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8001d,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004a00,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004900,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_STS0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8001c,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_STS0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_STS1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8001b,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_STS1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_STS0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004800,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_STS0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_RXFC_STS1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004700,
	0,
	1,
	soc_IL_FLOWCONTROL_RXFC_STS1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80020,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8001f,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004c00,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004b00,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_STS0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8001a,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_STS0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_STS1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80019,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_STS1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_STS0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004600,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_STS0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_FLOWCONTROL_TXFC_STS1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004500,
	0,
	1,
	soc_IL_FLOWCONTROL_TXFC_STS1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_GLOBAL_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80001,
	0,
	7,
	soc_IL_GLOBAL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_GLOBAL_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000100,
	0,
	7,
	soc_IL_GLOBAL_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_GLOBAL_CONTROLr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80000,
	0,
	8,
	soc_IL_GLOBAL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x88000f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_GLOBAL_CONTROL_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000000,
	0,
	2,
	soc_IL_GLOBAL_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_GLOBAL_ERROR_STATUSr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80002,
	SOC_REG_FLAG_RO,
	13,
	soc_IL_GLOBAL_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_GLOBAL_ERROR_STATUS_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000200,
	SOC_REG_FLAG_RO,
	13,
	soc_IL_GLOBAL_ERROR_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_DEBUGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003500,
	0,
	4,
	soc_IL_HCFC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003600,
	0,
	1,
	soc_IL_HCFC_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003700,
	0,
	1,
	soc_IL_HCFC_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_CONFIG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000c00,
	0,
	5,
	soc_IL_HCFC_RX_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_CONFIG1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000d00,
	0,
	1,
	soc_IL_HCFC_RX_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_CONFIG2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000e00,
	0,
	1,
	soc_IL_HCFC_RX_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_CONFIG3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000f00,
	0,
	1,
	soc_IL_HCFC_RX_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_CONFIG4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001000,
	0,
	1,
	soc_IL_HCFC_RX_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001100,
	0,
	5,
	soc_IL_HCFC_RX_REMAP0r_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001200,
	0,
	5,
	soc_IL_HCFC_RX_REMAP1r_fields,
	SOC_RESET_VAL_DEC(0x09207185, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001300,
	0,
	5,
	soc_IL_HCFC_RX_REMAP2r_fields,
	SOC_RESET_VAL_DEC(0x0e34c2ca, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001400,
	0,
	5,
	soc_IL_HCFC_RX_REMAP3r_fields,
	SOC_RESET_VAL_DEC(0x1349140f, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001500,
	0,
	5,
	soc_IL_HCFC_RX_REMAP4r_fields,
	SOC_RESET_VAL_DEC(0x185d6554, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001600,
	0,
	5,
	soc_IL_HCFC_RX_REMAP5r_fields,
	SOC_RESET_VAL_DEC(0x1d71b699, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001700,
	0,
	5,
	soc_IL_HCFC_RX_REMAP6r_fields,
	SOC_RESET_VAL_DEC(0x228607de, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001800,
	0,
	5,
	soc_IL_HCFC_RX_REMAP7r_fields,
	SOC_RESET_VAL_DEC(0x279a5923, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP8r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001900,
	0,
	5,
	soc_IL_HCFC_RX_REMAP8r_fields,
	SOC_RESET_VAL_DEC(0x2caeaa68, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP9r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001a00,
	0,
	5,
	soc_IL_HCFC_RX_REMAP9r_fields,
	SOC_RESET_VAL_DEC(0x31c2fbad, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP10r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001b00,
	0,
	5,
	soc_IL_HCFC_RX_REMAP10r_fields,
	SOC_RESET_VAL_DEC(0x36d74cf2, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP11r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001c00,
	0,
	5,
	soc_IL_HCFC_RX_REMAP11r_fields,
	SOC_RESET_VAL_DEC(0x3beb9e37, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_REMAP12r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001d00,
	0,
	4,
	soc_IL_HCFC_RX_REMAP12r_fields,
	SOC_RESET_VAL_DEC(0x00ffef7c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_STATUS0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003300,
	0,
	1,
	soc_IL_HCFC_RX_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_RX_STATUS1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003400,
	0,
	1,
	soc_IL_HCFC_RX_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_CONFIG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001e00,
	0,
	4,
	soc_IL_HCFC_TX_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_CONFIG1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2001f00,
	0,
	5,
	soc_IL_HCFC_TX_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_CONFIG2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002000,
	0,
	1,
	soc_IL_HCFC_TX_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_CONFIG3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002100,
	0,
	1,
	soc_IL_HCFC_TX_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_CONFIG4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002200,
	0,
	1,
	soc_IL_HCFC_TX_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_CONFIG5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002300,
	0,
	1,
	soc_IL_HCFC_TX_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002400,
	0,
	5,
	soc_IL_HCFC_TX_REMAP0r_fields,
	SOC_RESET_VAL_DEC(0x040c2040, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002500,
	0,
	5,
	soc_IL_HCFC_TX_REMAP1r_fields,
	SOC_RESET_VAL_DEC(0x09207185, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002600,
	0,
	5,
	soc_IL_HCFC_TX_REMAP2r_fields,
	SOC_RESET_VAL_DEC(0x0e34c2ca, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002700,
	0,
	5,
	soc_IL_HCFC_TX_REMAP3r_fields,
	SOC_RESET_VAL_DEC(0x1349140f, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002800,
	0,
	5,
	soc_IL_HCFC_TX_REMAP4r_fields,
	SOC_RESET_VAL_DEC(0x185d6554, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002900,
	0,
	5,
	soc_IL_HCFC_TX_REMAP5r_fields,
	SOC_RESET_VAL_DEC(0x1d71b699, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002a00,
	0,
	5,
	soc_IL_HCFC_TX_REMAP6r_fields,
	SOC_RESET_VAL_DEC(0x228607de, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002b00,
	0,
	5,
	soc_IL_HCFC_TX_REMAP7r_fields,
	SOC_RESET_VAL_DEC(0x279a5923, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP8r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002c00,
	0,
	5,
	soc_IL_HCFC_TX_REMAP8r_fields,
	SOC_RESET_VAL_DEC(0x2caeaa68, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP9r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002d00,
	0,
	5,
	soc_IL_HCFC_TX_REMAP9r_fields,
	SOC_RESET_VAL_DEC(0x31c2fbad, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP10r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002e00,
	0,
	5,
	soc_IL_HCFC_TX_REMAP10r_fields,
	SOC_RESET_VAL_DEC(0x36d74cf2, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP11r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2002f00,
	0,
	5,
	soc_IL_HCFC_TX_REMAP11r_fields,
	SOC_RESET_VAL_DEC(0x3beb9e37, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_REMAP12r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003000,
	0,
	4,
	soc_IL_HCFC_TX_REMAP12r_fields,
	SOC_RESET_VAL_DEC(0x00ffef7c, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_STATUS0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003100,
	0,
	1,
	soc_IL_HCFC_TX_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_HCFC_TX_STATUS1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003200,
	0,
	1,
	soc_IL_HCFC_TX_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_IEEE_CRC32_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80005,
	0,
	6,
	soc_IL_IEEE_CRC32_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_IEEE_CRC32_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000500,
	0,
	6,
	soc_IL_IEEE_CRC32_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_LOOPBACK_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80017,
	0,
	7,
	soc_IL_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000f7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_LOOPBACK_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004300,
	0,
	7,
	soc_IL_LOOPBACK_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000f7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MEMORY_INITr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80003,
	0,
	5,
	soc_IL_MEMORY_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MEMORY_INIT_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000300,
	0,
	5,
	soc_IL_MEMORY_INIT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MEMORY_INIT_DONEr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80004,
	0,
	5,
	soc_IL_MEMORY_INIT_DONEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MEMORY_INIT_DONE_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000400,
	0,
	5,
	soc_IL_MEMORY_INIT_DONE_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MEM_DEBUG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80046,
	0,
	2,
	soc_IL_MEM_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MEM_DEBUG1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80047,
	0,
	3,
	soc_IL_MEM_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MEM_DEBUG2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80048,
	0,
	10,
	soc_IL_MEM_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MEM_DEBUG0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007200,
	0,
	5,
	soc_IL_MEM_DEBUG0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MEM_DEBUG1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007300,
	0,
	3,
	soc_IL_MEM_DEBUG1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MEM_DEBUG2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007400,
	0,
	10,
	soc_IL_MEM_DEBUG2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MU_LLFC_CONTROLr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80101,
	0,
	6,
	soc_IL_MU_LLFC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MU_LLFC_CONTROL_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012400,
	0,
	6,
	soc_IL_MU_LLFC_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_MU_LLFC_STATUSr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80102,
	0,
	4,
	soc_IL_MU_LLFC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_MU_LLFC_STATUS_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012500,
	0,
	4,
	soc_IL_MU_LLFC_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_CHANNEL_SEL_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80094,
	0,
	1,
	soc_IL_PKTCAP_CHANNEL_SEL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_CHANNEL_SEL_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80093,
	0,
	1,
	soc_IL_PKTCAP_CHANNEL_SEL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_CHANNEL_SEL_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c000,
	0,
	1,
	soc_IL_PKTCAP_CHANNEL_SEL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_CHANNEL_SEL_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200bf00,
	0,
	1,
	soc_IL_PKTCAP_CHANNEL_SEL_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80090,
	0,
	2,
	soc_IL_PKTCAP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200bc00,
	0,
	2,
	soc_IL_PKTCAP_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_CONTROLr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80091,
	0,
	1,
	soc_IL_PKTCAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_CONTROL_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200bd00,
	0,
	1,
	soc_IL_PKTCAP_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d4,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d3,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d2,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d1,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d0,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800cf,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ce,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800cd,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_8r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800cc,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_9r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800cb,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_10r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ca,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_11r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c9,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_12r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c8,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_13r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c7,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_14r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c6,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_15r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c5,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_16r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c4,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_17r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c3,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_18r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c2,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_19r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c1,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_20r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800c0,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_21r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800bf,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_22r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800be,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_23r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800bd,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_24r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800bc,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_25r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800bb,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_26r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ba,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_27r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b9,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_28r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b8,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_29r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b7,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_30r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b6,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_31r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b5,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_32r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b4,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_33r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b3,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_34r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b2,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_35r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b1,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_36r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800b0,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_37r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800af,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_38r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ae,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_39r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ad,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_40r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ac,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_41r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ab,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_42r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800aa,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_43r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a9,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_44r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a8,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_45r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a7,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_46r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a6,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_47r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a5,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_48r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a4,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_49r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a3,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_50r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a2,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_51r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a1,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_52r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800a0,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_53r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8009f,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_54r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8009e,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_55r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8009d,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_56r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8009c,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_57r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8009b,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_58r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8009a,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_59r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80099,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_60r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80098,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_61r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80097,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_62r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80096,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_63r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80095,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010000,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_10_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f600,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_11_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f500,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_12_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f400,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_13_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f300,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_14_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f200,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_15_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f100,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_16_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f000,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_17_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ef00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_18_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ee00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_19_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ed00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ff00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_20_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ec00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_21_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200eb00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_22_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ea00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_23_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e900,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_24_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e800,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_25_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e700,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_26_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e600,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_27_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e500,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_28_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e400,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_29_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e300,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200fe00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_30_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e200,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_31_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e100,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_32_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200e000,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_33_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200df00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_34_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200de00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_35_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200dd00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_36_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200dc00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_37_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200db00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_38_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200da00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_39_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d900,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_3_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200fd00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_40_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d800,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_41_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d700,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_42_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d600,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_43_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d500,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_44_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d400,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_45_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d300,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_46_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d200,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_47_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d100,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_48_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200d000,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_49_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200cf00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_4_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200fc00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_50_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ce00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_51_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200cd00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_52_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200cc00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_53_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200cb00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_54_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ca00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_55_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c900,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_56_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c800,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_57_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c700,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_58_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c600,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_59_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c500,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_5_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200fb00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_60_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c400,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_61_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c300,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_62_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c200,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_63_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200c100,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_6_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200fa00,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_7_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f900,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_8_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f800,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTHDR_9_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200f700,
	0,
	1,
	soc_IL_PKTCAP_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800dc,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800db,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800da,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d9,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d8,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d7,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d6,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800d5,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010800,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010700,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010600,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_3_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010500,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_4_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010400,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_5_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010300,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_6_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010200,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_PKTSB_7_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010100,
	0,
	5,
	soc_IL_PKTCAP_PKTSB_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00073f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTCAP_STATUSr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80092,
	0,
	1,
	soc_IL_PKTCAP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTCAP_STATUS_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200be00,
	0,
	1,
	soc_IL_PKTCAP_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80049,
	0,
	4,
	soc_IL_PKTINJ_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8004a,
	0,
	2,
	soc_IL_PKTINJ_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8004b,
	0,
	3,
	soc_IL_PKTINJ_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8004c,
	0,
	4,
	soc_IL_PKTINJ_CONFIG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8004d,
	0,
	1,
	soc_IL_PKTINJ_CONFIG4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80103,
	0,
	1,
	soc_IL_PKTINJ_CONFIG5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007500,
	0,
	4,
	soc_IL_PKTINJ_CONFIG0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007600,
	0,
	2,
	soc_IL_PKTINJ_CONFIG1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007700,
	0,
	3,
	soc_IL_PKTINJ_CONFIG2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG3_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007800,
	0,
	4,
	soc_IL_PKTINJ_CONFIG3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG4_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007900,
	0,
	1,
	soc_IL_PKTINJ_CONFIG4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONFIG5_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012600,
	0,
	1,
	soc_IL_PKTINJ_CONFIG5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_CONTROLr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8004e,
	0,
	1,
	soc_IL_PKTINJ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_CONTROL_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007a00,
	0,
	1,
	soc_IL_PKTINJ_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8008f,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8008e,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8008d,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8008c,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8008b,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8008a,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80089,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80088,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_8r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80087,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_9r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80086,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_10r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80085,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_11r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80084,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_12r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80083,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_13r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80082,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_14r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80081,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_15r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80080,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_16r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8007f,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_17r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8007e,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_18r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8007d,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_19r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8007c,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_20r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8007b,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_21r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8007a,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_22r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80079,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_23r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80078,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_24r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80077,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_25r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80076,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_26r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80075,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_27r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80074,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_28r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80073,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_29r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80072,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_30r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80071,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_31r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80070,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_32r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8006f,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_33r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8006e,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_34r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8006d,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_35r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8006c,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_36r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8006b,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_37r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8006a,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_38r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80069,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_39r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80068,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_40r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80067,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_41r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80066,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_42r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80065,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_43r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80064,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_44r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80063,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_45r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80062,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_46r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80061,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_47r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80060,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_48r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8005f,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_49r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8005e,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_50r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8005d,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_51r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8005c,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_52r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8005b,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_53r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8005a,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_54r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80059,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_55r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80058,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_56r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80057,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_57r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80056,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_58r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80055,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_59r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80054,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_60r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80053,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_61r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80052,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_62r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80051,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_63r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80050,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200bb00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_10_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b100,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_11_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b000,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_12_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200af00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_13_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ae00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_14_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ad00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_15_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ac00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_16_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ab00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_17_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200aa00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_18_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a900,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_19_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a800,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200ba00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_20_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a700,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_21_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a600,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_22_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a500,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_23_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a400,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_24_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a300,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_25_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a200,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_26_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a100,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_27_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200a000,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_28_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009f00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_29_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009e00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b900,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_30_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009d00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_31_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009c00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_32_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009b00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_33_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009a00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_34_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009900,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_35_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009800,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_36_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009700,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_37_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009600,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_38_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009500,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_39_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009400,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_3_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b800,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_40_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009300,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_41_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009200,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_42_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009100,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_43_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2009000,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_44_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008f00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_45_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008e00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_46_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008d00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_47_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008c00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_48_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008b00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_49_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008a00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_4_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b700,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_50_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008900,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_51_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008800,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_52_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008700,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_53_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008600,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_54_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008500,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_55_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008400,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_56_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008300,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_57_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008200,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_58_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008100,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_59_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2008000,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_5_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b600,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_60_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007f00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_61_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007e00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_62_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007d00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_63_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007c00,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_6_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b500,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_7_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b400,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_8_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b300,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_PKTHDR_9_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x200b200,
	0,
	1,
	soc_IL_PKTINJ_PKTHDR_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_PKTINJ_STATUSr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8004f,
	0,
	1,
	soc_IL_PKTINJ_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_PKTINJ_STATUS_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2007b00,
	0,
	1,
	soc_IL_PKTINJ_STATUS_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CDR_LOCK_CONTROLr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800df,
	0,
	1,
	soc_IL_RX_CDR_LOCK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CDR_LOCK_CONTROL_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010b00,
	0,
	1,
	soc_IL_RX_CDR_LOCK_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CHAN_ENABLE0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80008,
	0,
	1,
	soc_IL_RX_CHAN_ENABLE0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CHAN_ENABLE1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80007,
	0,
	1,
	soc_IL_RX_CHAN_ENABLE1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CHAN_ENABLE0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000800,
	0,
	1,
	soc_IL_RX_CHAN_ENABLE0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CHAN_ENABLE1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000700,
	0,
	1,
	soc_IL_RX_CHAN_ENABLE1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80006,
	0,
	1,
	soc_IL_RX_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00002590, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000600,
	0,
	1,
	soc_IL_RX_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002590, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_CONFIG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80011,
	0,
	3,
	soc_IL_RX_CORE_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x000707ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_CONFIG1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80012,
	0,
	3,
	soc_IL_RX_CORE_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x800000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_CONFIG0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003d00,
	0,
	3,
	soc_IL_RX_CORE_CONFIG0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000707ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_CONFIG1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003e00,
	0,
	3,
	soc_IL_RX_CORE_CONFIG1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000b0, 0x00000000)
	SOC_RESET_MASK_DEC(0x800000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_CONTROL0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_IL_RX_CORE_CONTROL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_CONTROL0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003f00,
	0,
	1,
	soc_IL_RX_CORE_CONTROL0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_STATUS0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80014,
	SOC_REG_FLAG_RO,
	2,
	soc_IL_RX_CORE_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_STATUS1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80015,
	SOC_REG_FLAG_RO,
	2,
	soc_IL_RX_CORE_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_STATUS2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80016,
	SOC_REG_FLAG_RO,
	1,
	soc_IL_RX_CORE_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_STATUS0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004000,
	SOC_REG_FLAG_RO,
	2,
	soc_IL_RX_CORE_STATUS0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_STATUS1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004100,
	SOC_REG_FLAG_RO,
	2,
	soc_IL_RX_CORE_STATUS1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_STATUS2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2004200,
	SOC_REG_FLAG_RO,
	1,
	soc_IL_RX_CORE_STATUS2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_CORE_STAT_MU_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800de,
	SOC_REG_FLAG_RO,
	1,
	soc_IL_RX_CORE_STAT_MU_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_CORE_STAT_MU_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010a00,
	SOC_REG_FLAG_RO,
	1,
	soc_IL_RX_CORE_STAT_MU_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET0_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80032,
	0,
	8,
	soc_IL_RX_ERRDET0_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET0_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80031,
	0,
	8,
	soc_IL_RX_ERRDET0_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET0_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005d00,
	0,
	8,
	soc_IL_RX_ERRDET0_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET0_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005e00,
	0,
	8,
	soc_IL_RX_ERRDET0_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET1_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80034,
	0,
	2,
	soc_IL_RX_ERRDET1_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET1_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80033,
	0,
	2,
	soc_IL_RX_ERRDET1_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET1_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005f00,
	0,
	2,
	soc_IL_RX_ERRDET1_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET1_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006000,
	0,
	2,
	soc_IL_RX_ERRDET1_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0fff0fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET2_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80036,
	0,
	2,
	soc_IL_RX_ERRDET2_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET2_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80035,
	0,
	2,
	soc_IL_RX_ERRDET2_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET2_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006100,
	0,
	2,
	soc_IL_RX_ERRDET2_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET2_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006200,
	0,
	2,
	soc_IL_RX_ERRDET2_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0fff0fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET3_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80038,
	0,
	2,
	soc_IL_RX_ERRDET3_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET3_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80037,
	0,
	2,
	soc_IL_RX_ERRDET3_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET3_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006300,
	0,
	2,
	soc_IL_RX_ERRDET3_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET3_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006400,
	0,
	2,
	soc_IL_RX_ERRDET3_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0fff0fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET4_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8003a,
	0,
	2,
	soc_IL_RX_ERRDET4_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET4_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80039,
	0,
	2,
	soc_IL_RX_ERRDET4_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET4_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006500,
	0,
	2,
	soc_IL_RX_ERRDET4_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET4_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006600,
	0,
	2,
	soc_IL_RX_ERRDET4_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0fff0fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET5_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8003c,
	0,
	2,
	soc_IL_RX_ERRDET5_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000005, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_ERRDET5_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8003b,
	0,
	2,
	soc_IL_RX_ERRDET5_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000005, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET5_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006700,
	0,
	2,
	soc_IL_RX_ERRDET5_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000005, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_ERRDET5_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006800,
	0,
	2,
	soc_IL_RX_ERRDET5_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000005, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e0,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e1,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e2,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e3,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e4,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e5,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_5r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e6,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_6r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e7,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_7r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_8r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e8,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_8r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_9r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800e9,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_9r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_10r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ea,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_10r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_11r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800eb,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_11r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_12r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ec,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_12r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_13r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ed,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_13r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_14r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ee,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_14r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_15r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ef,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_15r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010c00,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_10_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011600,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_10_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_11_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011700,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_11_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010d00,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010e00,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_3_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010f00,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_4_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011000,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_5_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011100,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_6_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011200,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_7_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011300,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_8_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011400,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_8_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_9_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011500,
	0,
	1,
	soc_IL_RX_LANE_SWAP_CONTROL_9_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_RXSAT0_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8002b,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_RXSAT0_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8002a,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_RXSAT0_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005600,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_RXSAT0_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005700,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_RXSAT1_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80029,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_RXSAT1_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80028,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_RXSAT1_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005400,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_RXSAT1_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005500,
	0,
	1,
	soc_IL_STATS_RXSAT0_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_TXSAT0_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80027,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_TXSAT0_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80026,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_TXSAT0_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005200,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_TXSAT0_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005300,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_TXSAT1_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80025,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_STATS_TXSAT1_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80024,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_TXSAT1_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005000,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_STATS_TXSAT1_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2005100,
	0,
	1,
	soc_IL_STATS_TXSAT0_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CHAN_ENABLE0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8000b,
	0,
	1,
	soc_IL_TX_CHAN_ENABLE0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CHAN_ENABLE1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8000a,
	0,
	1,
	soc_IL_TX_CHAN_ENABLE1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CHAN_ENABLE0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000b00,
	0,
	1,
	soc_IL_TX_CHAN_ENABLE0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CHAN_ENABLE1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000a00,
	0,
	1,
	soc_IL_TX_CHAN_ENABLE1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CONFIGr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80009,
	0,
	1,
	soc_IL_TX_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00002590, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CONFIG_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2000900,
	0,
	2,
	soc_IL_TX_CONFIG_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002590, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CORE_CONFIG0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8000c,
	0,
	7,
	soc_IL_TX_CORE_CONFIG0r_fields,
	SOC_RESET_VAL_DEC(0x003307ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CORE_CONFIG1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8000d,
	0,
	3,
	soc_IL_TX_CORE_CONFIG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CORE_CONFIG2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8000e,
	0,
	4,
	soc_IL_TX_CORE_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00003f70, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CORE_CONFIG0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003800,
	0,
	7,
	soc_IL_TX_CORE_CONFIG0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x003307ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CORE_CONFIG1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003900,
	0,
	3,
	soc_IL_TX_CORE_CONFIG1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CORE_CONFIG2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003a00,
	0,
	4,
	soc_IL_TX_CORE_CONFIG2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00003fb0, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CORE_CONTROL0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8000f,
	0,
	6,
	soc_IL_TX_CORE_CONTROL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0703ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CORE_CONTROL0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003b00,
	0,
	6,
	soc_IL_TX_CORE_CONTROL0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07030fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_CORE_CONTROL_MU_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800dd,
	0,
	1,
	soc_IL_TX_CORE_CONTROL_MU_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_CORE_CONTROL_MU_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2010900,
	0,
	1,
	soc_IL_TX_CORE_CONTROL_MU_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_ERRDET0_L2_INTERRUPT_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8003e,
	0,
	7,
	soc_IL_TX_ERRDET0_L2_INTERRUPT_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_ERRDET0_L2_INTRr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x8003d,
	0,
	7,
	soc_IL_TX_ERRDET0_L2_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_ERRDET0_L2_INTR_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006900,
	0,
	7,
	soc_IL_TX_ERRDET0_L2_INTR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_ERRDET0_L2_INTR_MASKr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2006a00,
	0,
	7,
	soc_IL_TX_ERRDET0_L2_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f0,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_1r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f1,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_2r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f2,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_3r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f3,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_4r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f4,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_5r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f5,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_5r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_6r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f6,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_6r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_7r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f7,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_7r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_8r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f8,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_8r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_9r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800f9,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_9r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_10r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800fa,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_10r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_11r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800fb,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_11r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_12r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800fc,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_12r_fields,
	SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_13r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800fd,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_13r_fields,
	SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_14r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800fe,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_14r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_15r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x800ff,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_15r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_0_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011800,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_0_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_10_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012200,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_10_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_11_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012300,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_11_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_1_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011900,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_1_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_2_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011a00,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_2_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_3_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011b00,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_3_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_4_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011c00,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_4_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_5_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011d00,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_5_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_6_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011e00,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_6_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_7_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2011f00,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_7_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_8_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012000,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_8_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_9_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2012100,
	0,
	1,
	soc_IL_TX_LANE_SWAP_CONTROL_9_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IL_TX_REF_CLOCK_SELECTr */
	soc_block_list[87],
	soc_genreg,
	1,
	0x80010,
	0,
	1,
	soc_IL_TX_REF_CLOCK_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IL_TX_REF_CLOCK_SELECT_BCM88030_A0r */
	soc_block_list[87],
	soc_genreg,
	1,
	0x2003c00,
	0,
	1,
	soc_IL_TX_REF_CLOCK_SELECT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IMIRRORr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1db,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	11,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAPr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000121,
	0,
	1,
	soc_IMIRROR_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00005f,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100007c,
	0,
	1,
	soc_IMIRROR_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001800,
	0,
	1,
	soc_HG_TRUNK_FAILOVER_ENABLE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100005f,
	0,
	1,
	soc_IMIRROR_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x1100005f,
	0,
	1,
	soc_HG_TRUNK_FAILOVER_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe00005f,
	0,
	1,
	soc_TDBGC0_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00005f,
	0,
	1,
	soc_EMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802a3,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d72,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e017200,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d73,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802a4,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d73,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e017300,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d74,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802a5,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d74,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e017400,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d75,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROLr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000104,
	0,
	4,
	soc_IMIRROR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000108,
	0,
	6,
	soc_IMIRROR_CONTROL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000073,
	0,
	9,
	soc_IMIRROR_CONTROL_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000700,
	0,
	9,
	soc_IMIRROR_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000108,
	0,
	6,
	soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000108,
	0,
	6,
	soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56504_B0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000104,
	0,
	6,
	soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000053,
	0,
	12,
	soc_IMIRROR_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000053,
	0,
	12,
	soc_IMIRROR_CONTROL_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000653,
	0,
	6,
	soc_IMIRROR_CONTROL_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IMIRROR_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000653,
	0,
	12,
	soc_IMIRROR_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMMU_FUSE_DEBUG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080015,
	0,
	1,
	soc_EMMU_FUSE_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMMU_FUSE_DEBUG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080016,
	0,
	1,
	soc_EMMU_FUSE_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMMU_FUSE_DEBUG2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080017,
	0,
	1,
	soc_EMMU_FUSE_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IMMU_FUSE_DEBUG0_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080030,
	SOC_REG_FLAG_RO,
	1,
	soc_EMMU_FUSE_DEBUG0_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IMMU_FUSE_DEBUG1_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf080031,
	SOC_REG_FLAG_RO,
	1,
	soc_EMMU_FUSE_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IMPLS_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16010700,
	0,
	9,
	soc_IMPLS_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMRP4r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000003,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_IMRP6r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000007,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IMRP4_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004600,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IMRP4_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000003,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IMRP4_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c000300,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IMRP4_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_IMRP4_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000003,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMRP4_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000003,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IMRP4_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38002300,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	35,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IMRP4_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000003,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IMRP4_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000300,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IMRP6_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004a00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IMRP6_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000007,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IMRP6_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c000700,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IMRP4_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_IMRP6_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000007,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IMRP6_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000007,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IMRP6_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38002700,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	39,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IMRP6_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000007,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IMRP6_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000700,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCOMINGUPMAP0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60f1,
	0,
	1,
	soc_INCOMINGUPMAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCOMINGUPMAP1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60f2,
	0,
	1,
	soc_INCOMINGUPMAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCOMINGUPMAP2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60f3,
	0,
	1,
	soc_INCOMINGUPMAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCOMINGUPMAP3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60f4,
	0,
	1,
	soc_INCOMINGUPMAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCORRECT_STATUS_MESSAGE___REGISTER_1r */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4264,
	0,
	5,
	soc_INCORRECT_STATUS_MESSAGE___REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcf7fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCORRECT_STATUS_MESSAGE___REGISTER_2r */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4265,
	0,
	2,
	soc_INCORRECT_STATUS_MESSAGE___REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INCREMENTALMODECONFIGURATIONSr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4523,
	0,
	2,
	soc_INCREMENTALMODECONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INGRESSMULTICASTINDICATIONr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x2909,
	0,
	2,
	soc_INGRESSMULTICASTINDICATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INGRESSSHAPESCHEDULERCONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x312,
	0,
	1,
	soc_INGRESSSHAPESCHEDULERCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INGRESSSHAPINGQUEUEBOUNDARIESr */
	soc_block_list[58],
	soc_genreg,
	1,
	0xf,
	0,
	2,
	soc_INGRESSSHAPINGQUEUEBOUNDARIESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INGRESS_SHAPING_PORT_CONFIGURATIONr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x43a7,
	0,
	2,
	soc_INGRESS_SHAPING_PORT_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000017f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_1588OMPLSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002f00,
	0,
	3,
	soc_EGR_1588OMPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_1588OMPLS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002800,
	0,
	3,
	soc_EGR_1588OMPLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_1588_INGRESS_CTRL_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010100,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_1588_PARSING_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208060f,
	0,
	1,
	soc_EGR_1588_PARSING_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_1588_PARSING_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001900,
	0,
	1,
	soc_ING_1588_PARSING_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_1588_PARSING_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000d00,
	0,
	1,
	soc_ING_1588_PARSING_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_1588_PARSING_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003300,
	0,
	1,
	soc_ING_1588_PARSING_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_1588_PARSING_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_1588_PARSING_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_BYPASS_CTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080633,
	0,
	6,
	soc_ING_BYPASS_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_BYPASS_CTRL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080647,
	0,
	2,
	soc_ING_BYPASS_CTRL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_BYPASS_CTRL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001e00,
	0,
	2,
	soc_ING_BYPASS_CTRL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_BYPASS_CTRL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080647,
	0,
	1,
	soc_ING_BYPASS_CTRL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_BYPASS_CTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa004700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_BYPASS_CTRL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_ING_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	11,
	soc_ING_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_CONFIG_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080602,
	0,
	9,
	soc_ING_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_CONFIG_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	SOC_REG_FLAG_64_BITS,
	41,
	soc_ING_CONFIG_64r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	SOC_REG_FLAG_64_BITS,
	39,
	soc_ING_CONFIG_64_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000000,
	SOC_REG_FLAG_64_BITS,
	42,
	soc_ING_CONFIG_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	SOC_REG_FLAG_64_BITS,
	45,
	soc_ING_CONFIG_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000000,
	SOC_REG_FLAG_64_BITS,
	46,
	soc_ING_CONFIG_64_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	SOC_REG_FLAG_64_BITS,
	46,
	soc_ING_CONFIG_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000000,
	SOC_REG_FLAG_64_BITS,
	49,
	soc_ING_CONFIG_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00040000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080600,
	SOC_REG_FLAG_64_BITS,
	38,
	soc_ING_CONFIG_64_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080600,
	SOC_REG_FLAG_64_BITS,
	46,
	soc_ING_CONFIG_64_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080600,
	SOC_REG_FLAG_64_BITS,
	47,
	soc_ING_CONFIG_64_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00040000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0007ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000000,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	51,
	soc_ING_CONFIG_64_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00040000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_CONFIG_64_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	2,
	soc_ING_CONFIG_64_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000038, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_CONFIG_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	26,
	soc_ING_CONFIG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_CONFIG_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	23,
	soc_ING_CONFIG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x0060000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_CONFIG_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	26,
	soc_ING_CONFIG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x0060c00e, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    { /* SOC_REG_INT_ING_CONFIG_BCM56304_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	12,
	soc_ING_CONFIG_BCM56304_B0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_ING_CONFIG_BCM56504_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	16,
	soc_ING_CONFIG_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x0000300e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_CONFIG_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080000,
	0,
	25,
	soc_ING_CONFIG_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000c0e, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffbf, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_CONFIG_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080600,
	0,
	26,
	soc_ING_CONFIG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_COS_MAPr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x280b,
	0,
	8,
	soc_ING_COS_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_COS_MODEr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000a0,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	5,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_COS_MODE_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44007700,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	10,
	soc_ING_COS_MODE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000084,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000a0,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	33,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000677,
	0,
	2,
	soc_ING_COS_MODE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c004e00,
	0,
	3,
	soc_ING_COS_MODE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe0000a0,
	0,
	1,
	soc_COS_MAP_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38005400,
	0,
	4,
	soc_ING_COS_MODE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_COS_MODE_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000677,
	0,
	2,
	soc_ING_COS_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_CPUTOBMAPr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x2802,
	0,
	1,
	soc_ING_CPUTOBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_CTRLr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x2800,
	0,
	6,
	soc_ING_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ff1d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_CTRL2r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x280c,
	0,
	1,
	soc_ING_CTRL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_DNAT_ADDRESS_TYPE_B0_PDAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x17110000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_PDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_DNAT_ADDRESS_TYPE_B0_TMr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x17120000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_DNAT_ADDRESS_TYPE_B1_PDAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x17130000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_PDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_DNAT_ADDRESS_TYPE_B1_TMr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x17140000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16005000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_DVP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801df,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_DVP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e0,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_DVP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e1,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_DVP_TABLE_DBGCTRL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1b150000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ING_DVP_TABLE_DBGCTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d08,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d04,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010400,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d09,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d05,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010500,
	0,
	3,
	soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d09,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0a,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d06,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010600,
	0,
	3,
	soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0a,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_EAV_CLASSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08013b,
	0,
	2,
	soc_ING_EAV_CLASSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAPr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x2804,
	0,
	1,
	soc_ING_CPUTOBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000047,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_IING_EGRMSKBMAP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000067,
	0,
	3,
	soc_IING_EGRMSKBMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000e00,
	0,
	3,
	soc_IING_EGRMSKBMAP_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000047,
	0,
	3,
	soc_IING_EGRMSKBMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000047,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IING_EGRMSKBMAP_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_BCM53314_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000135,
	0,
	2,
	soc_ING_EGRMSKBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000135,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_BCM56514_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000135,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000047,
	0,
	2,
	soc_IING_EGRMSKBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000047,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x800006a,
	0,
	2,
	soc_IING_EGRMSKBMAP_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080294,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d63,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e016300,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d64,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080295,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d64,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e016400,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d65,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080296,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d65,
	0,
	3,
	soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e016500,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d66,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAPr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080013,
	0,
	1,
	soc_ING_EN_EFILTER_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08000e,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_ING_EN_EFILTER_BITMAP_64r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_64_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000800,
	0,
	2,
	soc_ING_EN_EFILTER_BITMAP_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_64_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08000e,
	0,
	2,
	soc_ING_EN_EFILTER_BITMAP_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_64_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080069,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_ING_EN_EFILTER_BITMAP_64r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x003fffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08000d,
	0,
	1,
	soc_ING_EN_EFILTER_BITMAP_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x01ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08000d,
	0,
	1,
	soc_ING_EN_EFILTER_BITMAP_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08060e,
	0,
	1,
	soc_ING_EN_EFILTER_BITMAPr_fields,
	SOC_RESET_VAL_DEC(0x1fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080076,
	0,
	1,
	soc_ING_EN_EFILTER_BITMAP_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_EPC_LNKBMAPr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x2805,
	0,
	1,
	soc_ING_CPUTOBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x13180000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080c53,
	0,
	32,
	soc_ING_EVENT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080058,
	0,
	12,
	soc_ING_EVENT_DEBUG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006a00,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ING_EVENT_DEBUG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108009e,
	0,
	8,
	soc_ING_EVENT_DEBUG_2_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46003200,
	0,
	10,
	soc_ING_EVENT_DEBUG_2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080054,
	0,
	12,
	soc_ING_EVENT_DEBUG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080c68,
	0,
	15,
	soc_ING_EVENT_DEBUG_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e004c00,
	0,
	20,
	soc_ING_EVENT_DEBUG_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080068,
	0,
	15,
	soc_ING_EVENT_DEBUG_2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000e00,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_ING_EVENT_DEBUG_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080c90,
	0,
	14,
	soc_ING_EVENT_DEBUG_2_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080c68,
	0,
	14,
	soc_ING_EVENT_DEBUG_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006800,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	14,
	soc_ING_EVENT_DEBUG_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080290,
	0,
	14,
	soc_ING_EVENT_DEBUG_2_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_X_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080268,
	0,
	14,
	soc_ING_EVENT_DEBUG_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_X_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006800,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	14,
	soc_ING_EVENT_DEBUG_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080490,
	0,
	14,
	soc_ING_EVENT_DEBUG_2_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_Y_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080468,
	0,
	14,
	soc_ING_EVENT_DEBUG_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_2_Y_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006800,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	14,
	soc_ING_EVENT_DEBUG_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_3_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006a00,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ING_EVENT_DEBUG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_3_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006a00,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ING_EVENT_DEBUG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108009d,
	0,
	28,
	soc_ING_EVENT_DEBUG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46003100,
	0,
	29,
	soc_ING_EVENT_DEBUG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080131,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080131,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e004b00,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080053,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080063,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000d00,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080c83,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080c63,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006300,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	32,
	soc_ING_EVENT_DEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080073,
	SOC_REG_FLAG_64_BITS,
	37,
	soc_ING_EVENT_DEBUG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfedd47cf, 0x3007f03b)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801ea,
	SOC_REG_FLAG_64_BITS,
	44,
	soc_ING_EVENT_DEBUG_MASKr_fields,
	SOC_RESET_VAL_DEC(0xfeffffcf, 0x3007f03f)
	SOC_RESET_MASK_DEC(0xfeffffcf, 0x3007f03f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080253,
	0,
	32,
	soc_ING_EVENT_DEBUG_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_X_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080283,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_X_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080263,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_X_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006300,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	32,
	soc_ING_EVENT_DEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080453,
	0,
	32,
	soc_ING_EVENT_DEBUG_Xr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_Y_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080483,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_Y_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080463,
	0,
	32,
	soc_ING_EVENT_DEBUG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_EVENT_DEBUG_Y_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006300,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	32,
	soc_ING_EVENT_DEBUG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_FCOE_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080652,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FCOE_ETHERTYPE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002600,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FCOE_ETHERTYPE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa005200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208048c,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208048d,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208048e,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208048f,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208058c,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208058d,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208058e,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208058f,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008c00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008d00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048500,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008e00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048600,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008f00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018c00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018d00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058500,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018e00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058600,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018f00,
	0,
	3,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080490,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080491,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080492,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080493,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080590,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080591,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080592,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080593,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009000,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009100,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009200,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009300,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019000,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019100,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019200,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019300,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080494,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080495,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080496,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080497,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080594,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080595,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080596,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080597,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a009700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019400,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019500,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019600,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a019700,
	0,
	4,
	soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080400,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080401,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080402,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080403,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080500,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080501,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080502,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080503,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060000,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060100,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060200,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060300,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070000,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070100,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070200,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070300,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000000,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040000,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000100,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040100,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000200,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040200,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000300,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040300,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010000,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050000,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010100,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050100,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010200,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050200,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010300,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050300,
	0,
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080480,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080481,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080482,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080483,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080580,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080581,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080582,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080583,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068000,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068100,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068200,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a068300,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078000,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078100,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078200,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a078300,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008000,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048000,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008100,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048100,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008200,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048200,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008300,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a048300,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46048300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018000,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058000,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018100,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058100,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018200,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058200,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018300,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a058300,
	0,
	2,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46058300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080484,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080485,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080486,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080487,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080584,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080585,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080586,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080587,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008400,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008500,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008600,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008700,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018400,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018500,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018600,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018700,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080488,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080489,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208048a,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208048b,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080588,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080589,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208058a,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1208058b,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008800,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008900,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008a00,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a008b00,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018800,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018900,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018a00,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a018b00,
	0,
	4,
	soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080404,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080405,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080406,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080407,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080504,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080505,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080506,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12080507,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060500,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060600,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a060700,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070500,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070600,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a070700,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040400,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000500,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040500,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040500,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000600,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040600,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040600,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a000700,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a040700,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46040700,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050400,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010500,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050500,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050500,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010600,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050600,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050600,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4a010700,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a050700,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46050700,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_RES_MAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e017500,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e017600,
	0,
	3,
	soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_FLEX_CTR_PKT_RES_MAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e017700,
	0,
	3,
	soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_GTP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1600de00,
	0,
	3,
	soc_ING_GTP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_GTP_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16002400,
	0,
	3,
	soc_ING_GTP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_GTP_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16004f00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ING_GTP_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HASH_CONFIG_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12004300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_HASH_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_HASH_CONFIG_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12000800,
	0,
	1,
	soc_ING_HASH_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HBFC_CNM_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080663,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_HBFC_CNM_ETHERTYPE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002b00,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HBFC_CNM_ETHERTYPE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa006300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HBFC_CNTAG_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080662,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_HBFC_CNTAG_ETHERTYPE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002a00,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HBFC_CNTAG_ETHERTYPE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa006200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_HGTRUNKr */
	soc_block_list[1],
	soc_portreg,
	4,
	0x2806,
	SOC_REG_FLAG_ARRAY,
	15,
	soc_ING_HGTRUNKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d25,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d26,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d27,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80001,
	0,
	2,
	soc_ING_HW_RESET_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80002,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000200,
	0,
	3,
	soc_ING_HW_RESET_CONTROL_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010200,
	0,
	2,
	soc_ING_HW_RESET_CONTROL_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80002,
	0,
	2,
	soc_ING_HW_RESET_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010100,
	0,
	3,
	soc_ING_HW_RESET_CONTROL_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80602,
	0,
	2,
	soc_ING_HW_RESET_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80702,
	0,
	2,
	soc_ING_HW_RESET_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77020000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_HW_RESET_CONTROL_1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80101,
	0,
	2,
	soc_ING_HW_RESET_CONTROL_1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80002,
	0,
	4,
	soc_EGR_HW_RESET_CONTROL_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00011000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000300,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80703,
	0,
	5,
	soc_ING_HW_RESET_CONTROL_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x002fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010300,
	0,
	5,
	soc_ING_HW_RESET_CONTROL_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x002fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80003,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010200,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80603,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80703,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77030000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80102,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80203,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_X_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80203,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_X_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77030000,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80403,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_Y_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80403,
	0,
	4,
	soc_ING_HW_RESET_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_HW_RESET_CONTROL_2_Y_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77030000,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_HW_RESET_CONTROL_2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_ICNM_IDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003e00,
	0,
	2,
	soc_ING_ICNM_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_ICNM_ID_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ING_ICNM_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_ICNM_MACDA_LSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003b00,
	0,
	1,
	soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_ICNM_MACDA_LS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_ICNM_MACDA_MSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003a00,
	0,
	1,
	soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_ICNM_MACDA_MS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_ICNM_MACSA_LSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003d00,
	0,
	1,
	soc_ING_ICNM_MACSA_LSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_ICNM_MACSA_LS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009600,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_ICNM_MACSA_LSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_ICNM_MACSA_MSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003c00,
	0,
	1,
	soc_ING_ICNM_MACSA_MSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_ICNM_MACSA_MS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa009500,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_ICNM_MACSA_MSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080005,
	0,
	3,
	soc_EGR_IPFIX_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_CONFIG_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080005,
	0,
	4,
	soc_EGR_IPFIX_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_CONFIG_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36000100,
	0,
	4,
	soc_EGR_IPFIX_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_CURRENT_TIMEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080023,
	0,
	1,
	soc_EGR_IPFIX_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_CURRENT_TIME_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080023,
	0,
	1,
	soc_EGR_IPFIX_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_CURRENT_TIME_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36001f00,
	0,
	1,
	soc_EGR_IPFIX_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_DBG_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010500,
	0,
	2,
	soc_EGR_IPFIX_DBG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EOP_BUF_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08021b,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08021c,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08021d,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_COUNTERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080028,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_COUNTER_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080028,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_COUNTER_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002300,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_COUNTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080176,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080219,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080177,
	0,
	3,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08021a,
	0,
	3,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_READ_PTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080026,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_READ_PTR_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080026,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002100,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080027,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_WRITE_PTR_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080027,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_WRITE_PTR_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002200,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_FLOW_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08021e,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_FLOW_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08021f,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_FLOW_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080220,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_FLOW_RATE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080033,
	0,
	3,
	soc_ING_IPFIX_FLOW_RATE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_FLOW_RATE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002800,
	0,
	3,
	soc_ING_IPFIX_FLOW_RATE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_HASH_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080024,
	0,
	2,
	soc_EGR_IPFIX_HASH_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_HASH_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080024,
	0,
	2,
	soc_EGR_IPFIX_HASH_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_HASH_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002000,
	0,
	2,
	soc_EGR_IPFIX_HASH_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080014,
	0,
	1,
	soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080014,
	0,
	1,
	soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_B0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xd080014,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x36001500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_LIVE_TIME_SETr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08000a,
	0,
	1,
	soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56634_B0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xd08000a,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x36000a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SETr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080010,
	0,
	1,
	soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080010,
	0,
	1,
	soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_B0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xd080010,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x36000f00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MIRROR_CONTROL_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xd000033,
	SOC_REG_FLAG_64_BITS,
	12,
	soc_EGR_IPFIX_MIRROR_CONTROL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MIRROR_CONTROL_64_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x34002900,
	SOC_REG_FLAG_64_BITS,
	12,
	soc_EGR_IPFIX_MIRROR_CONTROL_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080030,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_BUCKET_FULL_COUNT_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080030,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_BUCKET_FULL_COUNT_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002500,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080031,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_EXPORT_FULL_COUNT_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080031,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_EXPORT_FULL_COUNT_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002600,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080029,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_PORT_LIMIT_COUNT_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080029,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_MISSED_PORT_LIMIT_COUNT_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002400,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010700,
	0,
	8,
	soc_EGR_IPFIX_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_CONFIGr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x10000000,
	0,
	22,
	soc_EGR_IPFIX_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x003ffdf8, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_CONFIG_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xd000000,
	0,
	24,
	soc_EGR_IPFIX_PORT_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x003ffdf8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_CONFIG_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x34000200,
	0,
	24,
	soc_EGR_IPFIX_PORT_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x003ffdf8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_LIMIT_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080032,
	0,
	2,
	soc_EGR_IPFIX_PORT_LIMIT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_LIMIT_STATUS_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080032,
	0,
	2,
	soc_EGR_IPFIX_PORT_LIMIT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_LIMIT_STATUS_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36002700,
	0,
	2,
	soc_EGR_IPFIX_PORT_LIMIT_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_RECORD_COUNTr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x10000002,
	0,
	1,
	soc_EGR_IPFIX_PORT_RECORD_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_RECORD_COUNT_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xd000002,
	0,
	1,
	soc_EGR_IPFIX_PORT_RECORD_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_RECORD_COUNT_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x34000300,
	0,
	1,
	soc_EGR_IPFIX_PORT_RECORD_COUNT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_RECORD_LIMIT_SETr */
	soc_block_list[6],
	soc_genreg,
	4,
	0x10080006,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_RECORD_LIMIT_SET_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xd080006,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_RECORD_LIMIT_SET_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x36000500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_PORT_RECORD_LIMIT_SET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_SAMPLING_COUNTERr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x10000003,
	SOC_REG_FLAG_RO,
	1,
	soc_EGR_IPFIX_PORT_SAMPLING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_SAMPLING_COUNTER_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xd000003,
	SOC_REG_FLAG_RO,
	1,
	soc_EGR_IPFIX_PORT_SAMPLING_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_PORT_SAMPLING_COUNTER_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x34000400,
	SOC_REG_FLAG_RO,
	1,
	soc_EGR_IPFIX_PORT_SAMPLING_COUNTER_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_RAM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080221,
	0,
	3,
	soc_ING_IPFIX_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_RAM_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010600,
	0,
	3,
	soc_EGR_IPFIX_RAM_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_SAMPLING_LIMIT_SETr */
	soc_block_list[6],
	soc_genreg,
	4,
	0x10080018,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_SAMPLING_LIMIT_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_SAMPLING_LIMIT_SET_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xd080018,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_SAMPLING_LIMIT_SETr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_SAMPLING_LIMIT_SET_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x36001a00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_IPFIX_SAMPLING_LIMIT_SET_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_IPFIX_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010400,
	0,
	4,
	soc_EGR_IPFIX_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080174,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080214,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080175,
	0,
	4,
	soc_EGR_IPFIX_SESSION_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080215,
	0,
	3,
	soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080216,
	0,
	3,
	soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080217,
	0,
	3,
	soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080218,
	0,
	3,
	soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080009,
	0,
	3,
	soc_ING_IPMC_PTR_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000600,
	0,
	3,
	soc_ING_IPMC_PTR_CTRL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080010,
	0,
	3,
	soc_ING_IPMC_PTR_CTRL_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080009,
	0,
	3,
	soc_ING_IPMC_PTR_CTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080009,
	0,
	3,
	soc_ING_IPMC_PTR_CTRL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080609,
	0,
	3,
	soc_ING_IPMC_PTR_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080609,
	0,
	3,
	soc_ING_IPMC_PTR_CTRL_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_L2_TUNNEL_PARSE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080618,
	0,
	5,
	soc_ING_L2_TUNNEL_PARSE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_L2_TUNNEL_PARSE_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16001700,
	0,
	5,
	soc_ING_L2_TUNNEL_PARSE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_L2_TUNNEL_PARSE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16001900,
	0,
	5,
	soc_ING_L2_TUNNEL_PARSE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_L2_TUNNEL_PARSE_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16001800,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_L2_TUNNEL_PARSE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080c01,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080000,
	0,
	4,
	soc_EGR_FP_COUNTER_TABLE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080179,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1008017c,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x42010100,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080001,
	0,
	2,
	soc_L2_ENTRY_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x100801a8,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010400,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080222,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080c02,
	0,
	2,
	soc_L2_ENTRY_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d03,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1008017a,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1008017d,
	0,
	3,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x42010200,
	0,
	3,
	soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080002,
	SOC_REG_FLAG_RO,
	2,
	soc_ING_L3_NEXT_HOP_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x100801a9,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080c03,
	SOC_REG_FLAG_RO,
	2,
	soc_L2MC_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080223,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010500,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d04,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d04,
	0,
	3,
	soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080224,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010600,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d05,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080d05,
	0,
	3,
	soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_LLTAG_TPIDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002900,
	0,
	2,
	soc_EGR_LLTAG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MIRROR_COS_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080678,
	0,
	2,
	soc_ING_MIRROR_COS_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MIRROR_COS_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e004f00,
	SOC_REG_FLAG_64_BITS,
	12,
	soc_ING_MIRROR_COS_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MIRROR_COS_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a005500,
	0,
	2,
	soc_ING_MIRROR_COS_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MIRROR_COS_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46007800,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ING_MIRROR_COS_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ING_MIRTOBMAPr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x2803,
	0,
	1,
	soc_ING_CPUTOBMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080133,
	0,
	3,
	soc_ING_MISC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000c,
	0,
	1,
	soc_ING_MISC_CONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08000c,
	0,
	6,
	soc_ING_MISC_CONFIG2_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08000c,
	0,
	7,
	soc_ING_MISC_CONFIG2_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000700,
	0,
	12,
	soc_ING_MISC_CONFIG2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08000c,
	0,
	6,
	soc_ING_MISC_CONFIG2_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56440_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080606,
	0,
	8,
	soc_ING_MISC_CONFIG2_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32000600,
	0,
	13,
	soc_ING_MISC_CONFIG2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080012,
	0,
	6,
	soc_ING_MISC_CONFIG2_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08000c,
	0,
	7,
	soc_ING_MISC_CONFIG2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08000c,
	0,
	7,
	soc_ING_MISC_CONFIG2_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e000600,
	0,
	16,
	soc_ING_MISC_CONFIG2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08060c,
	0,
	9,
	soc_ING_MISC_CONFIG2_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080606,
	0,
	7,
	soc_ING_MISC_CONFIG2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080606,
	0,
	11,
	soc_ING_MISC_CONFIG2_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000600,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	17,
	soc_ING_MISC_CONFIG2_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG2_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080075,
	0,
	3,
	soc_ING_MISC_CONFIG2_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012d,
	0,
	11,
	soc_ING_MISC_CONFIG_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108009a,
	0,
	7,
	soc_ING_MISC_CONFIG_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46002e00,
	0,
	7,
	soc_ING_MISC_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012d,
	0,
	3,
	soc_ING_MISC_CONFIG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf08012d,
	0,
	5,
	soc_ING_MISC_CONFIG_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080048,
	0,
	15,
	soc_ING_MISC_CONFIG_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080658,
	0,
	11,
	soc_ING_MISC_CONFIG_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e004900,
	0,
	11,
	soc_ING_MISC_CONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080133,
	0,
	7,
	soc_ING_MISC_CONFIG_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080048,
	0,
	10,
	soc_ING_MISC_CONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56624_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080048,
	0,
	12,
	soc_ING_MISC_CONFIG_BCM56624_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080058,
	0,
	13,
	soc_ING_MISC_CONFIG_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a000b00,
	0,
	14,
	soc_ING_MISC_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080648,
	0,
	3,
	soc_ING_MISC_CONFIG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080672,
	0,
	8,
	soc_ING_MISC_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080658,
	0,
	11,
	soc_ING_MISC_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MISC_CONFIG_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46005800,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	14,
	soc_ING_MISC_CONFIG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIGr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000a2,
	0,
	2,
	soc_ING_MISC_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44002300,
	0,
	1,
	soc_ING_MISC_PORT_CONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000a2,
	0,
	1,
	soc_ING_MISC_PORT_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf0006a2,
	0,
	2,
	soc_ING_MISC_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c004600,
	0,
	1,
	soc_ING_MISC_PORT_CONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe0000a2,
	0,
	2,
	soc_ING_MISC_PORT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38000600,
	0,
	2,
	soc_ING_MISC_PORT_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00006b,
	0,
	1,
	soc_ING_MISC_PORT_CONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf0006a2,
	0,
	1,
	soc_ING_MISC_PORT_CONFIG_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x4400a200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_MISC_PORT_CONFIG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080070,
	0,
	1,
	soc_ING_MISC_PORT_CONFIG_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_MODMAP_CTRLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000000,
	0,
	3,
	soc_ING_MODMAP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000000,
	0,
	3,
	soc_ING_MODMAP_CTRL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000000,
	0,
	3,
	soc_ING_MODMAP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	31,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x8000000,
	0,
	3,
	soc_ING_MODMAP_CTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	74,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000000,
	0,
	3,
	soc_ING_MODMAP_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000000,
	0,
	3,
	soc_ING_MODMAP_CTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000000,
	0,
	3,
	soc_ING_MODMAP_CTRL_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x2000600,
	0,
	3,
	soc_ING_MODMAP_CTRL_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MODMAP_CTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ING_MODMAP_CTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MPLS_INNER_TPIDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080004,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000400,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080004,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000800,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080604,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MPLS_TPIDr */
	soc_block_list[6],
	soc_genreg,
	4,
	0x6080000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080000,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080001,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080002,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080003,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000000,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_0_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080000,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000000,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_0_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080600,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000100,
	0,
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_1_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080001,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000100,
	0,
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_1_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080601,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000200,
	0,
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_2_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080002,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000200,
	0,
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_2_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080602,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000300,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_3_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080003,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000300,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_3_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080603,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16000300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x16000000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x5080000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x16000000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_MPLS_TPID_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x5080600,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_MPLS_TPID_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x16000000,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_NIV_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080600,
	0,
	4,
	soc_ING_NIV_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_NIV_CONFIG_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12000000,
	0,
	4,
	soc_ING_NIV_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_NIV_CONFIG_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12000000,
	0,
	4,
	soc_ING_NIV_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_NIV_CONFIG_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12000000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_NIV_CONFIG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_ERROR_DROPr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00001d,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	29,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_ERROR_DROP_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c001d00,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ING_NIV_RX_FRAMES_ERROR_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	29,
	74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_ERROR_DROP_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003d00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_ERROR_DROP_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001d00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	29,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_FORWARDING_DROPr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00001e,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	30,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c001e00,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ING_NIV_RX_FRAMES_FORWARDING_DROPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	30,
	74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003e00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001e00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	30,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_VLAN_TAGGEDr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00001f,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	31,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_BCM56450_A0r */
	soc_block_list[6],
	soc_ppportreg,
	1,
	0x3c001f00,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	31,
	74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003f00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001f00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	31,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OLP_CONFIG_0_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ING_OLP_CONFIG_0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OLP_CONFIG_1_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ING_OLP_CONFIG_1_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_OUTER_TPIDr */
	soc_block_list[6],
	soc_genreg,
	4,
	0x2080024,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080024,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080025,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080026,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080027,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000d00,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000c,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001700,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208002c,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208003c,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001600,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208062c,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208063c,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003c00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_0_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208003e,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000d,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000e00,
	0,
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000d,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001800,
	0,
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208002d,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208003d,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001700,
	0,
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208062d,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208063d,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003d00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_1_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208003f,
	0,
	1,
	soc_EGR_OUTER_TPID_1r_fields,
	SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000e,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000f00,
	0,
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000e,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001900,
	0,
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208002e,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208003e,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001800,
	0,
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208062e,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208063e,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003e00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_2_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080040,
	0,
	1,
	soc_EGR_OUTER_TPID_2r_fields,
	SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000f,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001000,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208000f,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001a00,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208002f,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208003f,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa001900,
	0,
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208062f,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208063f,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003f00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_PORT_EHG_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_3_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080041,
	0,
	1,
	soc_EGR_OUTER_TPID_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xa000d00,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x208000c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xa001700,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x208002c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x208003c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xa001600,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x208062c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x208063c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0xa003c00,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_OUTER_TPID_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	4,
	0x208003e,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_EGR_OUTER_TPID_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PHYSICAL_PORT_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6011400,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6011500,
	0,
	3,
	soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6011600,
	0,
	3,
	soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_CFGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_ING_PORT_THROTTLE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000963, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_CFG_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80012,
	0,
	2,
	soc_ING_PORT_THROTTLE_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000963, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_CFG_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000f00,
	0,
	2,
	soc_ING_PORT_THROTTLE_CFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000963, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_CFG_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000b00,
	0,
	2,
	soc_ING_PORT_THROTTLE_CFG_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000963, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80013,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ING_PORT_THROTTLE_ENABLE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_RDBGC0_SELECT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ING_PORT_THROTTLE_ENABLE_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_RDBGC0_SELECT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080159,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32010b00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d0b,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608015a,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32010c00,
	0,
	3,
	soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d0c,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608015b,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32010d00,
	0,
	3,
	soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d0d,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08026a,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d39,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e013900,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d37,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08026b,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d3a,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e013a00,
	0,
	3,
	soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d38,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d38,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08026c,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d3b,
	0,
	3,
	soc_CPB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e013b00,
	0,
	3,
	soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d39,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d39,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_QCN_CNM_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080661,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_QCN_CNM_ETHERTYPE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002900,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_QCN_CNM_ETHERTYPE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa006100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_QCN_CNTAG_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080660,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_QCN_CNTAG_ETHERTYPE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002800,
	0,
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_QCN_CNTAG_ETHERTYPE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa006000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_QUEUE_MAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d09,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_QUEUE_MAP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010900,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d0a,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010a00,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d0b,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010b00,
	0,
	3,
	soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_ING_Q_BEGINr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80006,
	0,
	5,
	soc_ING_Q_BEGINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80006,
	0,
	1,
	soc_ING_Q_BEGIN_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2000800,
	0,
	1,
	soc_ING_Q_BEGIN_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56224_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80006,
	0,
	1,
	soc_EGR_Q_BEGIN_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56334_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80008,
	0,
	2,
	soc_ING_Q_BEGIN_BCM56334_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010300,
	0,
	2,
	soc_ING_Q_BEGIN_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56440_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80d08,
	0,
	2,
	soc_ING_Q_BEGIN_BCM56440_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010800,
	0,
	1,
	soc_ING_Q_BEGIN_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56504_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80006,
	0,
	1,
	soc_EGR_Q_BEGINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80008,
	0,
	1,
	soc_EGR_Q_BEGINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56634_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80008,
	0,
	4,
	soc_ING_Q_BEGIN_BCM56634_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010300,
	0,
	3,
	soc_ING_Q_BEGIN_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80c07,
	0,
	2,
	soc_ING_Q_BEGIN_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80c0b,
	0,
	1,
	soc_ING_Q_BEGIN_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80d08,
	0,
	1,
	soc_EGR_Q_BEGINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80708,
	0,
	6,
	soc_ING_Q_BEGIN_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77080000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_Q_BEGIN_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ING_Q_BEGIN_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80118,
	0,
	1,
	soc_EGR_Q_BEGIN_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SCTP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa003f00,
	0,
	1,
	soc_ING_SCTP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SCTP_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002700,
	0,
	1,
	soc_ING_SCTP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SCTP_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa008300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_SCTP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802be,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d90,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802bf,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d91,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d91,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802c0,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d92,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d92,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SER_FIFO_CTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a010000,
	0,
	1,
	soc_EGR_SER_FIFO_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SER_FIFO_CTRL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47100000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_EGR_SER_FIFO_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SNAT_CAM_BIST_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x43050000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SNAT_CAM_BIST_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x43030000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_SNAT_CAM_BIST_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SNAT_CAM_BIST_DBG_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x43060000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SNAT_CAM_BIST_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x43040000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080404,
	0,
	2,
	soc_ING_SVM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36020400,
	0,
	2,
	soc_ING_SVM_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32040400,
	0,
	2,
	soc_ING_SVM_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080500,
	0,
	3,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030000,
	0,
	3,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32050000,
	0,
	3,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080501,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030100,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080502,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030200,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080506,
	0,
	3,
	soc_ING_SVM_METER_TABLE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030600,
	0,
	3,
	soc_ING_SVM_METER_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32050200,
	0,
	3,
	soc_ING_SVM_METER_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080507,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030700,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080508,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030800,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_METER_TABLE_PDAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32050300,
	0,
	8,
	soc_ING_SVM_METER_TABLE_PDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080503,
	0,
	2,
	soc_ING_SVM_OFFSET_TABLE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32050100,
	0,
	2,
	soc_ING_SVM_OFFSET_TABLE_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030300,
	0,
	2,
	soc_ING_SVM_OFFSET_TABLE_CONTROL_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32050100,
	0,
	3,
	soc_ING_SVM_OFFSET_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080504,
	0,
	4,
	soc_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030400,
	0,
	4,
	soc_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080505,
	0,
	4,
	soc_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030500,
	0,
	4,
	soc_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080400,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080401,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080402,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080403,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36020000,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32040000,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36020100,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_1_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32040100,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36020200,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32040200,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36020300,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32040300,
	SOC_REG_FLAG_64_BITS,
	19,
	soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080509,
	0,
	3,
	soc_ING_SVM_POLICY_TABLE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030900,
	0,
	3,
	soc_ING_SVM_POLICY_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32050400,
	0,
	3,
	soc_ING_SVM_POLICY_TABLE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08050a,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030a00,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08050b,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36030b00,
	0,
	4,
	soc_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_SYS_RSVD_VIDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080009,
	0,
	2,
	soc_ING_SYS_RSVD_VIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ING_SYS_RSVD_VID_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080009,
	0,
	2,
	soc_ING_SYS_RSVD_VIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_SYS_RSVD_VID_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000b00,
	0,
	2,
	soc_ING_SYS_RSVD_VID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_SYS_RSVD_VID_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000b00,
	0,
	2,
	soc_ING_SYS_RSVD_VID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_SYS_RSVD_VID_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080609,
	0,
	2,
	soc_ING_SYS_RSVD_VIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_SYS_RSVD_VID_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa000900,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ING_SYS_RSVD_VID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_TRILL_ADJACENCYr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x5000631,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_ING_TRILL_ADJACENCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_TRILL_ADJACENCY_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x14002500,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_ING_TRILL_ADJACENCY_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_TRILL_ADJACENCY_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x50000200,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ING_TRILL_ADJACENCY_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00001b,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	27,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003b00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001b00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	27,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00001c,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	28,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003c00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001c00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	28,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_TRILL_RX_PKTSr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf00001a,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	26,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_TRILL_RX_PKTS_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003a00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_TRILL_RX_PKTS_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001a00,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	26,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d0e,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32010e00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d0f,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32010f00,
	0,
	3,
	soc_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d10,
	0,
	3,
	soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011000,
	0,
	3,
	soc_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802c1,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d93,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802c2,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d94,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d94,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802c3,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d95,
	0,
	3,
	soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d95,
	0,
	3,
	soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x13190000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_VOQFC_IDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080672,
	0,
	2,
	soc_ING_VOQFC_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_VOQFC_ID_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002300,
	0,
	2,
	soc_ING_VOQFC_ID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_VOQFC_ID_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002e00,
	0,
	2,
	soc_ING_VOQFC_ID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VOQFC_ID_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa007200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_ING_VOQFC_ID_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_LSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080671,
	0,
	1,
	soc_E2E_HOL_RX_DA_LSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_LS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002200,
	0,
	1,
	soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_LS_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002d00,
	0,
	1,
	soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_LS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa007100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_MSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080670,
	0,
	1,
	soc_E2E_HOL_RX_DA_MSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_MS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002100,
	0,
	1,
	soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_MS_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002c00,
	0,
	1,
	soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VOQFC_MACDA_MS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa007000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VP_VLAN_MEMBERSHIP_B0_PDAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x170d0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_PDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VP_VLAN_MEMBERSHIP_B0_TMr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x170e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VP_VLAN_MEMBERSHIP_B1_PDAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x170f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_PDAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VP_VLAN_MEMBERSHIP_B1_TMr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x17100000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	5,
	soc_ING_DNAT_ADDRESS_TYPE_B0_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16004d00,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ING_WESP_PROTO_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080653,
	0,
	2,
	soc_EGR_WESP_PROTO_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ING_WESP_PROTO_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002000,
	0,
	2,
	soc_EGR_WESP_PROTO_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ING_WESP_PROTO_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa002700,
	0,
	2,
	soc_EGR_WESP_PROTO_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ING_WESP_PROTO_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa005300,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_EGR_WESP_PROTO_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INITIALVLANACTIONPROFILESr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60e2,
	0,
	6,
	soc_INITIALVLANACTIONPROFILESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080c0c,
	0,
	2,
	soc_L2_ENTRY_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d07,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010700,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0b,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080c0d,
	SOC_REG_FLAG_RO,
	2,
	soc_L2MC_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0c,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d08,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010800,
	0,
	3,
	soc_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0c,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0d,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010900,
	0,
	3,
	soc_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0d,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0e,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0a,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010a00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0f,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0b,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010b00,
	0,
	3,
	soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d10,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0c,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010c00,
	0,
	3,
	soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d11,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0d,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010d00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d12,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0e,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010e00,
	0,
	3,
	soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d13,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d0f,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010f00,
	0,
	3,
	soc_INITIAL_L3_ECMP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080163,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010200,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080186,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801d6,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080164,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080164,
	0,
	3,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010300,
	0,
	3,
	soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080187,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801d7,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801d8,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012e00,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012f00,
	0,
	3,
	soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_1_DMA_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e013000,
	0,
	3,
	soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d14,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d10,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011000,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d15,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d11,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011100,
	0,
	3,
	soc_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d15,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d16,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d12,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e011200,
	0,
	3,
	soc_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d16,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INITSEQUENCEREGISTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1806,
	0,
	1,
	soc_INITSEQUENCEREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_ECMP_GRP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801d9,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_ECMP_GRP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801da,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_ECMP_GRP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801db,
	0,
	3,
	soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_L3_ECMP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801dc,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_L3_ECMP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801dd,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_L3_ECMP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801de,
	0,
	3,
	soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_PROT_NHI_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e2,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_PROT_NHI_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e3,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INI_PROT_NHI_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801e4,
	0,
	3,
	soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_INNER_TPIDr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080003,
	0,
	1,
	soc_GPORT_TPIDr_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INNER_TPID_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2001200,
	0,
	1,
	soc_EGR_OUTER_TPID_0r_fields,
	SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_INONIPr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	16,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080030,
	0,
	1,
	soc_INPUT_PORT_RX_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE0_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080004,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_INPUT_PORT_RX_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080004,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE1_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080005,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_INPUT_PORT_RX_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE1_64_BCM56440_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080005,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_INPUT_PORT_RX_ENABLE0_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080004,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_INPUT_PORT_RX_ENABLE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_64_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa000200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_INPUT_PORT_RX_ENABLE_64_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_64_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080004,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_INPUT_PORT_RX_ENABLE_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa000200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_INPUT_PORT_RX_ENABLE_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2080004,
	0,
	1,
	soc_INPUT_PORT_RX_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080080,
	0,
	1,
	soc_INPUT_PORT_RX_ENABLE_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_INPUT_PORT_RX_ENABLE_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x6080080,
	0,
	1,
	soc_INPUT_PORT_RX_ENABLE_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERDIGITATEDMODEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x318,
	0,
	1,
	soc_INTERDIGITATEDMODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTBLOCKMASKREGISTERr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x100,
	0,
	30,
	soc_INTERRUPTBLOCKMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTBLOCKMASKREGISTERCONTr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x101,
	0,
	6,
	soc_INTERRUPTBLOCKMASKREGISTERCONTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTBLOCKSOURCEREGISTERr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x104,
	SOC_REG_FLAG_RO,
	30,
	soc_INTERRUPTBLOCKSOURCEREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTBLOCKSOURCEREGISTERCONTr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x105,
	SOC_REG_FLAG_RO,
	6,
	soc_INTERRUPTBLOCKSOURCEREGISTERCONTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTMASKREGISTER1r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c11,
	0,
	2,
	soc_INTERRUPTMASKREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTMASKREGISTER2r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c12,
	0,
	2,
	soc_INTERRUPTMASKREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTMASKREGISTER3r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c13,
	0,
	2,
	soc_INTERRUPTMASKREGISTER3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTMASKREGISTER4r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c14,
	0,
	2,
	soc_INTERRUPTMASKREGISTER4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTMASKREGISTER5r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c15,
	0,
	2,
	soc_INTERRUPTMASKREGISTER5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTREGISTER1r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c01,
	0,
	2,
	soc_INTERRUPTREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTREGISTER2r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c02,
	0,
	2,
	soc_INTERRUPTREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTREGISTER3r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c03,
	0,
	2,
	soc_INTERRUPTREGISTER3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTREGISTER4r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c04,
	0,
	2,
	soc_INTERRUPTREGISTER4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPTREGISTER5r */
	soc_block_list[41],
	soc_genreg,
	1,
	0x3c05,
	0,
	2,
	soc_INTERRUPTREGISTER5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPT_MASK_DATAr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4210,
	0,
	23,
	soc_INTERRUPT_MASK_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff40dd, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTERRUPT_REGISTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4200,
	0,
	9,
	soc_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x011040dd, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INTFI_CFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x52000000,
	0,
	4,
	soc_INTFI_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_CFG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56000000,
	0,
	4,
	soc_INTFI_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFI_CFG_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56000000,
	0,
	5,
	soc_INTFI_CFG_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56007d00,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_INTFI_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_DEBUG_FIFO_WR_POINTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56007e00,
	SOC_REG_FLAG_RO,
	1,
	soc_INTFI_DEBUG_FIFO_WR_POINTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ECC_1B_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080280,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ECC_2B_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080290,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_ECC_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56002800,
	0,
	2,
	soc_INTFI_ECC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080250,
	0,
	2,
	soc_INTFI_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ECC_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080260,
	0,
	2,
	soc_INTFI_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_ECC_INTR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56002900,
	0,
	2,
	soc_INTFI_ECC_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ECC_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080294,
	SOC_REG_FLAG_RO,
	1,
	soc_INTFI_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFI_EN_COR_ERR_RPTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56008500,
	0,
	2,
	soc_INTFI_EN_COR_ERR_RPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080230,
	0,
	5,
	soc_INTFI_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_ERROR_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080220,
	0,
	3,
	soc_INTFI_ERROR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_HCFC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080310,
	0,
	5,
	soc_INTFI_HCFC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_MAP_L0_TBL_ADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56002d00,
	0,
	3,
	soc_INTFI_MAP_L0_TBL_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_MAP_L1_TBL_ADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56002c00,
	0,
	3,
	soc_INTFI_MAP_L1_TBL_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_MAP_L2_TBL_ADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56002b00,
	0,
	3,
	soc_INTFI_MAP_L2_TBL_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_MAP_TBL_ADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x150802a0,
	0,
	3,
	soc_INTFI_MAP_TBL_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080270,
	0,
	3,
	soc_INTFI_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INTFI_OOBFC_MSG_RX_FAILED_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x52002400,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFI_OOBFC_MSG_RX_FAILED_CNT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x56002a00,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFI_OOBFC_MSG_RX_FAILED_CNT_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x56003500,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_OOB_HCFC_BAD_RXD_COUNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x150802c0,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x150802d0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x150802e0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x150802f0,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x15080300,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_PKT_COUNT_FROMCPUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_OOB_HCFC_GOOD_RXD_COUNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x150802b0,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_INTFI_PORT_CFGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15000240,
	0,
	1,
	soc_INTFI_PORT_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	53,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_CONGST_STr */
	soc_block_list[5],
	soc_genreg,
	106,
	0x5a080000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	5,
	soc_MMU_INTFO_CONGST_STr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_E2ECC_MERGE_MCQ_POOLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a009000,
	0,
	1,
	soc_INTFO_E2ECC_MERGE_MCQ_POOLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_E2ECC_MERGE_RQE_POOLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a00a000,
	0,
	1,
	soc_INTFO_E2ECC_MERGE_MCQ_POOLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_E2ECC_POOL_STATE_REPORT_ENABLEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a00a800,
	0,
	1,
	soc_E2ECC_HOL_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INTFO_FCN_ENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96000000,
	0,
	1,
	soc_E2ECC_HOL_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_FCN_EN_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a000000,
	0,
	1,
	soc_E2ECC_HOL_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INTFO_HW_UPDATE_DISr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x96008000,
	0,
	3,
	soc_INTFO_HW_UPDATE_DISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_HW_UPDATE_DIS_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5a008000,
	0,
	3,
	soc_INTFO_HW_UPDATE_DISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INTFO_OOBFC_MSG_RX_FAILED_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a002700,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_OOBFC_MSG_RX_FAILED_CNT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b400,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_OOBFC_MSG_RX_FAILED_CNT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b500,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_OOBFC_MSG_RX_FAILED_CNT2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b600,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_OOBFC_MSG_RX_FAILED_CNT3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e00b700,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_INTFO_OOBFC_MSG_RX_FAILED_CNT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xce002700,
	0,
	1,
	soc_ETU_RRFE_WAIT_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_INTFO_QCN_SRAM_TMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x9a004100,
	0,
	1,
	soc_INTFO_QCN_SRAM_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_INTFO_QCN_SRAM_TM_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5e004100,
	0,
	6,
	soc_INTFO_QCN_SRAM_TM_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTLPDQCQFCCONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x319,
	0,
	2,
	soc_INTLPDQCQFCCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INTLPDQCQFCSTATUSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3a5,
	SOC_REG_FLAG_RO,
	3,
	soc_INTLPDQCQFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xbfff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INVALIDDESTINATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6194,
	0,
	2,
	soc_INVALIDDESTINATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_INVALIDPORTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2517,
	0,
	4,
	soc_INVALIDPORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f03ff7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP0_BISRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080101,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP0_BISR_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080109,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP0_BISR_REGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080c1c,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IP0_EP_BISR_RD_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80008,
	SOC_REG_FLAG_RO,
	1,
	soc_IP0_EP_BISR_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP0_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080108,
	0,
	4,
	soc_IP0_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12010100,
	0,
	14,
	soc_IP0_INTR_ENABLE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080110,
	0,
	14,
	soc_IP0_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080d01,
	0,
	26,
	soc_IP0_INTR_ENABLE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa012500,
	0,
	30,
	soc_IP0_INTR_ENABLE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080134,
	0,
	20,
	soc_IP0_INTR_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010f00,
	0,
	1,
	soc_IP0_INTR_ENABLE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80d1f,
	0,
	8,
	soc_IP0_INTR_ENABLE_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP0_INTR_ENABLE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77160000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_IP0_INTR_ENABLE_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP0_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080107,
	SOC_REG_FLAG_RO,
	4,
	soc_IP0_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12010000,
	SOC_REG_FLAG_RO,
	14,
	soc_IP0_INTR_STATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x408010f,
	SOC_REG_FLAG_RO,
	14,
	soc_IP0_INTR_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080d00,
	SOC_REG_FLAG_RO,
	26,
	soc_IP0_INTR_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa012400,
	SOC_REG_FLAG_RO,
	30,
	soc_IP0_INTR_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080133,
	SOC_REG_FLAG_RO,
	20,
	soc_IP0_INTR_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010e00,
	SOC_REG_FLAG_RO,
	1,
	soc_IP0_INTR_STATUS_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80d1e,
	SOC_REG_FLAG_RO,
	8,
	soc_IP0_INTR_STATUS_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP0_INTR_STATUS_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77150000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_IP0_INTR_STATUS_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP1_BISRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x508011e,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP1_BISR_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080133,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IP1_BISR_RD_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080012,
	SOC_REG_FLAG_RO,
	1,
	soc_IP0_EP_BISR_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IP1_BISR_RD_DATA_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080012,
	SOC_REG_FLAG_RO,
	1,
	soc_IP0_EP_BISR_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP1_BISR_REGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080c06,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP1_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080141,
	0,
	9,
	soc_IP1_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d2d,
	0,
	10,
	soc_IP1_INTR_ENABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012d00,
	0,
	18,
	soc_IP1_INTR_ENABLE_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa08014f,
	0,
	25,
	soc_IP1_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010100,
	0,
	24,
	soc_IP1_INTR_ENABLE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080167,
	0,
	25,
	soc_IP1_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d2b,
	0,
	32,
	soc_IP1_INTR_ENABLE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012b00,
	0,
	32,
	soc_IP1_INTR_ENABLE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x90801a2,
	0,
	23,
	soc_IP1_INTR_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP1_INTR_ENABLE_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080d01,
	0,
	17,
	soc_IP1_INTR_ENABLE_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP1_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080140,
	SOC_REG_FLAG_RO,
	9,
	soc_IP1_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d2c,
	SOC_REG_FLAG_RO,
	10,
	soc_IP1_INTR_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012c00,
	SOC_REG_FLAG_RO,
	18,
	soc_IP1_INTR_STATUS_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa08014e,
	SOC_REG_FLAG_RO,
	25,
	soc_IP1_INTR_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010000,
	SOC_REG_FLAG_RO,
	24,
	soc_IP1_INTR_STATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080166,
	SOC_REG_FLAG_RO,
	25,
	soc_IP1_INTR_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d2a,
	SOC_REG_FLAG_RO,
	32,
	soc_IP1_INTR_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e012a00,
	SOC_REG_FLAG_RO,
	32,
	soc_IP1_INTR_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x90801a1,
	SOC_REG_FLAG_RO,
	23,
	soc_IP1_INTR_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP1_INTR_STATUS_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080d00,
	SOC_REG_FLAG_RO,
	17,
	soc_IP1_INTR_STATUS_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP1_PARITY_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080c05,
	SOC_REG_FLAG_RO,
	4,
	soc_IP1_PARITY_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP2_BISRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb08015e,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IP2_BISR_RD_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080138,
	SOC_REG_FLAG_RO,
	1,
	soc_IP0_EP_BISR_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IP2_BISR_RD_DATA_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080138,
	SOC_REG_FLAG_RO,
	1,
	soc_IP0_EP_BISR_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP2_BISR_REGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080212,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080161,
	0,
	3,
	soc_IP2_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d03,
	0,
	32,
	soc_IP2_INTR_ENABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d03,
	0,
	8,
	soc_IP2_INTR_ENABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_2_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d05,
	0,
	24,
	soc_IP2_INTR_ENABLE_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010100,
	0,
	8,
	soc_IP2_INTR_ENABLE_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108017f,
	0,
	10,
	soc_IP2_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010100,
	0,
	11,
	soc_IP2_INTR_ENABLE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110801ab,
	0,
	10,
	soc_IP2_INTR_ENABLE_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d01,
	0,
	31,
	soc_IP2_INTR_ENABLE_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011f00,
	0,
	8,
	soc_IP2_INTR_ENABLE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801d3,
	0,
	27,
	soc_IP2_INTR_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d02,
	0,
	29,
	soc_IP2_INTR_ENABLE_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP2_INTR_ENABLE_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d02,
	0,
	31,
	soc_IP2_INTR_ENABLE_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080160,
	SOC_REG_FLAG_RO,
	3,
	soc_IP2_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d02,
	SOC_REG_FLAG_RO,
	32,
	soc_IP2_INTR_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d01,
	SOC_REG_FLAG_RO,
	8,
	soc_IP2_INTR_STATUS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_2_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d04,
	SOC_REG_FLAG_RO,
	24,
	soc_IP2_INTR_STATUS_2_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010000,
	SOC_REG_FLAG_RO,
	8,
	soc_IP2_INTR_STATUS_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108017e,
	SOC_REG_FLAG_RO,
	10,
	soc_IP2_INTR_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010000,
	SOC_REG_FLAG_RO,
	11,
	soc_IP2_INTR_STATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110801aa,
	SOC_REG_FLAG_RO,
	10,
	soc_IP2_INTR_STATUS_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d00,
	SOC_REG_FLAG_RO,
	31,
	soc_IP2_INTR_STATUS_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36011e00,
	SOC_REG_FLAG_RO,
	8,
	soc_IP2_INTR_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa0801d2,
	SOC_REG_FLAG_RO,
	27,
	soc_IP2_INTR_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d00,
	SOC_REG_FLAG_RO,
	29,
	soc_IP2_INTR_STATUS_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP2_INTR_STATUS_BCM56840_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb080d00,
	SOC_REG_FLAG_RO,
	31,
	soc_IP2_INTR_STATUS_BCM56840_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP2_PARITY_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080c13,
	SOC_REG_FLAG_RO,
	6,
	soc_IP2_PARITY_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP3_BISRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080173,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IP3_BISR_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1008017b,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IP3_BISR_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x100801a7,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP3_BISR_REGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd08020e,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP3_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108017c,
	0,
	5,
	soc_IP3_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08023d,
	0,
	30,
	soc_IP3_INTR_ENABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08023f,
	0,
	12,
	soc_IP3_INTR_ENABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010300,
	0,
	32,
	soc_IP3_INTR_ENABLE_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010500,
	0,
	23,
	soc_IP3_INTR_ENABLE_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010100,
	0,
	30,
	soc_IP3_INTR_ENABLE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08023b,
	0,
	12,
	soc_IP3_INTR_ENABLE_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP3_INTR_ENABLE_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080d01,
	0,
	3,
	soc_IP3_INTR_ENABLE_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IP3_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108017b,
	SOC_REG_FLAG_RO,
	5,
	soc_IP3_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08023c,
	SOC_REG_FLAG_RO,
	30,
	soc_IP3_INTR_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08023e,
	SOC_REG_FLAG_RO,
	12,
	soc_IP3_INTR_STATUS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_1_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010200,
	SOC_REG_FLAG_RO,
	32,
	soc_IP3_INTR_STATUS_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010400,
	SOC_REG_FLAG_RO,
	23,
	soc_IP3_INTR_STATUS_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e010000,
	SOC_REG_FLAG_RO,
	30,
	soc_IP3_INTR_STATUS_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08023a,
	SOC_REG_FLAG_RO,
	12,
	soc_IP3_INTR_STATUS_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP3_INTR_STATUS_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080d00,
	SOC_REG_FLAG_RO,
	3,
	soc_IP3_INTR_STATUS_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP3_PARITY_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080c0c,
	SOC_REG_FLAG_RO,
	1,
	soc_IP3_PARITY_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IP4FDr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000024,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	3,
	soc_DROP_ICV_FAILED_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	36,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP4_BISR_REGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf0802ed,
	SOC_REG_FLAG_RO,
	2,
	soc_IP0_BISRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP4_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d23,
	0,
	17,
	soc_IP4_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP4_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xd080d22,
	SOC_REG_FLAG_RO,
	17,
	soc_IP4_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IP4_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080cec,
	SOC_REG_FLAG_RO,
	6,
	soc_IP4_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP5_INTR_ENABLEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d01,
	0,
	4,
	soc_IP5_INTR_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP5_INTR_ENABLE_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d03,
	0,
	32,
	soc_IP5_INTR_ENABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP5_INTR_ENABLE_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d05,
	0,
	19,
	soc_IP5_INTR_ENABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP5_INTR_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d00,
	SOC_REG_FLAG_RO,
	4,
	soc_IP5_INTR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP5_INTR_STATUS_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d02,
	SOC_REG_FLAG_RO,
	32,
	soc_IP5_INTR_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP5_INTR_STATUS_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d04,
	SOC_REG_FLAG_RO,
	19,
	soc_IP5_INTR_STATUS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IP6FDr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000027,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	3,
	soc_DROP_ICV_FAILED_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	39,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_BUS_PARITY_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208014d,
	0,
	2,
	soc_IFP_BUS_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208014a,
	0,
	12,
	soc_IPARS_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080145,
	0,
	1,
	soc_IPARS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_ECC_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208014b,
	0,
	8,
	soc_IPARS_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_ECC_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208014c,
	0,
	8,
	soc_IPARS_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080146,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IPARS_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IPARS_EN_COR_ERR_RPTr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010c00,
	0,
	2,
	soc_IPARS_EN_COR_ERR_RPTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IPARS_EN_COR_ERR_RPT_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb0b0000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IPARS_EN_COR_ERR_RPT_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_HW_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080148,
	0,
	1,
	soc_IARB_HW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_MEM_INITr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080149,
	0,
	6,
	soc_IPARS_MEM_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_PARITY_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208014e,
	0,
	1,
	soc_IFP_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_PARITY_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208014f,
	0,
	1,
	soc_IFP_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_REGS_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080144,
	0,
	1,
	soc_IARB_REGS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IPARS_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa010a00,
	0,
	11,
	soc_IPARS_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IPARS_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xb0a0000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	10,
	soc_IPARS_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPARS_STM_ECCr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080147,
	0,
	1,
	soc_IPARS_STM_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IPARS_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080010,
	0,
	2,
	soc_IPARS_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IPARS_TM_REG_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080010,
	0,
	3,
	soc_IPARS_TM_REG_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPDSCPTOEXPMAP_0r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a93,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPDSCPTOEXPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPDSCPTOEXPMAP_1r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a95,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPDSCPTOEXPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPDSCPTOEXPMAP_2r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a97,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPDSCPTOEXPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IPFIX_AGE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000b,
	0,
	4,
	soc_EGR_IPFIX_AGE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x08100100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080146,
	0,
	6,
	soc_IPFIX_AGE_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808015e,
	0,
	6,
	soc_IPFIX_AGE_CONTROL_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x808000b,
	0,
	6,
	soc_IPFIX_AGE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x08100100, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36003000,
	0,
	2,
	soc_IPFIX_AGE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IPFIX_RAM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x10080178,
	0,
	4,
	soc_EGR_IPFIX_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTLr */
	soc_block_list[137],
	soc_portreg,
	1,
	0x201,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56150_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x10100,
	0,
	3,
	soc_UNIMAC0_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56224_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x101,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56334_A0r */
	soc_block_list[142],
	soc_portreg,
	1,
	0x201,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56440_A0r */
	soc_block_list[3],
	soc_portreg,
	1,
	0x501,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56634_A0r */
	soc_block_list[139],
	soc_portreg,
	1,
	0x201,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56685_A0r */
	soc_block_list[141],
	soc_portreg,
	1,
	0x201,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56820_A0r */
	soc_block_list[138],
	soc_portreg,
	1,
	0x201,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56840_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x501,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56840_B0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x501,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x201,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPG_HD_BKP_CNTL_BCM88732_A0r */
	soc_block_list[36],
	soc_portreg,
	1,
	0x501,
	0,
	3,
	soc_IPG_HD_BKP_CNTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPIPE_PERR_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1108005d,
	0,
	2,
	soc_IPIPE_PERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IPIPE_PERR_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x110800a3,
	0,
	2,
	soc_IPIPE_PERR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPIPE_PERR_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46006400,
	0,
	2,
	soc_IPIPE_PERR_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCGROUPMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	4,
	0x10080004,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	4,
	0x10080005,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	9,
	0x10080005,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	7,
	0x10080030,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IPMCGROUPTBLMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	3,
	0x80044,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IPMCGROUPTBLMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IPMCGROUPTBLMEMDEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	2,
	0x8005c,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IPMCGROUPTBLMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPMCGROUPTBLMEMDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	2,
	0x2030800,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_SER_RESULT_MEM_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IPMCGRPMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1b080022,
	0,
	2,
	soc_IFP_ING_DVP_2_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCIDXINCACONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005c,
	0,
	2,
	soc_IPMCIDXINCACONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCIDXINCACONFIG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005c,
	0,
	2,
	soc_IPMCIDXINCACONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCIDXINCACONFIG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005c,
	0,
	2,
	soc_IPMCIDXINCACONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCIDXINCACONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408007d,
	0,
	2,
	soc_IPMCIDXINCACONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCIDXINCAENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080063,
	0,
	1,
	soc_IPMCIDXINCAENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCIDXINCAEN_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080063,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPMCIDXINCAEN_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCIDXINCAEN_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080063,
	0,
	1,
	soc_IPMCIDXINCAEN_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IPMCIDXINCAEN_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080063,
	0,
	1,
	soc_IPMCIDXINCAEN_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCIDXINCAEN_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080084,
	0,
	1,
	soc_IPMCIDXINCAEN_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCIDXINCBCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005d,
	0,
	2,
	soc_IPMCIDXINCBCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005d,
	0,
	2,
	soc_IPMCIDXINCBCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005d,
	0,
	2,
	soc_IPMCIDXINCBCONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408007e,
	0,
	2,
	soc_IPMCIDXINCBCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCIDXINCBENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080064,
	0,
	1,
	soc_IPMCIDXINCBENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCIDXINCBEN_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080065,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPMCIDXINCBEN_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCIDXINCBEN_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080065,
	0,
	1,
	soc_IPMCIDXINCBEN_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IPMCIDXINCBEN_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080065,
	0,
	1,
	soc_IPMCIDXINCBEN_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCIDXINCBEN_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080085,
	0,
	1,
	soc_IPMCIDXINCBEN_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCIDXINCCCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005e,
	0,
	2,
	soc_IPMCIDXINCCCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005e,
	0,
	2,
	soc_IPMCIDXINCCCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005e,
	0,
	2,
	soc_IPMCIDXINCCCONFIG_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408007f,
	0,
	2,
	soc_IPMCIDXINCCCONFIG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCIDXINCCENr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080065,
	0,
	1,
	soc_IPMCIDXINCCENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCIDXINCCEN_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080067,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPMCIDXINCCEN_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCIDXINCCEN_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080067,
	0,
	1,
	soc_IPMCIDXINCCEN_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IPMCIDXINCCEN_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080067,
	0,
	1,
	soc_IPMCIDXINCCEN_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCIDXINCCEN_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080086,
	0,
	1,
	soc_IPMCIDXINCCEN_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IPMCIDXINCCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80018,
	0,
	3,
	soc_IPMCIDXINCCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IPMCINTFTBLMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80047,
	0,
	1,
	soc_IPMCGROUPTBLMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IPMCINTFTBLMEMDEBUG_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8005f,
	0,
	1,
	soc_IPMCGROUPTBLMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPMCINTFTBLMEMDEBUG_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030a00,
	0,
	1,
	soc_SER_RESULT_MEM_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPMCPARITYERRORPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2130000,
	SOC_REG_FLAG_RO,
	4,
	soc_IPMCPARITYERRORPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCREPLICATIONCFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005f,
	0,
	6,
	soc_IPMCREPLICATIONCFGr_fields,
	SOC_RESET_VAL_DEC(0x0049c000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCFG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x408005f,
	0,
	5,
	soc_IPMCREPLICATIONCFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCFG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080061,
	0,
	5,
	soc_IPMCREPLICATIONCFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCFG0_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080080,
	0,
	5,
	soc_IPMCREPLICATIONCFG0_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCFG1_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080082,
	0,
	5,
	soc_IPMCREPLICATIONCFG1_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x4a,
	0,
	6,
	soc_IPMCREPLICATIONCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080060,
	0,
	2,
	soc_IPMCREPLICATIONCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080062,
	0,
	2,
	soc_IPMCREPLICATIONCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT0_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080081,
	0,
	2,
	soc_IPMCREPLICATIONCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT1_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080083,
	0,
	2,
	soc_IPMCREPLICATIONCOUNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15b,
	0,
	6,
	soc_IPMCREPLICATIONCOUNT_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x15b00,
	0,
	6,
	soc_IPMCREPLICATIONCOUNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x72,
	0,
	6,
	soc_IPMCREPLICATIONCOUNT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080060,
	0,
	2,
	soc_IPMCREPLICATIONCOUNT_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IPMCREPOVERLMTPBMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80036,
	SOC_REG_FLAG_RO,
	1,
	soc_IPMCREPOVERLMTPBMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56142_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80059,
	SOC_REG_FLAG_RO,
	1,
	soc_IPMCREPOVERLMTPBM_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56150_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2030500,
	SOC_REG_FLAG_RO,
	1,
	soc_IPMCREPOVERLMTPBM_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56224_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80041,
	SOC_REG_FLAG_RO,
	1,
	soc_IPMCREPOVERLMTPBM_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80046,
	SOC_REG_FLAG_RO,
	1,
	soc_IPMCREPOVERLMTPBMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IPMCREP_SRCHFAILr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080061,
	0,
	1,
	soc_IPMCREP_SRCHFAILr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCREP_SRCHFAIL_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080061,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPMCREP_SRCHFAIL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMCVLANMEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	2,
	0x10080008,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1008000e,
	0,
	1,
	soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	2,
	0x10080040,
	SOC_REG_FLAG_ARRAY,
	2,
	soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x1b080023,
	0,
	2,
	soc_IFP_ING_DVP_2_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTUr */
	soc_block_list[6],
	soc_genreg,
	8,
	0xe08012b,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012b,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012c,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012d,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012e,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012f,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080130,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080131,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L2_MTU_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080132,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTUr */
	soc_block_list[6],
	soc_genreg,
	8,
	0xe080123,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080123,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080124,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080125,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080126,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080127,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080128,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080129,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe08012a,
	0,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	8,
	0xe080640,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPMC_L3_MTU_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	8,
	0xf0806b0,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IPMC_L2_MTUr_fields,
	SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IPMC_MEMORY_DEBUG_TMr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x92016300,
	0,
	3,
	soc_IPMC_MEMORY_DEBUG_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPMC_MTU_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080122,
	0,
	1,
	soc_IPMC_MTU_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_CTRL_REGISTER_0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc00,
	0,
	14,
	soc_IPROC_DDR_PLL_CTRL_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_CTRL_REGISTER_1r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc04,
	0,
	4,
	soc_IPROC_DDR_PLL_CTRL_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_CTRL_REGISTER_2r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc08,
	0,
	4,
	soc_IPROC_DDR_PLL_CTRL_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_CTRL_REGISTER_3r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc0c,
	0,
	4,
	soc_IPROC_DDR_PLL_CTRL_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_CTRL_REGISTER_4r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc10,
	0,
	10,
	soc_IPROC_DDR_PLL_CTRL_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_CTRL_REGISTER_5r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc14,
	0,
	9,
	soc_IPROC_DDR_PLL_CTRL_REGISTER_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_DDR_PLL_STATUSr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc18,
	SOC_REG_FLAG_RO,
	4,
	soc_IPROC_DDR_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc00,
	0,
	15,
	soc_IPROC_WRAP_GEN_PLL_CTRL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL1r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc04,
	0,
	5,
	soc_IPROC_WRAP_GEN_PLL_CTRL1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL2r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc08,
	0,
	4,
	soc_IPROC_WRAP_GEN_PLL_CTRL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL3r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc0c,
	0,
	8,
	soc_IPROC_WRAP_GEN_PLL_CTRL3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL4r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc10,
	0,
	4,
	soc_IPROC_WRAP_GEN_PLL_CTRL4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL5r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc14,
	0,
	2,
	soc_IPROC_WRAP_GEN_PLL_CTRL5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL0_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc00,
	0,
	15,
	soc_IPROC_WRAP_GEN_PLL_CTRL0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL1_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc04,
	0,
	5,
	soc_IPROC_WRAP_GEN_PLL_CTRL1_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL2_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc08,
	0,
	4,
	soc_IPROC_WRAP_GEN_PLL_CTRL2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL3_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc0c,
	0,
	8,
	soc_IPROC_WRAP_GEN_PLL_CTRL3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL4_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc10,
	0,
	4,
	soc_IPROC_WRAP_GEN_PLL_CTRL4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_CTRL5_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc14,
	0,
	2,
	soc_IPROC_WRAP_GEN_PLL_CTRL5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_GEN_PLL_STATUSr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc18,
	SOC_REG_FLAG_RO,
	3,
	soc_IPROC_WRAP_GEN_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_CTRL_0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc1c,
	0,
	4,
	soc_IPROC_WRAP_IPROC_XGPLL_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x180f641e, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_CTRL_1r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc20,
	0,
	10,
	soc_IPROC_WRAP_IPROC_XGPLL_CTRL_1r_fields,
	SOC_RESET_VAL_DEC(0x0660c000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_CTRL_2r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc24,
	0,
	7,
	soc_IPROC_WRAP_IPROC_XGPLL_CTRL_2r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_CTRL_3r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc28,
	0,
	16,
	soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3r_fields,
	SOC_RESET_VAL_DEC(0x15400000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_CTRL_4r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc2c,
	0,
	3,
	soc_IPROC_WRAP_IPROC_XGPLL_CTRL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc28,
	0,
	16,
	soc_IPROC_WRAP_IPROC_XGPLL_CTRL_3_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x05400000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_IPROC_XGPLL_STATUSr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc30,
	SOC_REG_FLAG_RO,
	2,
	soc_IPROC_WRAP_IPROC_XGPLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_WRAP_MISC_CONTROLr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc24,
	0,
	6,
	soc_IPROC_WRAP_MISC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_MISC_CONTROL_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc3c,
	0,
	5,
	soc_IPROC_WRAP_MISC_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_MISC_CONTROL_BCM56340_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc3c,
	0,
	6,
	soc_IPROC_WRAP_MISC_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_WRAP_MISC_STATUSr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc28,
	SOC_REG_FLAG_RO,
	3,
	soc_IPROC_WRAP_MISC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_MISC_STATUS_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc38,
	SOC_REG_FLAG_RO,
	3,
	soc_IPROC_WRAP_MISC_STATUS_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_MISC_STATUS_BCM56340_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc38,
	SOC_REG_FLAG_RO,
	3,
	soc_IPROC_WRAP_MISC_STATUS_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_WRAP_PERST_CNT_MAX_VALr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc40,
	0,
	1,
	soc_IPROC_WRAP_PERST_CNT_MAX_VALr_fields,
	SOC_RESET_VAL_DEC(0x0002191c, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPROC_WRAP_USBPHY_CTRLr */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc20,
	0,
	8,
	soc_IPROC_WRAP_USBPHY_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPROC_WRAP_USBPHY_CTRL_BCM56150_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc34,
	0,
	8,
	soc_IPROC_WRAP_USBPHY_CTRL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IPROC_WRAP_USBPHY_CTRL_BCM56340_A0r */
	soc_block_list[0],
	soc_iprocreg,
	1,
	0x1803fc34,
	0,
	8,
	soc_IPROC_WRAP_USBPHY_CTRL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPSCREDITCONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x301,
	0,
	2,
	soc_IPSCREDITCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPSGENERALCONFIGURATIONSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x300,
	0,
	18,
	soc_IPSGENERALCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8800ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ACTIVATE_TIMERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x9f,
	0,
	1,
	soc_IPS_ACTIVATE_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_ACTIVE_PUSH_QUEUE_IDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14f,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_ACTIVE_PUSH_QUEUE_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ACTIVE_PUSH_QUEUE_ID_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x152,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_ACTIVE_PUSH_QUEUE_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_ACTIVE_QUEUE_COUNTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x155,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_ACTIVE_QUEUE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ACTIVE_QUEUE_COUNT_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x158,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_ACTIVE_QUEUE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_AUTO_CREDIT_MECHANISM_FIRST_QUEUEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x230,
	0,
	1,
	soc_IPS_AUTO_CREDIT_MECHANISM_FIRST_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_AUTO_CREDIT_MECHANISM_LAST_QUEUEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x231,
	0,
	1,
	soc_IPS_AUTO_CREDIT_MECHANISM_LAST_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x232,
	0,
	1,
	soc_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_BFMC_1_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a5,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_BFMC_1_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_BFMC_2_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a6,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_BFMC_2_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_BFMC_3_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a7,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_BFMC_3_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_BFMC_CLASS_CONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a3,
	0,
	4,
	soc_IPS_BFMC_CLASS_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x801f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_BFMC_SHAPER_CONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a2,
	0,
	2,
	soc_IPS_BFMC_SHAPER_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CAPTURE_QUEUE_DESCRIPTORr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15a,
	SOC_REG_FLAG_RO,
	8,
	soc_IPS_CAPTURE_QUEUE_DESCRIPTORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CAPTURE_QUEUE_DESCRIPTOR_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15d,
	SOC_REG_FLAG_RO,
	8,
	soc_IPS_CAPTURE_QUEUE_DESCRIPTORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x159,
	0,
	10,
	soc_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000333bb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15c,
	0,
	10,
	soc_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000333bb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CREDIT_FABRIC_LATENCY_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_CREDIT_FABRIC_LATENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x109,
	0,
	1,
	soc_IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIG_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x10a,
	0,
	1,
	soc_IPS_CREDIT_FABRIC_LATENCY_COUNTER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CREDIT_OVERFLOW_QUEUE_NUMr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14e,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_CREDIT_OVERFLOW_QUEUE_NUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x151,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_CREDIT_OVERFLOW_QUEUE_NUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CREDIT_WATCHDOG_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x103,
	0,
	4,
	soc_IPS_CREDIT_WATCHDOG_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CREDIT_WATCHDOG_CONFIGURATION_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_64_BITS,
	7,
	soc_IPS_CREDIT_WATCHDOG_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000001)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000113)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CREDIT_WATCHDOG_CURRENT_TIMEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14c,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_CREDIT_WATCHDOG_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CREDIT_WATCHDOG_CURRENT_TIME_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14f,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_CREDIT_WATCHDOG_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_CRWD_EVENT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x168,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_CRWD_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CRWD_EVENT_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16b,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_CRWD_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CR_WD_BOTTOM_Qr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1c0,
	0,
	1,
	soc_IPS_CR_WD_BOTTOM_Qr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_CR_WD_TOP_Qr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1c1,
	0,
	1,
	soc_IPS_CR_WD_TOP_Qr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_DEL_QUEUE_NUMBERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x149,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_DEL_QUEUE_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DEL_QUEUE_NUMBER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14c,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_DEL_QUEUE_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DEQ_CMD_BYTE_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x18f,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_DEQ_CMD_BYTE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DEQ_CMD_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x190,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_DEQ_CMD_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DEQ_CMD_TIMEOUT_QUEUE_NUMr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_DEQ_CMD_TIMEOUT_QUEUE_NUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DEQ_COMMAND_TIMEOUT_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x200,
	0,
	1,
	soc_IPS_DEQ_COMMAND_TIMEOUT_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DQCQ_ID_FILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x18c,
	0,
	6,
	soc_IPS_DQCQ_ID_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x707fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DQCQ_MAX_OCCUPANCY_HPr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x18d,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_DQCQ_MAX_OCCUPANCY_HPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_DQCQ_MAX_OCCUPANCY_LPr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x18e,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_DQCQ_MAX_OCCUPANCY_LPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ECC_1B_ERR_CNTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xa0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ECC_2B_ERR_CNTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xa2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_ECC_CONFIGURATION_REGISTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x260,
	0,
	1,
	soc_IPS_ECC_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ECC_ERR_1B_INITIATEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xaf,
	0,
	3,
	soc_IPS_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xa8,
	0,
	3,
	soc_IPS_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ECC_ERR_2B_INITIATEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xad,
	0,
	3,
	soc_IPS_ECC_ERR_2B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xa6,
	0,
	3,
	soc_IPS_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_THRESHOLDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x188,
	0,
	2,
	soc_IPS_EIR_CREDIT_REJECT_FLOW_CONTROL_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00800080, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_EMPTY_DQCQ_IDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x18a,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_EMPTY_DQCQ_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ENQ_BLOCK_OVERFLOW_QNUMr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_ENQ_BLOCK_OVERFLOW_QNUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_ERROR_INITIATION_DATAr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xac,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FCR_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x162,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FCR_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FCR_CREDIT_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x165,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FCR_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FLOW_CONTROL_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FLOW_CONTROL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FLOW_CONTROL_COUNT_SELECTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x221,
	0,
	2,
	soc_IPS_FLOW_CONTROL_COUNT_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FLOW_STATUS_FILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x107,
	0,
	3,
	soc_IPS_FLOW_STATUS_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0077ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FLOW_STATUS_FILTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x108,
	0,
	3,
	soc_IPS_FLOW_STATUS_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0077ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FLOW_STATUS_FILTER_MASKr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x108,
	0,
	3,
	soc_IPS_FLOW_STATUS_FILTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0037ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0077ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FLOW_STATUS_FILTER_MASK_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x109,
	0,
	3,
	soc_IPS_FLOW_STATUS_FILTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0037ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0077ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x186,
	0,
	2,
	soc_IPS_FMC_CREDIT_FLOW_CONTROL_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00800080, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMC_SCHEDULER_CONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a0,
	0,
	2,
	soc_IPS_FMC_SCHEDULER_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMS_DELAY_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1f2,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_FMS_DELAY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMS_DELAY_COUNTER_CONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1f3,
	0,
	2,
	soc_IPS_FMS_DELAY_COUNTER_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMS_FLOW_STATUS_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1f5,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FMS_FLOW_STATUS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMS_MAX_OCCUPANCYr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1f1,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_FMS_MAX_OCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FMS_PARAMETERSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1f0,
	0,
	5,
	soc_IPS_FMS_PARAMETERSr_fields,
	SOC_RESET_VAL_DEC(0x00003024, 0x00000000)
	SOC_RESET_MASK_DEC(0x000031f7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FSMRQ_DELAY_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x157,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_FSMRQ_DELAY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FSMRQ_DELAY_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15a,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_FSMRQ_DELAY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FSMRQ_DELAY_COUNTER_CONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x158,
	0,
	2,
	soc_IPS_FSMRQ_DELAY_COUNTER_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FSMRQ_DELAY_COUNTER_CONFIGS_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15b,
	0,
	2,
	soc_IPS_FSMRQ_DELAY_COUNTER_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FSMRQ_FLOW_STATUS_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x165,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FSMRQ_FLOW_STATUS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FSMRQ_FLOW_STATUS_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x168,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FSMRQ_FLOW_STATUS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FSMRQ_MAX_OCCUPANCYr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_FSMRQ_MAX_OCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_FSMRQ_REQ_QUEUESr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15e,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_FSMRQ_REQ_QUEUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FSMRQ_REQ_QUEUES_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_FSMRQ_REQ_QUEUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_FSM_ON_MESSAGE_SHAPERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1e0,
	0,
	3,
	soc_IPS_FSM_ON_MESSAGE_SHAPERr_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x801fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_GFMC_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a4,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GFMC_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_GFMC_SHAPER_CONFIGSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a1,
	0,
	2,
	soc_IPS_GFMC_SHAPER_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_GLOBAL_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x163,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GLOBAL_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_GLOBAL_CREDIT_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x166,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GLOBAL_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_GLOBAL_FLOW_STATUS_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x164,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GLOBAL_FLOW_STATUS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_GLOBAL_FLOW_STATUS_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x167,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GLOBAL_FLOW_STATUS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_GLOBAL_IQM_REPORT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x166,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GLOBAL_IQM_REPORT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_GLOBAL_IQM_REPORT_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x169,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_GLOBAL_IQM_REPORT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_1r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x180,
	0,
	2,
	soc_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x00800080, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_2r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x181,
	0,
	1,
	soc_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INDIRECTCOMMANDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x240,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INDIRECTCOMMANDADDRESSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x241,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x242,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INDIRECTCOMMANDRDDATAr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INDIRECTCOMMANDWRDATAr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INDIRECT_COMMANDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IPS_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPS_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INGRESS_SHAPE_DEQ_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x101,
	0,
	3,
	soc_IPS_INGRESS_SHAPE_DEQ_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1b0,
	0,
	1,
	soc_IPS_INGRESS_SHAPE_SCHEDULER_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INS_CREDIT_FABRIC_LATENCY_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_INS_CREDIT_FABRIC_LATENCY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INS_FMS_DELAY_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1f4,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_INS_FMS_DELAY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_INS_FSMRQ_DELAY_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x170,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_INS_FSMRQ_DELAY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INS_FSMRQ_DELAY_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x173,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_INS_FSMRQ_DELAY_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_INTERDIGITATED_MODEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x142,
	0,
	1,
	soc_IPS_INTERDIGITATED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INTERDIGITATED_MODE_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x146,
	0,
	1,
	soc_IPS_INTERDIGITATED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INTERRUPTMASKREGISTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x210,
	0,
	14,
	soc_IPS_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPS_INTERRUPTREGISTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x200,
	0,
	14,
	soc_IPS_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfc0000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INTERRUPT_MASK_REGISTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x10,
	0,
	12,
	soc_IPS_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INTERRUPT_REGISTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	12,
	soc_IPS_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INTERRUPT_REGISTER_TESTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x1a,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IHP_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_INT_LP_DQCQ_FC_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x143,
	0,
	2,
	soc_IPS_INT_LP_DQCQ_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INT_LP_DQCQ_FC_CONFIG_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x147,
	0,
	2,
	soc_IPS_INT_LP_DQCQ_FC_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_INT_LP_DQCQ_FC_STATUSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x156,
	SOC_REG_FLAG_RO,
	3,
	soc_IPS_INT_LP_DQCQ_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_INT_LP_DQCQ_FC_STATUS_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x159,
	SOC_REG_FLAG_RO,
	3,
	soc_IPS_INT_LP_DQCQ_FC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_IPS_CREDIT_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x140,
	0,
	3,
	soc_IPS_IPS_CREDIT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x000a0200, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IPS_CREDIT_CONFIG_1r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x140,
	0,
	2,
	soc_IPS_IPS_CREDIT_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x02000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IPS_CREDIT_CONFIG_2r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x141,
	0,
	3,
	soc_IPS_IPS_CREDIT_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x01ff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0x17ff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IPS_CREDIT_CONFIG_3r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x142,
	0,
	3,
	soc_IPS_IPS_CREDIT_CONFIG_3r_fields,
	SOC_RESET_VAL_DEC(0x05ff0400, 0x00000000)
	SOC_RESET_MASK_DEC(0x17ff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IPS_CREDIT_CONFIG_4r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x143,
	0,
	1,
	soc_IPS_IPS_CREDIT_CONFIG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPS_IPS_GENERAL_CONFIGURATIONSr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x100,
	0,
	18,
	soc_IPS_IPS_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00004a02, 0x00000000)
	SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IPS_GENERAL_CONFIGURATIONS_BCM88650_B0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x100,
	0,
	21,
	soc_IPS_IPS_GENERAL_CONFIGURATIONS_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x000e4a02, 0x00000000)
	SOC_RESET_MASK_DEC(0x800fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IPT_FLOW_CONTROL_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x102,
	0,
	6,
	soc_IPS_IPT_FLOW_CONTROL_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x019ac800, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_IQM_REPORT_FILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x152,
	0,
	6,
	soc_IPS_IQM_REPORT_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IQM_REPORT_FILTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x155,
	0,
	6,
	soc_IPS_IQM_REPORT_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_IS_CREDIT_FLOW_CONTROL_THRESHOLDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x187,
	0,
	2,
	soc_IPS_IS_CREDIT_FLOW_CONTROL_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00800080, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_LOST_CREDIT_QUEUE_NUMBERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14d,
	SOC_REG_FLAG_RO,
	4,
	soc_IPS_LOST_CREDIT_QUEUE_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x11f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_LOST_CREDIT_QUEUE_NUMBER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x150,
	SOC_REG_FLAG_RO,
	4,
	soc_IPS_LOST_CREDIT_QUEUE_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x11f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_1r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x182,
	0,
	2,
	soc_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x01000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_2r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x183,
	0,
	2,
	soc_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x01000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_3r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x184,
	0,
	2,
	soc_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_3r_fields,
	SOC_RESET_VAL_DEC(0x01000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_4r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x185,
	0,
	2,
	soc_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG_4r_fields,
	SOC_RESET_VAL_DEC(0x01000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MANUAL_QUEUE_OPERATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x151,
	0,
	9,
	soc_IPS_MANUAL_QUEUE_OPERATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf80131ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MANUAL_QUEUE_OPERATION_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x154,
	0,
	9,
	soc_IPS_MANUAL_QUEUE_OPERATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xf80131ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MANUAL_QUEUE_OPERATION_QUEUE_IDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x150,
	0,
	1,
	soc_IPS_MANUAL_QUEUE_OPERATION_QUEUE_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MANUAL_QUEUE_OPERATION_QUEUE_ID_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x153,
	0,
	1,
	soc_IPS_MANUAL_QUEUE_OPERATION_QUEUE_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MASKED_IQM_EVENT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_MASKED_IQM_EVENT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MAX_ACTIVE_QUEUE_COUNTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x154,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_ACTIVE_QUEUE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MAX_ACTIVE_QUEUE_COUNT_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x157,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_ACTIVE_QUEUE_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MAX_CR_BALr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15c,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_CR_BALr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MAX_CR_BAL_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15f,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_CR_BALr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MAX_CR_BAL_QUEUEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15b,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_CR_BAL_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MAX_CR_BAL_QUEUE_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15e,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_CR_BAL_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MAX_DEQ_COMMAND_CREDIT_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x145,
	0,
	4,
	soc_IPS_MAX_DEQ_COMMAND_CREDIT_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x10204080, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MAX_FSMRQ_REQ_QUEUESr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15d,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_FSMRQ_REQ_QUEUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MAX_FSMRQ_REQ_QUEUES_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MAX_FSMRQ_REQ_QUEUESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MAX_PORT_QUEUE_SIZEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x15f,
	0,
	3,
	soc_IPS_MAX_PORT_QUEUE_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MAX_PORT_QUEUE_SIZE_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x162,
	0,
	3,
	soc_IPS_MAX_PORT_QUEUE_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MIN_CR_BALr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16f,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MIN_CR_BALr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MIN_CR_BAL_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x172,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MIN_CR_BALr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_MIN_CR_BAL_QUEUEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16e,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MIN_CR_BAL_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_MIN_CR_BAL_QUEUE_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x171,
	SOC_REG_FLAG_RO,
	1,
	soc_IPS_MIN_CR_BAL_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_OVERFLOW_DQCQ_IDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x18b,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_OVERFLOW_DQCQ_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_PARITY_ERR_CNTr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xa4,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_PAR_ERR_INITIATEr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xb1,
	0,
	13,
	soc_IPS_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_PAR_ERR_MEM_MASKr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xaa,
	0,
	13,
	soc_IPS_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_PROGRAMMABLE_IQM_REPORT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x167,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_PROGRAMMABLE_IQM_REPORT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_PROGRAMMABLE_IQM_REPORT_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16a,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_PROGRAMMABLE_IQM_REPORT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_PUSH_QUEUE_TYPES_CONFIGr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x145,
	0,
	5,
	soc_IPS_PUSH_QUEUE_TYPES_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff880f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_PUSH_QUEUE_TYPES_CONFIG_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x149,
	0,
	5,
	soc_IPS_PUSH_QUEUE_TYPES_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff880f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_QTYPE_FILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x153,
	0,
	2,
	soc_IPS_QTYPE_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_QTYPE_FILTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x156,
	0,
	2,
	soc_IPS_QTYPE_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_QUEUE_NUM_FILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x105,
	0,
	1,
	soc_IPS_QUEUE_NUM_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_QUEUE_NUM_FILTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x106,
	0,
	1,
	soc_IPS_QUEUE_NUM_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_QUEUE_NUM_FILTER_MASKr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x106,
	0,
	1,
	soc_IPS_QUEUE_NUM_FILTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_QUEUE_NUM_FILTER_MASK_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x107,
	0,
	1,
	soc_IPS_QUEUE_NUM_FILTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0090r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0091r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0092r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0093r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0096r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x96,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0097r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x97,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_ECI_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0098r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IPS_REG_0098r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_0101r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x101,
	0,
	3,
	soc_IPS_REG_0101r_fields,
	SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_0104r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x104,
	0,
	5,
	soc_IPS_REG_0104r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x33ff000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0105r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x105,
	0,
	5,
	soc_IPS_REG_0104r_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x33ff000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_0141r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x141,
	0,
	4,
	soc_IPS_REG_0141r_fields,
	SOC_RESET_VAL_DEC(0x10204080, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0144r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x144,
	0,
	2,
	soc_IPS_REG_0144r_fields,
	SOC_RESET_VAL_DEC(0x000a0000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f2000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_0147r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x147,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_IPS_REG_0147r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_0169r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x169,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0170r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x170,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0189r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x189,
	0,
	2,
	soc_IPS_REG_0189r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0210r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x210,
	0,
	4,
	soc_IPS_REG_0210r_fields,
	SOC_RESET_VAL_DEC(0x40404040, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_0211r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_RO,
	4,
	soc_IPS_REG_0211r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00BFr */
	soc_block_list[52],
	soc_genreg,
	1,
	0xbf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc0,
	0,
	1,
	soc_IPS_REG_00C0r_fields,
	SOC_RESET_VAL_DEC(0x00017fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C1r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc1,
	0,
	1,
	soc_IPS_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00017ffe, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C2r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc2,
	0,
	1,
	soc_IPS_REG_00C2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C3r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc3,
	0,
	1,
	soc_IPS_REG_00C3r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C4r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc4,
	0,
	1,
	soc_FCT_REG_00C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C5r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc5,
	0,
	2,
	soc_IPS_REG_00C5r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_00C6r */
	soc_block_list[52],
	soc_genreg,
	1,
	0xc6,
	0,
	3,
	soc_CFC_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_014Ar */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14a,
	0,
	1,
	soc_EGQ_REG_00DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_014A_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14a,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_IPS_REG_0147r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_014Br */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IPS_REG_014Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_014Dr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14d,
	0,
	1,
	soc_EGQ_REG_00DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_014Er */
	soc_block_list[52],
	soc_genreg,
	1,
	0x14e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IPS_REG_014Er_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_REG_016Ar */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16a,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_016Cr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16c,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_016Dr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16d,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_REG_016Fr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16f,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_RETURNED_CREDIT_COUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16b,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_RETURNED_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_RETURNED_CREDIT_COUNTER_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x16e,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_RETURNED_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_STORED_CREDITS_USAGE_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x144,
	0,
	2,
	soc_IPS_STORED_CREDITS_USAGE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_STORED_CREDITS_USAGE_CONFIGURATION_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x148,
	0,
	2,
	soc_IPS_STORED_CREDITS_USAGE_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_SYSTEM_RED_AGING_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x240,
	0,
	1,
	soc_IPS_SYSTEM_RED_AGING_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00001e84, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_TIMER_CONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x99,
	0,
	3,
	soc_IPS_TIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_TIME_IN_NORMr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_TIME_IN_NORMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_TIME_IN_NORM_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x164,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_TIME_IN_NORMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPS_TIME_IN_SLOWr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_TIME_IN_SLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPS_TIME_IN_SLOW_BCM88660_A0r */
	soc_block_list[52],
	soc_genreg,
	1,
	0x163,
	SOC_REG_FLAG_RO,
	2,
	soc_IPS_TIME_IN_SLOWr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTDATAFIFOCONFIGURATIONREGISTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa62,
	0,
	3,
	soc_IPTDATAFIFOCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffff7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTDESCRIPTORCOUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa65,
	0,
	2,
	soc_IPTDESCRIPTORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTENABLESr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x969,
	0,
	4,
	soc_IPTENABLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_DEBUG_ERROR0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200ac00,
	0,
	31,
	soc_IPTE_DEBUG_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_DEBUG_ERROR1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200ae00,
	0,
	32,
	soc_IPTE_DEBUG_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_DEBUG_ERROR2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b000,
	0,
	24,
	soc_IPTE_DEBUG_ERROR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_DEBUG_ERROR0_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200ad00,
	0,
	31,
	soc_IPTE_DEBUG_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x7fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_DEBUG_ERROR1_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200af00,
	0,
	32,
	soc_IPTE_DEBUG_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_DEBUG_ERROR2_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200b100,
	0,
	24,
	soc_IPTE_DEBUG_ERROR2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_ERROR0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009d00,
	0,
	32,
	soc_IPTE_ECC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_ERROR1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022e00,
	0,
	4,
	soc_IPTE_ECC_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_ERROR0_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009e00,
	0,
	32,
	soc_IPTE_ECC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_ERROR1_MASKr */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2022f00,
	0,
	4,
	soc_IPTE_ECC_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_STATUS0r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2009f00,
	0,
	4,
	soc_IPTE_ECC_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_STATUS1r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a000,
	0,
	3,
	soc_IPTE_ECC_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_STATUS2r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a100,
	0,
	4,
	soc_IPTE_ECC_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_STATUS3r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x200a200,
	0,
	2,
	soc_IPTE_ECC_STATUS3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_B0)
    { /* SOC_REG_INT_IPTE_ECC_STATUS4r */
	soc_block_list[101],
	soc_genreg,
	1,
	0x2023000,
	0,
	2,
	soc_IPTE_ECC_STATUS4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTFLOWCONTROLCONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x30d,
	0,
	6,
	soc_IPTFLOWCONTROLCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTFMCIPSFCMAP1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9a1,
	0,
	8,
	soc_IPTFMCIPSFCMAP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7777ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTFMCIPSFCMAP2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9a2,
	0,
	8,
	soc_IPTFMCIPSFCMAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTINTRNLFMCFCMAPr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9a0,
	0,
	6,
	soc_IPTINTRNLFMCFCMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00077fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTLASTHEADERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x345800,
	0,
	1,
	soc_IPTLASTHEADERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPTPACKETCOUNTERr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x375800,
	0,
	1,
	soc_IPTPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_ARAD_PACKETS_FORMATr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ca,
	0,
	3,
	soc_IPT_ARAD_PACKETS_FORMATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ARAD_PACKETS_FORMAT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cb,
	0,
	4,
	soc_IPT_ARAD_PACKETS_FORMAT_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CFG_BYTE_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_IPT_CFG_BYTE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CFG_BYTE_CNT_SRC_SELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x223,
	0,
	1,
	soc_IPT_CFG_BYTE_CNT_SRC_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CFG_EVENT_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CFG_EVENT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CFG_EVENT_CNT_SELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x222,
	0,
	1,
	soc_IPT_CFG_EVENT_CNT_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_CONTORLr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cf,
	0,
	12,
	soc_IPT_CNM_CONTORLr_fields,
	SOC_RESET_VAL_DEC(0x01c00031, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_CONTORL_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d0,
	0,
	14,
	soc_IPT_CNM_CONTORL_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x19c00031, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_ETHER_TYPEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e5,
	0,
	1,
	soc_IPT_CNM_ETHER_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x000022e7, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_ETHER_TYPE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e6,
	0,
	1,
	soc_IPT_CNM_ETHER_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x000022e7, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d0,
	0,
	1,
	soc_IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d1,
	0,
	1,
	soc_IPT_CNM_EXTERNAL_PP_SAMPLING_DATA_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMHr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d5,
	0,
	11,
	soc_IPT_CNM_FTMHr_fields,
	SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d6,
	0,
	3,
	soc_IPT_CNM_FTMH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffffff3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d7,
	0,
	2,
	soc_IPT_CNM_FTMH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_2_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d7,
	0,
	3,
	soc_IPT_CNM_FTMH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffffff3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_3_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d8,
	0,
	2,
	soc_IPT_CNM_FTMH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d6,
	0,
	11,
	soc_IPT_CNM_FTMHr_fields,
	SOC_RESET_VAL_DEC(0x04000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_DSP_EXTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d9,
	0,
	2,
	soc_IPT_CNM_FTMH_DSP_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_DSP_EXT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1da,
	0,
	2,
	soc_IPT_CNM_FTMH_DSP_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_LB_EXTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d8,
	0,
	2,
	soc_IPT_CNM_FTMH_LB_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_LB_EXT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d9,
	0,
	2,
	soc_IPT_CNM_FTMH_LB_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_STACK_EXTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1da,
	0,
	2,
	soc_IPT_CNM_FTMH_STACK_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_FTMH_STACK_EXT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1db,
	0,
	2,
	soc_IPT_CNM_FTMH_STACK_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_GENERATED_PACKET_ACTUAL_SIZEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f3,
	SOC_REG_FLAG_RO,
	3,
	soc_IPT_CNM_GENERATED_PACKET_ACTUAL_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x90003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_GENERATED_PACKET_ACTUAL_SIZE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f4,
	SOC_REG_FLAG_RO,
	3,
	soc_IPT_CNM_GENERATED_PACKET_ACTUAL_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x90003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d1,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAP_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1d2,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IPT_CNM_INGRESS_VLAN_EDIT_CMD_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_MAC_SAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e3,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_MAC_SA_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e4,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_MAC_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PDUr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1df,
	0,
	2,
	soc_IPT_CNM_PDUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PDU_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e0,
	0,
	2,
	soc_IPT_CNM_PDUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PDU_CN_TAGr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e0,
	0,
	2,
	soc_IPT_CNM_PDU_CN_TAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PDU_CN_TAG_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e1,
	0,
	2,
	soc_IPT_CNM_PDU_CN_TAGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PDU_CPID_MSBr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e1,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_PDU_CPID_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PDU_CPID_MSB_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e2,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_PDU_CPID_MSBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PPHr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1db,
	0,
	8,
	soc_IPT_CNM_PPHr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PPHFHEIr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1dc,
	0,
	5,
	soc_IPT_CNM_PPHFHEIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PPHFHEI_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1dd,
	0,
	5,
	soc_IPT_CNM_PPHFHEIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PPH_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1dc,
	0,
	8,
	soc_IPT_CNM_PPHr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PPH_INLIFr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1de,
	0,
	2,
	soc_IPT_CNM_PPH_INLIFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PPH_INLIF_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1df,
	0,
	2,
	soc_IPT_CNM_PPH_INLIFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_PPH_VSIr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1dd,
	0,
	2,
	soc_IPT_CNM_PPH_VSIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_PPH_VSI_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1de,
	0,
	2,
	soc_IPT_CNM_PPH_VSIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_CONTROLr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ee,
	0,
	3,
	soc_IPT_CNM_XGS_FORMAT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0d000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_CONTROL_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ef,
	0,
	3,
	soc_IPT_CNM_XGS_FORMAT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x0d000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_CPID_HIGHr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f0,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_CPID_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_CPID_HIGH_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f1,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_CPID_HIGHr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_DATAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ef,
	0,
	1,
	soc_IPT_CNM_XGS_FORMAT_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_DATA_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f0,
	0,
	1,
	soc_IPT_CNM_XGS_FORMAT_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_FRC_LITEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e6,
	0,
	6,
	soc_IPT_CNM_XGS_FORMAT_FRC_LITEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_FRC_LITE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e7,
	0,
	6,
	soc_IPT_CNM_XGS_FORMAT_FRC_LITEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_PPD_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e7,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_PPD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_PPD_0_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e8,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_PPD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f2,
	0,
	1,
	soc_IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f3,
	0,
	1,
	soc_IPT_CNM_XGS_FORMAT_SAMPLED_DATA_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SIGNATURE_DAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1e9,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_SIGNATURE_DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SIGNATURE_DA_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ea,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_SIGNATURE_DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ed,
	0,
	1,
	soc_IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ee,
	0,
	1,
	soc_IPT_CNM_XGS_FORMAT_SIGNATURE_ETHER_TYPEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SIGNATURE_SAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1eb,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_SIGNATURE_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CNM_XGS_FORMAT_SIGNATURE_SA_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ec,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPT_CNM_XGS_FORMAT_SIGNATURE_SAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CPU_DEL_BUFF_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fb,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CPU_DEL_BUFF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CPU_DEL_BUFF_CNT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fc,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CPU_DEL_BUFF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CPU_D_BUFF_DELETE_CONTROLr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f6,
	0,
	2,
	soc_IPT_CPU_D_BUFF_DELETE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CPU_D_BUFF_DELETE_CONTROL_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f7,
	0,
	2,
	soc_IPT_CPU_D_BUFF_DELETE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CPU_D_BUFF_RELEASE_CONTROLr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f5,
	0,
	2,
	soc_IPT_CPU_D_BUFF_RELEASE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CPU_D_BUFF_RELEASE_CONTROL_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f6,
	0,
	2,
	soc_IPT_CPU_D_BUFF_RELEASE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CPU_REL_BUFF_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fc,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CPU_REL_BUFF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CPU_REL_BUFF_CNT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fd,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CPU_REL_BUFF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CRC_ERROR_COUNTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ce,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERROR_COUNTER_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cf,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f4,
	0,
	2,
	soc_IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGS_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f5,
	0,
	2,
	soc_IPT_CRC_ERROR_D_BUFF_DELETE_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_BUFF_FIFO_FULL_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fd,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERR_BUFF_FIFO_FULL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_BUFF_FIFO_FULL_CNT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fe,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERR_BUFF_FIFO_FULL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEADr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f7,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEAD_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f8,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_HEADr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f8,
	SOC_REG_FLAG_RO,
	1,
	soc_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUS_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f9,
	SOC_REG_FLAG_RO,
	1,
	soc_IPT_CRC_ERR_DELETED_BUFFERS_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_DEL_BUFF_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fa,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERR_DEL_BUFF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_DEL_BUFF_CNT_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fb,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_CRC_ERR_DEL_BUFF_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c2,
	0,
	2,
	soc_IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c3,
	0,
	1,
	soc_IPT_CRC_ERR_RATE_CONFIGURATION_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c4,
	0,
	2,
	soc_IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001f001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c5,
	0,
	2,
	soc_IPT_CRC_ERR_WEIGHT_CONFIGURATION_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DATA_QUEUE_EGQ_THRESHOLDr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x110,
	0,
	2,
	soc_IPT_DATA_QUEUE_EGQ_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00004040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DEBUG_CONTROLSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x102,
	0,
	9,
	soc_IPT_DEBUG_CONTROLSr_fields,
	SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff37, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_DESTINATION_ID_FORMAT_TO_FABRICr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c9,
	0,
	3,
	soc_IPT_DESTINATION_ID_FORMAT_TO_FABRICr_fields,
	SOC_RESET_VAL_DEC(0x00000122, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DESTINATION_ID_FORMAT_TO_FABRIC_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ca,
	0,
	3,
	soc_IPT_DESTINATION_ID_FORMAT_TO_FABRICr_fields,
	SOC_RESET_VAL_DEC(0x00000122, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001f3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_01r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x140,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_01r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_23r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x141,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_23r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x145,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_10_11r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x146,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_12_13r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x147,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_14_15r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x142,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_4_5r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x143,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_6_7r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x144,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_DQCQ_THRESHOLD_8_9r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x148,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_0_1r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x14d,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_10_11r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x14e,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_12_13r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x14f,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_14_15r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x149,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_2_3r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x14a,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_4_5r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x14b,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_6_7r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x14c,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_EIR_CRDT_THRESHOLD_8_9r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_MULTICAST_THRESHOLDr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x150,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_MULTICAST_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x151,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_0_1r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x156,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_10_11r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x157,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_12_13r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x158,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_14_15r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x152,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_2_3r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x153,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_4_5r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x154,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_6_7r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x155,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_SIZE_8_9r_fields,
	SOC_RESET_VAL_DEC(0x00ff00ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x159,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_0_1r_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x15e,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_10_11r_fields,
	SOC_RESET_VAL_DEC(0x0b000a00, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x15f,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_12_13r_fields,
	SOC_RESET_VAL_DEC(0x0d000c00, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x160,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_14_15r_fields,
	SOC_RESET_VAL_DEC(0x0f000e00, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x15a,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_2_3r_fields,
	SOC_RESET_VAL_DEC(0x03000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x15b,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_4_5r_fields,
	SOC_RESET_VAL_DEC(0x05000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x15c,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_6_7r_fields,
	SOC_RESET_VAL_DEC(0x07000600, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x15d,
	0,
	2,
	soc_IPT_DRAM_BUFFER_POINTER_QUEUE_START_ADDRESS_8_9r_fields,
	SOC_RESET_VAL_DEC(0x09000800, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_1B_ERR_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_2B_ERR_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_1B_INITIATEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xa4,
	0,
	6,
	soc_IPT_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9c,
	0,
	6,
	soc_IPT_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_2B_INITIATEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xa6,
	0,
	6,
	soc_IPT_ECC_ERR_2B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9a,
	0,
	6,
	soc_IPT_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IPT_ECC_ERR_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_INTERRUPT_REGISTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IPT_ECC_ERR_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IPT_ECC_ERR_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_EGQ_PKT_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_EGQ_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ENQ_PKT_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_ENQ_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_ERROR_INITIATION_DATAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPT_FABRIC_HEADER_EXTENDED_MODEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c1,
	0,
	1,
	soc_IPT_FABRIC_HEADER_EXTENDED_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FDT_CTRL_IRDY_CNTr */
	soc_block_list[55],
	soc_genreg,
	7,
	0x22d,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_IPT_FDT_CTRL_IRDY_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FDT_NUM_LINKS_STATUS_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_RO,
	5,
	soc_IPT_FDT_NUM_LINKS_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x06186186, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FDT_NUM_LINKS_STATUS_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_FDT_NUM_LINKS_STATUS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000186, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FDT_PKT_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_FDT_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FDT_QNUM_CNT_SELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x221,
	0,
	2,
	soc_IPT_FDT_QNUM_CNT_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FIFOS_MAX_OCC_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_RO,
	4,
	soc_IPT_FIFOS_MAX_OCC_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xeffdffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FIFOS_MAX_OC_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x104,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_FIFOS_MAX_OC_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001ffc7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FIFOS_STATEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_RO,
	8,
	soc_IPT_FIFOS_STATEr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FMC_FC_STATUS_VECr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x188,
	SOC_REG_FLAG_RO,
	20,
	soc_IPT_FMC_FC_STATUS_VECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_FORCE_LOCAL_OR_FABRICr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x108,
	0,
	2,
	soc_IPT_FORCE_LOCAL_OR_FABRICr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_BACKOFF_CS_WEIGHTSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x186,
	0,
	2,
	soc_IPT_GCI_BACKOFF_CS_WEIGHTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_BACKOFF_RANGE_THRESHOLDSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x185,
	0,
	3,
	soc_IPT_GCI_BACKOFF_RANGE_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_BKFF_LEVELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x189,
	SOC_REG_FLAG_RO,
	1,
	soc_IPT_GCI_BKFF_LEVELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_GCI_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x180,
	0,
	4,
	soc_IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x80808080, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x181,
	0,
	4,
	soc_IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x01010204, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x182,
	0,
	4,
	soc_IPT_GCI_LEAKY_BUCKET_CONFIGURATION_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x04040404, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GCI_LKY_MAX_OC_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x187,
	SOC_REG_FLAG_RO,
	4,
	soc_IPT_GCI_LKY_MAX_OC_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_GTIMERCONFIGr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x977,
	0,
	1,
	soc_EGQ_GTIMERCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_GTIMERCONFIGCONTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x978,
	0,
	3,
	soc_EGQ_GTIMERCONFIGCONTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GTIMER_CONFIGURATIONr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_GTIMER_TRIGGERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_HEADER_FIELDS_STAMP_WHEN_OTHERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c7,
	0,
	1,
	soc_IPT_HEADER_FIELDS_STAMP_WHEN_OTHERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x840,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDADDRESSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x841,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x842,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x830,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x832,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x834,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x836,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_4r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x838,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x83a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_6r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x83c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDRDDATA_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x83e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x820,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x822,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x824,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x826,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_4r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x828,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x82a,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_6r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x82c,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INDIRECTCOMMANDWRDATA_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x82e,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INDIRECT_COMMANDr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IPT_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IPT_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INDIRECT_WR_MASKr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INTERRUPTMASKREGISTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x810,
	0,
	11,
	soc_IPT_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_INTERRUPTREGISTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x800,
	0,
	11,
	soc_IPT_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPT_INTERRUPT_MASK_REGISTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x10,
	0,
	14,
	soc_IPT_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INTERRUPT_MASK_REGISTER_BCM88660_A0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x10,
	0,
	6,
	soc_IPT_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPT_INTERRUPT_REGISTERr */
	soc_block_list[55],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	14,
	soc_IPT_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x000001e0, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INTERRUPT_REGISTER_BCM88660_A0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	6,
	soc_IPT_INTERRUPT_REGISTER_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPT_INTERRUPT_REGISTER_TESTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IPT_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_INTERRUPT_REGISTER_TEST_BCM88660_A0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IPT_INTERRUPT_REGISTER_TEST_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_IPT_2_IPS_FC_STATUS_VECr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_IPT_2_IPS_FC_STATUS_VECr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_IPT_2_IPS_FC_STATUS_VEC_2r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_RO,
	4,
	soc_IPT_IPT_2_IPS_FC_STATUS_VEC_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPT_IPT_ENABLESr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x100,
	0,
	8,
	soc_IPT_IPT_ENABLESr_fields,
	SOC_RESET_VAL_DEC(0x000000d0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_IPT_ENABLES_BCM88660_A0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x100,
	0,
	9,
	soc_IPT_IPT_ENABLES_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001d0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_IPT_FMC_IPS_FC_MAP_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x184,
	0,
	8,
	soc_IPT_IPT_FMC_IPS_FC_MAP_1r_fields,
	SOC_RESET_VAL_DEC(0x7764fec8, 0x00000000)
	SOC_RESET_MASK_DEC(0x7777ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_IPT_INTRNL_FMC_FC_MAPr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x183,
	0,
	10,
	soc_IPT_IPT_INTRNL_FMC_FC_MAPr_fields,
	SOC_RESET_VAL_DEC(0xfe747f8f, 0x00000000)
	SOC_RESET_MASK_DEC(0xff777fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_LSBMIRRORDATABUSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x974,
	SOC_REG_FLAG_RO,
	1,
	soc_ECI_LSBMIRRORDATABUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_LST_RD_DBUFFr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1f9,
	SOC_REG_FLAG_RO,
	3,
	soc_IPT_LST_RD_DBUFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x901fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_LST_RD_DBUFF_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1fa,
	SOC_REG_FLAG_RO,
	3,
	soc_IPT_LST_RD_DBUFFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x901fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKETr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cc,
	0,
	1,
	soc_IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKET_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cd,
	0,
	1,
	soc_IPT_MAPPING_QUEUE_TYPE_TO_MIRROR_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKETr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cb,
	0,
	1,
	soc_IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKET_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cc,
	0,
	1,
	soc_IPT_MAPPING_QUEUE_TYPE_TO_SNOOP_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKETr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1cd,
	0,
	1,
	soc_IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKET_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1ce,
	0,
	1,
	soc_IPT_MAPPING_QUEUE_TYPE_TO_TDM_PACKETr_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IPT_MAPPING_TRAFFIC_CLASSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c0,
	0,
	1,
	soc_IPT_MAPPING_TRAFFIC_CLASSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_MC_TRAFFIC_JITTER_SHAPER_4r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x137,
	0,
	2,
	soc_IPT_MC_TRAFFIC_JITTER_SHAPER_4r_fields,
	SOC_RESET_VAL_DEC(0x0000fff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_MC_TRAFFIC_JITTER_SHAPER_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x138,
	0,
	2,
	soc_IPT_MC_TRAFFIC_JITTER_SHAPER_5r_fields,
	SOC_RESET_VAL_DEC(0x0000fff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_MC_TRAFFIC_JITTER_SHAPER_4_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x138,
	0,
	2,
	soc_IPT_MC_TRAFFIC_JITTER_SHAPER_4r_fields,
	SOC_RESET_VAL_DEC(0x0000fff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_MC_TRAFFIC_JITTER_SHAPER_5_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x139,
	0,
	2,
	soc_IPT_MC_TRAFFIC_JITTER_SHAPER_5r_fields,
	SOC_RESET_VAL_DEC(0x0000fff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x000ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPT_MSBMIRRORDATABUSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x973,
	SOC_REG_FLAG_RO,
	1,
	soc_ECI_MSBMIRRORDATABUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_PARITY_ERR_CNTr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_PAR_ERR_INITIATEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xaa,
	0,
	3,
	soc_IPT_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_PAR_ERR_MEM_MASKr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xa0,
	0,
	3,
	soc_IPT_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_QNUM_CNT_SELr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x220,
	0,
	2,
	soc_IPT_QNUM_CNT_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0085r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0086r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_REG_0086r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0087r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0087r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0090r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0091r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0092r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0093r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_0101r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x101,
	0,
	6,
	soc_IPT_REG_0101r_fields,
	SOC_RESET_VAL_DEC(0x09201010, 0x00000000)
	SOC_RESET_MASK_DEC(0x3ff3f3f7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_00AFr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_00C0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0xc0,
	0,
	1,
	soc_FCT_REG_00C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_00C1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0xc1,
	0,
	4,
	soc_IPT_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000018d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_00CEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xce,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_00CFr */
	soc_block_list[55],
	soc_genreg,
	1,
	0xcf,
	0,
	8,
	soc_IPT_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c07f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_01C0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c0,
	0,
	1,
	soc_EGQ_REG_00DAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_REG_01C1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c1,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPERS_GENERAL_CONFIGSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x133,
	0,
	9,
	soc_IPT_SHAPERS_GENERAL_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x0009aaaa, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_01_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x12c,
	0,
	2,
	soc_IPT_SHAPER_01_CALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_01_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x125,
	0,
	2,
	soc_IPT_SHAPER_01_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_01_MAX_CREDITr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x120,
	0,
	2,
	soc_IPT_SHAPER_01_MAX_CREDITr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_23_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x12d,
	0,
	2,
	soc_IPT_SHAPER_23_CALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_23_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x126,
	0,
	2,
	soc_IPT_SHAPER_23_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_23_MAX_CREDITr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x121,
	0,
	2,
	soc_IPT_SHAPER_23_MAX_CREDITr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_45_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x12e,
	0,
	2,
	soc_IPT_SHAPER_45_CALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_45_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x127,
	0,
	2,
	soc_IPT_SHAPER_45_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_45_MAX_CREDITr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x122,
	0,
	2,
	soc_IPT_SHAPER_45_MAX_CREDITr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_4_SLOW_START_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x131,
	0,
	2,
	soc_IPT_SHAPER_4_SLOW_START_CALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_4_SLOW_START_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x12a,
	0,
	2,
	soc_IPT_SHAPER_4_SLOW_START_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_5_SLOW_START_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x132,
	0,
	2,
	soc_IPT_SHAPER_5_SLOW_START_CALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_5_SLOW_START_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x12b,
	0,
	2,
	soc_IPT_SHAPER_5_SLOW_START_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_67_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x12f,
	0,
	2,
	soc_IPT_SHAPER_67_CALr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_67_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x128,
	0,
	2,
	soc_IPT_SHAPER_67_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_67_MAX_CREDITr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x123,
	0,
	2,
	soc_IPT_SHAPER_67_MAX_CREDITr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_8_CALr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x130,
	0,
	1,
	soc_IPT_SHAPER_8_CALr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_8_DELAYr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x129,
	0,
	1,
	soc_IPT_SHAPER_8_DELAYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SHAPER_8_MAX_CREDITr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x124,
	0,
	1,
	soc_IPT_SHAPER_8_MAX_CREDITr_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_SLOW_START_CFG_TIMER_PERIODr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x136,
	0,
	6,
	soc_IPT_SLOW_START_CFG_TIMER_PERIODr_fields,
	SOC_RESET_VAL_DEC(0xc0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xdf1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_SLOW_START_CFG_TIMER_PERIOD_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x137,
	0,
	6,
	soc_IPT_SLOW_START_CFG_TIMER_PERIODr_fields,
	SOC_RESET_VAL_DEC(0xc0000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xdf1f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_STAMPING_FABRIC_HEADER_ENABLEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c6,
	0,
	9,
	soc_IPT_STAMPING_FABRIC_HEADER_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x0612000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0e1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_STAMPING_FABRIC_HEADER_ENABLE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c6,
	0,
	10,
	soc_IPT_STAMPING_FABRIC_HEADER_ENABLE_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x1612000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x1e1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_STAMPING_FTMH_OUTLIF_ENABLEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c7,
	0,
	1,
	soc_IPT_STAMPING_FTMH_OUTLIF_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00007775, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_STAMPING_FTMH_OUTLIF_ENABLE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c8,
	0,
	1,
	soc_IPT_STAMPING_FTMH_OUTLIF_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00007775, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_STAMPING_USR_DEF_OUTLIF_ENABLEr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c8,
	0,
	1,
	soc_IPT_STAMPING_USR_DEF_OUTLIF_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00007775, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_STAMPING_USR_DEF_OUTLIF_ENABLE_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x1c9,
	0,
	1,
	soc_IPT_STAMPING_USR_DEF_OUTLIF_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00007775, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_SIZE_6r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x114,
	0,
	1,
	soc_IPT_TRANSMIT_DATA_QUEUE_SIZE_6r_fields,
	SOC_RESET_VAL_DEC(0x00000091, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_SIZE_0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x111,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_SIZE_0_1r_fields,
	SOC_RESET_VAL_DEC(0x00910091, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_SIZE_2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x112,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_SIZE_2_3r_fields,
	SOC_RESET_VAL_DEC(0x00910091, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_SIZE_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x113,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_SIZE_4_5r_fields,
	SOC_RESET_VAL_DEC(0x00910091, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_6r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x118,
	0,
	1,
	soc_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_6r_fields,
	SOC_RESET_VAL_DEC(0x0000036d, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x115,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_0_1r_fields,
	SOC_RESET_VAL_DEC(0x00930000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x116,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_2_3r_fields,
	SOC_RESET_VAL_DEC(0x01b70125, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x117,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_START_ADRESS_4_5r_fields,
	SOC_RESET_VAL_DEC(0x02db0249, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_6r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x11c,
	0,
	1,
	soc_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_6r_fields,
	SOC_RESET_VAL_DEC(0x00000092, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x119,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_0_1r_fields,
	SOC_RESET_VAL_DEC(0x00920092, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x11a,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_2_3r_fields,
	SOC_RESET_VAL_DEC(0x00920092, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x11b,
	0,
	2,
	soc_IPT_TRANSMIT_DATA_QUEUE_THRESHOLD_4_5r_fields,
	SOC_RESET_VAL_DEC(0x00920092, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_WFQ_GENERAL_CONFIGSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x134,
	0,
	1,
	soc_IPT_WFQ_GENERAL_CONFIGSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_WFQ_WEIGHT_0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x134,
	0,
	4,
	soc_IPT_WFQ_WEIGHT_0r_fields,
	SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IPT_WFQ_WEIGHT_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x135,
	0,
	4,
	soc_IPT_WFQ_WEIGHT_1r_fields,
	SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_WFQ_WEIGHT_0_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x135,
	0,
	4,
	soc_IPT_WFQ_WEIGHT_0r_fields,
	SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IPT_WFQ_WEIGHT_1_BCM88650_B0r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x136,
	0,
	4,
	soc_IPT_WFQ_WEIGHT_1r_fields,
	SOC_RESET_VAL_DEC(0x01010101, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4ACTIONPROFILES0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60bc,
	0,
	12,
	soc_IPV4ACTIONPROFILES0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4ACTIONPROFILES1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60bd,
	0,
	8,
	soc_IPV4ACTIONPROFILES1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4CFGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60aa,
	0,
	4,
	soc_IPV4CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4EXPTOTOSMAP_0r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a7b,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV4EXPTOTOSMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4EXPTOTOSMAP_1r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a7d,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV4EXPTOTOSMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4EXPTOTOSMAP_2r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a7f,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV4EXPTOTOSMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4EXPTOTOSMAP_3r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a81,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV4EXPTOTOSMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_IPV4IPMCIDXINCCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80019,
	0,
	3,
	soc_IPMCIDXINCCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPV4IPMCIDXINCCONFIG_BCM56514_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80019,
	0,
	3,
	soc_IPV4IPMCIDXINCCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4SIPr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3aa1,
	0,
	1,
	soc_IPV4SIPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4TOSr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a99,
	0,
	1,
	soc_IPV4TOSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV4TTLr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a9d,
	0,
	1,
	soc_IPV4TTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV4_FRAME_CHECKSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080018,
	0,
	7,
	soc_IPV4_FRAME_CHECKSr_fields,
	SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6ACTIONPROFILES0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60be,
	0,
	12,
	soc_IPV6ACTIONPROFILES0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6ACTIONPROFILES1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60bf,
	0,
	12,
	soc_IPV6ACTIONPROFILES1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6ACTIONPROFILES2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c0,
	0,
	6,
	soc_IPV6ACTIONPROFILES2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6CFGr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60ab,
	0,
	4,
	soc_IPV6CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6EXPTOTCMAP_0r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a83,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV6EXPTOTCMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6EXPTOTCMAP_1r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a85,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV6EXPTOTCMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6EXPTOTCMAP_2r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a87,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV6EXPTOTCMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IPV6EXPTOTCMAP_3r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3a89,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_IPV6EXPTOTCMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IPV6IPMCIDXINCCONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80018,
	0,
	3,
	soc_IPV4IPMCIDXINCCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV6_EXT_HEADER0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080027,
	0,
	4,
	soc_IPV6_EXT_HEADER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV6_EXT_HEADER1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080028,
	0,
	4,
	soc_IPV6_EXT_HEADER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV6_EXT_HEADER2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080029,
	0,
	4,
	soc_IPV6_EXT_HEADER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV6_EXT_HEADER3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208002a,
	0,
	4,
	soc_IPV6_EXT_HEADER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV6_FRAME_CHECKSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2080017,
	0,
	3,
	soc_IPV6_FRAME_CHECKSr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x108000a,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000900,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000000,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000000,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x108060a,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3080600,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_IPV6_MIN_FRAG_SIZE_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080005,
	0,
	1,
	soc_IPV6_MIN_FRAG_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802af,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d7e,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e018300,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d81,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802b0,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d7f,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e018400,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d82,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe0802b1,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d80,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3e018500,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080d83,
	0,
	5,
	soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP_MULTICAST_TCAM_BIST_CONFIGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x170b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP_MULTICAST_TCAM_BIST_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x17090000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP_MULTICAST_TCAM_BIST_DBG_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x170c0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP_MULTICAST_TCAM_BIST_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x170a0000,
	SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IP_PROTOCOL_FILTERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208002b,
	0,
	4,
	soc_IP_PROTOCOL_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00040100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IP_TO_AXP_CREDIT_TRANSFERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010800,
	0,
	2,
	soc_IP_TO_AXP_CREDIT_TRANSFERr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IP_TO_CMICM_CREDIT_TRANSFERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2010900,
	0,
	2,
	soc_IP_TO_CMICM_CREDIT_TRANSFERr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IP_TO_CMICM_CREDIT_TRANSFER_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2002300,
	0,
	2,
	soc_IP_TO_CMICM_CREDIT_TRANSFERr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IP_TO_CMICM_CREDIT_TRANSFER_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x77100000,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_IP_TO_CMICM_CREDIT_TRANSFERr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQMENABLERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x481,
	0,
	12,
	soc_IQMENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001c7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQMGLBLFCSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a7,
	0,
	6,
	soc_IQMGLBLFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQMINITr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x480,
	0,
	6,
	soc_IQMINITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQMREPORTFILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x386,
	0,
	6,
	soc_IQMREPORTFILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQMVSQFCSTATUSr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a9,
	0,
	1,
	soc_IQMVSQFCSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQMVSQFCSTATUSSELr */
	soc_block_list[43],
	soc_genreg,
	1,
	0x46a8,
	0,
	1,
	soc_IQMVSQFCSTATUSSELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BDB_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x123,
	0,
	3,
	soc_IQM_BDB_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x000000b8, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000fb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BDB_DYN_SIZE_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_BDB_DYN_SIZE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BDB_DYN_SIZE_TH_CFG_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x154,
	0,
	2,
	soc_IQM_BDB_DYN_SIZE_TH_CFG_1r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BDB_DYN_SIZE_TH_CFG_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x155,
	0,
	2,
	soc_IQM_BDB_DYN_SIZE_TH_CFG_2r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BDB_DYN_SIZE_TH_CFG_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x156,
	0,
	2,
	soc_IQM_BDB_DYN_SIZE_TH_CFG_3r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BDB_DYN_SIZE_TH_CFG_4r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x157,
	0,
	2,
	soc_IQM_BDB_DYN_SIZE_TH_CFG_4r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BUFF_DYN_SIZE_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_BUFF_DYN_SIZE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BUFF_DYN_SIZE_TH_CFG_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x158,
	0,
	2,
	soc_IQM_BUFF_DYN_SIZE_TH_CFG_1r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BUFF_DYN_SIZE_TH_CFG_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x159,
	0,
	2,
	soc_IQM_BUFF_DYN_SIZE_TH_CFG_2r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BUFF_DYN_SIZE_TH_CFG_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x15a,
	0,
	2,
	soc_IQM_BUFF_DYN_SIZE_TH_CFG_3r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_BUFF_DYN_SIZE_TH_CFG_4r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x15b,
	0,
	2,
	soc_IQM_BUFF_DYN_SIZE_TH_CFG_4r_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNI_PACKET_COUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_CNI_PACKET_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNM_PCKT_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_CNM_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNTPROCESSOR_CONFIG_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x164,
	0,
	5,
	soc_IQM_CNTPROCESSOR_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_1_Ar */
	soc_block_list[49],
	soc_genreg,
	1,
	0x166,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_1_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_1_Br */
	soc_block_list[49],
	soc_genreg,
	1,
	0x168,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_1_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_1_Cr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x16a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_1_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_1_Dr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x16c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_1_Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_2_Ar */
	soc_block_list[49],
	soc_genreg,
	1,
	0x167,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_2_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_2_Br */
	soc_block_list[49],
	soc_genreg,
	1,
	0x169,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_2_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_2_Cr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x16b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_2_Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_COMMAN_CFG_2_Dr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x16d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_CNT_COMMAN_CFG_2_Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CNT_PROCESSOR_CONFIG_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x165,
	0,
	8,
	soc_IQM_CNT_PROCESSOR_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3333, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CP_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x162,
	0,
	14,
	soc_IQM_CP_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x01000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x9f7ff7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CP_QUEUES_RANGE_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x160,
	0,
	1,
	soc_IQM_CP_QUEUES_RANGE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_CP_QUEUES_RANGE_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x161,
	0,
	1,
	soc_IQM_CP_QUEUES_RANGE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DELETED_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_DELETED_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DEQUEUE_BYTE_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_DEQUEUE_BYTE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DEQUEUE_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_DEQUEUE_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DRAM_DYN_SIZE_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_DRAM_DYN_SIZE_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DRAM_DYN_SIZE_TH_CFG_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x15c,
	0,
	2,
	soc_IQM_DRAM_DYN_SIZE_TH_CFG_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DRAM_DYN_SIZE_TH_CFG_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x15d,
	0,
	2,
	soc_IQM_DRAM_DYN_SIZE_TH_CFG_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DRAM_DYN_SIZE_TH_CFG_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x15e,
	0,
	2,
	soc_IQM_DRAM_DYN_SIZE_TH_CFG_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DRAM_DYN_SIZE_TH_CFG_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x15f,
	0,
	2,
	soc_IQM_DRAM_DYN_SIZE_TH_CFG_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_DYN_REJECT_PACKET_COUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_DYN_REJECT_PACKET_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_ECCINTERRUPTREGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x401,
	0,
	26,
	soc_IQM_ECCINTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_ECCINTERRUPTREGISTERMASKr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x411,
	0,
	26,
	soc_IQM_ECCINTERRUPTREGISTERMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_1B_ERR_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_2B_ERR_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_ECC_CONFIGURATION_REGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x460,
	0,
	1,
	soc_IPS_ECC_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x9c,
	0,
	16,
	soc_IQM_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x9e,
	0,
	16,
	soc_IQM_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_INTERRUPT_REGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IDR_ECC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_INTERRUPT_REGISTER_MASKr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECN_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x16f,
	0,
	1,
	soc_IQM_ECN_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ECN_DSCRD_MSK_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_ECN_DSCRD_MSK_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ENQUEUE_BYTE_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_ENQUEUE_BYTE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ENQUEUE_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_RO,
	2,
	soc_IPT_ENQ_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ERROR_INITIATION_DATAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FORCE_CMNr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x163,
	0,
	1,
	soc_IQM_FORCE_CMNr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_BDB_RANGE_VALUESr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x132,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_FREE_BDB_RANGE_VALUESr_fields,
	SOC_RESET_VAL_DEC(0x00003210, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_BDB_THRESHOLD_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x12f,
	0,
	1,
	soc_IQM_FREE_BDB_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_BDB_THRESHOLD_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x130,
	0,
	1,
	soc_IQM_FREE_BDB_THRESHOLD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_BDB_THRESHOLD_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x131,
	0,
	1,
	soc_IQM_FREE_BDB_THRESHOLD_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_FULL_MULTICAST_DBUFFS_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_FREE_FULL_MULTICAST_DBUFFS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_FULL_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_FREE_FULL_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_FULL_MULTICAST_DBUFF_RANGE_VALUESr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x12e,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_FREE_FULL_MULTICAST_DBUFF_RANGE_VALUESr_fields,
	SOC_RESET_VAL_DEC(0x00003210, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x12b,
	0,
	1,
	soc_IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x12c,
	0,
	1,
	soc_IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x12d,
	0,
	1,
	soc_IQM_FREE_FULL_MULTICAST_DBUFF_THRESHOLD_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_MINI_MULTICAST_DBUFFS_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_FREE_MINI_MULTICAST_DBUFFS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_MINI_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_FREE_MINI_MULTICAST_DBUFFS_MINIMUM_OCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_OCB_COUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_FREE_OCB_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_RO,
	4,
	soc_IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_RO,
	4,
	soc_IQM_FREE_RESOURCE_REJECTED_PACKET_COUNTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_UNICAST_DBUFFS_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_FREE_UNICAST_DBUFFS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_UNICAST_DBUFFS_MINIMUM_OCCUPANCYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_FREE_UNICAST_DBUFFS_MINIMUM_OCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_UNICAST_DBUFF_RANGE_VALUESr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x12a,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_FREE_UNICAST_DBUFF_RANGE_VALUESr_fields,
	SOC_RESET_VAL_DEC(0x00003210, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_UNICAST_DBUFF_THRESHOLD_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x127,
	0,
	1,
	soc_IQM_FREE_UNICAST_DBUFF_THRESHOLD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_UNICAST_DBUFF_THRESHOLD_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x128,
	0,
	1,
	soc_IQM_FREE_UNICAST_DBUFF_THRESHOLD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FREE_UNICAST_DBUFF_THRESHOLD_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x129,
	0,
	1,
	soc_IQM_FREE_UNICAST_DBUFF_THRESHOLD_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FR_OCB_PRM_SEL_THr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x16e,
	0,
	2,
	soc_IQM_FR_OCB_PRM_SEL_THr_fields,
	SOC_RESET_VAL_DEC(0x20002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_FR_RSRC_DYN_TH_SETTINGSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x255,
	0,
	1,
	soc_IQM_FR_RSRC_DYN_TH_SETTINGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x110,
	0,
	2,
	soc_IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x112,
	0,
	2,
	soc_IQM_GENERAL_CLEAR_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_HIGH_PRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x105,
	0,
	2,
	soc_IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_HIGH_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_LOW_PRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x106,
	0,
	2,
	soc_IQM_GENERAL_FLOW_CONTROL_CONFIGURATION_BDB_LOW_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x117,
	0,
	3,
	soc_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x118,
	0,
	3,
	soc_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x119,
	0,
	3,
	soc_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11a,
	0,
	3,
	soc_IQM_GENERAL_REJECT_CLEAR_CONFIGURATION_D_BUFFS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x107,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x108,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x109,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10a,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_BD_BS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10b,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_0r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10c,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_1r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10d,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_2r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10e,
	0,
	2,
	soc_IQM_GENERAL_REJECT_CONFIGURATION_B_DS_3r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x113,
	0,
	3,
	soc_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x114,
	0,
	3,
	soc_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x115,
	0,
	3,
	soc_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x116,
	0,
	3,
	soc_IQM_GENERAL_REJECT_SET_CONFIGURATION_D_BUFFS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10f,
	0,
	2,
	soc_IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_HIGH_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x111,
	0,
	2,
	soc_IQM_GENERAL_SET_FLOW_CONTROL_CONFIGURATION_D_BS_LOW_PRIORITYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_GLOBALTIMECOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x502,
	0,
	2,
	soc_IQM_GLOBALTIMECOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_GLOBALTIMECOUNTERTRIGGERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x503,
	0,
	1,
	soc_IQM_GLOBALTIMECOUNTERTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_FLOW_CONTROL_STATEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_RO,
	3,
	soc_IQM_GLOBAL_FLOW_CONTROL_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_REJECT_STATEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_RO,
	8,
	soc_IQM_GLOBAL_REJECT_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_RESOURCE_COUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_GLOBAL_RESOURCE_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_RESOURCE_COUNTERS_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_GLOBAL_RESOURCE_COUNTERS_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_RESOURCE_COUNTERS_BDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_GLOBAL_RESOURCE_COUNTERS_BDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_RESOURCE_COUNTERS_BD_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_GLOBAL_RESOURCE_COUNTERS_BD_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_RESOURCE_MINIMUM_OCCUPANCYr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_GLOBAL_RESOURCE_MINIMUM_OCCUPANCYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GLOBAL_TIME_COUNTER_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x153,
	0,
	4,
	soc_IQM_GLOBAL_TIME_COUNTER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000002b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GTIMER_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_GTIMER_TRIGGERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_IDR_ERROR_REJECT_PACKET_COUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_RO,
	4,
	soc_IQM_IDR_ERROR_REJECT_PACKET_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INDIRECTCOMMANDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x440,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INDIRECTCOMMANDADDRESSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x441,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x442,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INDIRECTCOMMANDRDDATA_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x430,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INDIRECTCOMMANDRDDATA_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x432,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INDIRECTCOMMANDRDDATA_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x434,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IQM_INDIRECTCOMMANDRDDATA_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INDIRECT_COMMANDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IQM_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IQM_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INDIRECT_WR_MASKr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INTERRUPTMASKREGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x410,
	0,
	22,
	soc_IQM_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fffb1b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IQM_INTERRUPTREGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x400,
	0,
	19,
	soc_IQM_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07dfb91b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INTERRUPT_MASK_REGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x10,
	0,
	31,
	soc_IQM_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IQM_INTERRUPT_REGISTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	31,
	soc_IQM_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INTERRUPT_REGISTER_BCM88650_B0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	31,
	soc_IQM_INTERRUPT_REGISTER_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_INTERRUPT_REGISTER_TESTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IQM_IQM_ENABLERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x101,
	0,
	24,
	soc_IQM_IQM_ENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x0e184114, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IQM_IQM_ENABLERS_BCM88650_B0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x101,
	0,
	26,
	soc_IQM_IQM_ENABLERS_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x4e184114, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_IQM_ENABLERS_BCM88660_A0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x101,
	0,
	27,
	soc_IQM_IQM_ENABLERS_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x4e184114, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_IQM_INITr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x100,
	0,
	4,
	soc_IQM_IQM_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_IRR_ERROR_REJECTED_PACKET_COUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_RO,
	4,
	soc_IQM_IRR_ERROR_REJECTED_PACKET_COUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ISP_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_ISP_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_LST_PDM_READ_ADDRr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_LST_PDM_READ_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_LST_PDM_READ_DATAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_LST_PDM_READ_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x87ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_MAXIMUM_OCCUPANCY_QUEUE_SIZE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_OCCUPIED_UNICAST_DBUFFS_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_RO,
	1,
	soc_IQM_OCCUPIED_UNICAST_DBUFFS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_ONE_WAY_BYPASS_MODEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x24c,
	0,
	1,
	soc_IQM_ONE_WAY_BYPASS_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PACKET_QUEUES_CATEGORIES_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x102,
	0,
	1,
	soc_IQM_PACKET_QUEUES_CATEGORIES_0r_fields,
	SOC_RESET_VAL_DEC(0x00005fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PACKET_QUEUES_CATEGORIES_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x103,
	0,
	1,
	soc_IQM_PACKET_QUEUES_CATEGORIES_1r_fields,
	SOC_RESET_VAL_DEC(0x0000bfff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PACKET_QUEUES_CATEGORIES_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x104,
	0,
	1,
	soc_IQM_PACKET_QUEUES_CATEGORIES_2r_fields,
	SOC_RESET_VAL_DEC(0x00011fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PARITY_ERR_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PAR_ERR_MEM_MASKr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xa0,
	0,
	27,
	soc_IQM_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PDM_READ_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_RO,
	4,
	soc_IQM_PDM_READ_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x150,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x151,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_PROGRAMMABLE_COUNTER_QUEUE_SELECT_1r_fields,
	SOC_RESET_VAL_DEC(0x00017fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QDC_TAG_CTRL_DBGr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	6,
	soc_IQM_QDC_TAG_CTRL_DBGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fffff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QDC_TAG_CTRL_DBG_SELr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_QDC_TAG_CTRL_DBG_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QUEUE_DELETED_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_QUEUE_DELETED_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QUEUE_DEQUEUE_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_QUEUE_DEQUEUE_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QUEUE_ENQUEUE_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_QUEUE_ENQUEUE_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QUEUE_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_QUEUE_MAXIMUM_OCCUPANCY_QUEUE_SIZE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x87ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_QUEUE_TOTAL_DISCARDED_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_QUEUE_TOTAL_DISCARDED_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RATE_CLASS_RD_WEIGHTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IQM_RATE_CLASS_RD_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0085r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0090r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0091r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0092r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0093r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0124r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x124,
	0,
	6,
	soc_IQM_REG_0124r_fields,
	SOC_RESET_VAL_DEC(0x8124c620, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0236r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0236r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0237r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0239r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0241r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x241,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0243r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0245r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_0258r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x258,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00A4_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xa6,
	0,
	16,
	soc_IQM_REG_00A4_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00A4_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xa8,
	0,
	16,
	soc_IQM_REG_00A4_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00AAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xaa,
	0,
	27,
	soc_IQM_REG_00AAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00B0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00B1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00B2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00B3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00B8r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xb8,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00B9r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xb9,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00BAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xba,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00BBr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xbb,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00BCr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xbc,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00BDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xbd,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00BEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xbe,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00BFr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xbf,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc0,
	0,
	2,
	soc_IQM_REG_00C0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000190, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc1,
	0,
	1,
	soc_IPS_REG_00C0r_fields,
	SOC_RESET_VAL_DEC(0x00017fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc2,
	0,
	1,
	soc_IPS_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00017ffe, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc3,
	0,
	1,
	soc_IDR_REG_00C4r_fields,
	SOC_RESET_VAL_DEC(0x00023000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C4r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc4,
	0,
	1,
	soc_IDR_REG_00C5r_fields,
	SOC_RESET_VAL_DEC(0x0017ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C5r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc5,
	0,
	1,
	soc_IDR_REG_00C6r_fields,
	SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C6r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc6,
	0,
	1,
	soc_IDR_REG_00C7r_fields,
	SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C7r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc7,
	0,
	1,
	soc_IDR_REG_00C8r_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C8r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc8,
	0,
	1,
	soc_IDR_REG_00C9r_fields,
	SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00C9r */
	soc_block_list[49],
	soc_genreg,
	1,
	0xc9,
	0,
	1,
	soc_IDR_REG_00CAr_fields,
	SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00CAr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xca,
	0,
	1,
	soc_IDR_REG_00CBr_fields,
	SOC_RESET_VAL_DEC(0x00022fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00CBr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xcb,
	0,
	1,
	soc_FDR_REG_0163r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00CDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xcd,
	0,
	3,
	soc_CFC_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_00CEr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xce,
	0,
	1,
	soc_IDR_REG_00CDr_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_023Br */
	soc_block_list[49],
	soc_genreg,
	1,
	0x23b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_023Dr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x23d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_023Fr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x23f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	4,
	soc_IQM_REG_0237r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REG_AFr */
	soc_block_list[49],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REJECT_ADMISSION_Ar */
	soc_block_list[49],
	soc_genreg,
	1,
	0x125,
	0,
	4,
	soc_IQM_REJECT_ADMISSION_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REJECT_ADMISSION_Br */
	soc_block_list[49],
	soc_genreg,
	1,
	0x126,
	0,
	4,
	soc_IQM_REJECT_ADMISSION_Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f3f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_IQM_REJECT_STATUS_BMPr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	38,
	soc_IQM_REJECT_STATUS_BMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IQM_REJECT_STATUS_BMP_BCM88650_B0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	39,
	soc_IQM_REJECT_STATUS_BMP_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_REJECT_STATUS_BMP_BCM88660_A0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	42,
	soc_IQM_REJECT_STATUS_BMP_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_CNM_PCKT_CNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_RO,
	3,
	soc_IQM_RJCT_CNM_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_MC_OCB_TH_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x251,
	0,
	2,
	soc_IQM_RJCT_MC_OCB_TH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_MC_OCB_TH_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x252,
	0,
	2,
	soc_IQM_RJCT_MC_OCB_TH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_MC_OCB_TH_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x253,
	0,
	2,
	soc_IQM_RJCT_MC_OCB_TH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_MC_OCB_TH_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x254,
	0,
	2,
	soc_IQM_RJCT_MC_OCB_TH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_UC_OCB_TH_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x24d,
	0,
	2,
	soc_IQM_RJCT_UC_OCB_TH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_UC_OCB_TH_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x24e,
	0,
	2,
	soc_IQM_RJCT_UC_OCB_TH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_UC_OCB_TH_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x24f,
	0,
	2,
	soc_IQM_RJCT_UC_OCB_TH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_RJCT_UC_OCB_TH_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x250,
	0,
	2,
	soc_IQM_RJCT_UC_OCB_TH_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_SBUS_BROADCAST_IDr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_SBUS_LAST_IN_CHAINr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICST_DROP_COUNTER_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_STATISTICST_DROP_COUNTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICST_DROP_COUNTER_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x257,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_STATISTICST_DROP_COUNTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11d,
	0,
	11,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0xcff00000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfff17ff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11e,
	0,
	2,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x000000fb, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11f,
	0,
	1,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_4r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x120,
	0,
	6,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_5r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x121,
	0,
	1,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_6r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x122,
	0,
	1,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_6r_fields,
	SOC_RESET_VAL_DEC(0x00017fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_7r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x247,
	0,
	3,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_7r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_8r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_8r_fields,
	SOC_RESET_VAL_DEC(0xfffe0000, 0x00000003)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_9r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_9r_fields,
	SOC_RESET_VAL_DEC(0xfffe0000, 0x00000003)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_2_BCM88660_A0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11e,
	0,
	3,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_2_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000fb, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_4_BCM88660_A0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x120,
	0,
	7,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_4_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_REPORT_CONFIGURATIONS_7_BCM88660_A0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x247,
	0,
	4,
	soc_IQM_STATISTICS_REPORT_CONFIGURATIONS_7_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STATISTICS_TAG_CONFIGURATIONr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11c,
	0,
	4,
	soc_IQM_STATISTICS_TAG_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ff0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_STE_ENABLERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x11b,
	0,
	7,
	soc_IQM_STE_ENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_TOTAL_DISCARDED_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_TOTAL_DISCARDED_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_TOT_DSCRD_BYTE_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_TOT_DSCRD_BYTE_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_VSQ_DEQUEUE_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_VSQ_DEQUEUE_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_VSQ_ENQUEUE_PACKET_COUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_VSQ_ENQUEUE_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_VSQ_MAXIMUM_OCCUPANCY_0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_VSQ_MAXIMUM_OCCUPANCY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_VSQ_MAXIMUM_OCCUPANCY_1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_RO,
	2,
	soc_IQM_VSQ_MAXIMUM_OCCUPANCY_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IQM_VSQ_PROGRAMMABLE_COUNTER_SELECTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x152,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_IQM_VSQ_PROGRAMMABLE_COUNTER_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x000ff000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007ff0ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR64r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x224,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR127r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x225,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR255r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x226,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR511r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x227,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR1023r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x228,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR1518r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR2047r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x229,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR4095r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x22a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR8191r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x22b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IR9216r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IR16383r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x22c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR1023_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR1023_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR1023_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IR1023_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR1023_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR1023_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR1023_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR1023_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR1023_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	36,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR127_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR127_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR127_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR127_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR127_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR127_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR127_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR127_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	33,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR1518_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR1518_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR1518_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR1518_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR1518_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR1518_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR1518_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	37,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR16383_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR16383_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IR16383_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR16383_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR16383_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR16383_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR16383_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR16383_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	41,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR2047_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR2047_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR2047_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR2047_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR2047_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR2047_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR2047_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR2047_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	38,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR255_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR255_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR255_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR255_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR255_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR255_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR255_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR255_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	34,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR4095_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR4095_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR4095_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	79,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR4095_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR4095_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR4095_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR4095_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR4095_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	39,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR511_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR511_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR511_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR511_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR511_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR511_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR511_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR511_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	35,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR64_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR64_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IR64_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR64_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR64_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR64_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR64_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR64_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	32,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IR9216_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IR9216_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IR9216_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IR9216_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IR9216_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IR9216_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IR9216_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	40,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRAGEr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e8,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	24,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRBCAr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x231,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRBCA_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	126,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRBCA_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRBCA_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRBCA_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRBCA_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x3d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRBCA_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x4f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRBCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRBCA_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRBCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	47,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRBYTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x238,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRBYT_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	137,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRBYT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	132,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRBYT_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRBYT_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRBYT_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	113,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRBYT_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x5a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	132,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRBYT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRBYT_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRBYT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRDISCr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1d8,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	8,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRERBYTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x23b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRERBYT_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	140,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRERBYT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	135,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRERBYT_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRERBYT_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRERBYT_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRERBYT_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	135,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRERBYT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRERBYT_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRERBYT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IREREADYCLKSCNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x25a0,
	0,
	2,
	soc_IREREADYCLKSCNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRERPKTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x23c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRERPKT_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	141,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRERPKT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	136,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRERPKT_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRERPKT_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRERPKT_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRERPKT_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x5e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	136,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRERPKT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRERPKT_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRERPKT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_CPUPACKETCOUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x251a,
	0,
	1,
	soc_IRE_CPUPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_CPU_CHANNELr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_CPU_CHANNELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_CPU_CREDITS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x167,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_CPU_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_CPU_PACKET_COUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRE_CPU_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_DYNAMICCONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2502,
	0,
	3,
	soc_IRE_DYNAMICCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_1B_ERR_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_2B_ERR_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_ERR_1B_INITIATEr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xa5,
	0,
	3,
	soc_IRE_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x9c,
	0,
	3,
	soc_IRE_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_ERR_2B_INITIATEr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xa6,
	0,
	3,
	soc_IRE_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x9e,
	0,
	3,
	soc_IRE_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_INTERRUPT_REGISTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IDR_ECC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_INTERRUPT_REGISTER_MASKr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ECC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_ERROR_INITIATION_DATAr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_FDT_CREDITS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x178,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_FDT_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_GTIMERCONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2500,
	0,
	3,
	soc_ECI_GTIMERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_GTIMERTRIGGERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2501,
	0,
	1,
	soc_ECI_GTIMERTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_GTIMER_CONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_GTIMER_TRIGGERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_IHP_FIFO_STATUSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x137,
	SOC_REG_FLAG_RO,
	3,
	soc_IRE_IHP_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_IHP_FIFO_THRESHOLDSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x136,
	0,
	2,
	soc_IRE_IHP_FIFO_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x00003a3a, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_IHP_SHAPERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x13c,
	0,
	3,
	soc_IRE_IHP_SHAPERr_fields,
	SOC_RESET_VAL_DEC(0x3fff3f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_IHP_SYNC_CLKS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x179,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_IHP_SYNC_CLKS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2440,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDADDRESSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2441,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2442,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDRDDATA_0r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2430,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDRDDATA_1r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2432,
	SOC_REG_FLAG_RO,
	1,
	soc_IRE_INDIRECTCOMMANDRDDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDWRDATA_0r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2420,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INDIRECTCOMMANDWRDATA_1r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2422,
	0,
	1,
	soc_IRE_INDIRECTCOMMANDWRDATA_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INDIRECT_COMMANDr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CRPS_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IDR_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INDIRECT_WR_MASKr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IRE_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INTERRUPTMASKREGISTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2410,
	0,
	19,
	soc_IRE_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRE_INTERRUPTREGISTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x2400,
	0,
	19,
	soc_IRE_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INTERRUPT_MASK_REGISTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x10,
	0,
	23,
	soc_IRE_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INTERRUPT_REGISTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	23,
	soc_IRE_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INTERRUPT_REGISTER_TESTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_INVALID_INTERFACEr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x101,
	SOC_REG_FLAG_RO,
	4,
	soc_IRE_INVALID_INTERFACEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff1f03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_NETWORK_INTERFACE_SHAPERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x12c,
	0,
	3,
	soc_IRE_NETWORK_INTERFACE_SHAPERr_fields,
	SOC_RESET_VAL_DEC(0x0f000ff0, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_NIF_CREDITS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x176,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_NIF_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_NIF_PACKET_COUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x174,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRE_NIF_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_OAMP_CREDITS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x169,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_OAMP_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_OAMP_FAP_PORT_CONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x121,
	0,
	2,
	soc_IRE_OAMP_FAP_PORT_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00003f3f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_OAMP_PACKET_COUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x165,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRE_OAMP_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_OLP_CREDITS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x168,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_OLP_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_OLP_FAP_PORT_CONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x120,
	0,
	2,
	soc_IRE_OLP_FAP_PORT_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00003e3e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_OLP_PACKET_COUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x163,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRE_OLP_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_PACKET_EDIT_FIFO_STATUSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x13b,
	SOC_REG_FLAG_RO,
	4,
	soc_IRE_PACKET_EDIT_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f01ff03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_PACKET_EDIT_FIFO_THRESHOLDSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x13a,
	0,
	2,
	soc_IRE_PACKET_EDIT_FIFO_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x01f401f4, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_PARITY_ERR_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_PAR_ERR_INITIATEr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xaa,
	0,
	10,
	soc_IRE_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_PAR_ERR_MEM_MASKr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xa0,
	0,
	10,
	soc_IRE_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_RCY_CREDITS_CNTr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x172,
	SOC_REG_FLAG_RO,
	2,
	soc_IRE_RCY_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_RCY_PACKET_COUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x170,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRE_RCY_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_RECYCLING_SHAPERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x12b,
	0,
	3,
	soc_IRE_RECYCLING_SHAPERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REGISTER_INTERFACE_PACKET_CONTROLr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x150,
	0,
	5,
	soc_IRE_REGISTER_INTERFACE_PACKET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REGI_PACKET_COUNTERr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x159,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRE_REGI_PACKET_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REGI_PKT_DATAr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x151,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_REGI_PKT_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0085r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0090r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0091r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0092r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0093r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0118r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x118,
	0,
	5,
	soc_IRE_REG_0118r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_0200r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x200,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00AFr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00B8r */
	soc_block_list[54],
	soc_genreg,
	1,
	0xb8,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00B9r */
	soc_block_list[54],
	soc_genreg,
	1,
	0xb9,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00BAr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xba,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00BBr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xbb,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00C1r */
	soc_block_list[54],
	soc_genreg,
	1,
	0xc1,
	0,
	1,
	soc_IRE_REG_00C1r_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000040, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_00CFr */
	soc_block_list[54],
	soc_genreg,
	1,
	0xcf,
	0,
	5,
	soc_IRE_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001c064, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_012Dr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x12d,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IRE_REG_012Dr_fields,
	SOC_RESET_VAL_DEC(0xcffffff8, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_REG_FAP_PORT_CONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x122,
	0,
	2,
	soc_IRE_REG_FAP_PORT_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00003d3d, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_SBUS_BROADCAST_IDr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_SBUS_LAST_IN_CHAINr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_SET_FTMH_VERSIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x108,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_SET_FTMH_VERSIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRE_STATIC_CONFIGURATIONr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x100,
	0,
	7,
	soc_IRE_STATIC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00007f80, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_STATIC_CONFIGURATION_BCM88660_A0r */
	soc_block_list[54],
	soc_genreg,
	1,
	0x100,
	0,
	8,
	soc_IRE_STATIC_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00007f80, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_TAG_SWAP_ENABLEr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x123,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_TAG_SWAP_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_TDM_CONTEXT_MAPr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x130,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_TDM_CONTEXT_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_TDM_MODE_MAPr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRE_TDM_MODE_MAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_TDM_SIZEr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x110,
	0,
	2,
	soc_IRE_TDM_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x0000ff7f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_WATERMARK_REGr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x17a,
	SOC_REG_FLAG_RO,
	3,
	soc_IRE_WATERMARK_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ff7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_WORD_FIFO_STATUSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x139,
	SOC_REG_FLAG_RO,
	3,
	soc_IRE_WORD_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fff03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRE_WORD_FIFO_THRESHOLDSr */
	soc_block_list[54],
	soc_genreg,
	1,
	0x138,
	0,
	2,
	soc_IRE_WORD_FIFO_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x06d606d6, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRFCSr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x22f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRFCS_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	123,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRFCS_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRFCS_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRFCS_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRFCS_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRFCS_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRFCS_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRFCS_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	44,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRFLRr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x237,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRFLR_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x56,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	133,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRFLR_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x56,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRFLR_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRFLR_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRFLR_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRFLR_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x56,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRFLR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRFLR_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRFLR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x56,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRFRGr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x23a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRFRG_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	139,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRFRG_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	134,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRFRG_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRFRG_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRFRG_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRFRG_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x5c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	134,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRFRG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRFRG_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	126,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRFRG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRJBRr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x235,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRJBR_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x53,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	130,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRJBR_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x53,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRJBR_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRJBR_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRJBR_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	107,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRJBR_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x53,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRJBR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRJBR_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRJBR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x53,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	51,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRJUNKr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x23d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRJUNK_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	142,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRJUNK_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	137,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRJUNK_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRJUNK_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRJUNK_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x4c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	118,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRJUNK_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x5f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	137,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRJUNK_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRJUNK_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRJUNK_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRMAXr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x22d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRMAX_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRMAX_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRMAX_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRMAX_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRMAX_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRMAX_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRMAX_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRMAX_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRMAX_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	42,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRMCAr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x230,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRMCA_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRMCA_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRMCA_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRMCA_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRMCA_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x3c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRMCA_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x4e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	120,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRMCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRMCA_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRMCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	46,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRMEBr */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRMEB_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x59,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	136,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRMEB_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x59,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	131,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRMEB_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRMEB_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	112,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRMEB_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x59,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	131,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRMEB_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRMEB_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x47,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	123,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRMEB_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x59,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	57,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRMEGr */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRMEG_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x58,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	135,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRMEG_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x58,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	130,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRMEG_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRMEG_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRMEG_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x58,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	130,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRMEG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRMEG_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x46,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRMEG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x58,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	56,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IROVRr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x236,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IROVR_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x54,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	131,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IROVR_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x54,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	126,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IROVR_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IROVR_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IROVR_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x42,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	108,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IROVR_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x54,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	126,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IROVR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IROVR_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x43,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IROVR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x54,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	52,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRPKTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x22e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRPKT_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRPKT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRPKT_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRPKT_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRPKT_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRPKT_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRPKT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRPKT_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	109,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRPKT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	43,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRPOKr */
	soc_block_list[2],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRPOK_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x57,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	134,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRPOK_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x57,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRPOK_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x44,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	110,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRPOK_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x57,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRPOK_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x45,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	121,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRPOK_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x57,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRRDPTOENQDPMAPr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x50f,
	0,
	4,
	soc_IRRDPTOENQDPMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRRERRORREJECTEDPACKETCOUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x566,
	0,
	4,
	soc_IRRERRORREJECTEDPACKETCOUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ARBITER_CONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x110,
	0,
	3,
	soc_IRR_ARBITER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00110080, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_COMPATIBILITY_REGISTERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x220,
	0,
	3,
	soc_IRR_COMPATIBILITY_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_DYNAMICCONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2b04,
	0,
	7,
	soc_IRR_DYNAMICCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff011f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_DYNAMIC_CONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x101,
	0,
	4,
	soc_IRR_DYNAMIC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00050000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff0007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_1B_ERR_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x94,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_2B_ERR_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_EGQ_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_ECC_ERR_1B_INITIATEr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa5,
	0,
	16,
	soc_IRR_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_ERR_1B_INITIATE_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa5,
	0,
	14,
	soc_IRR_ECC_ERR_1B_INITIATE_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff7e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_ECC_ERR_1B_MONITOR_MEM_MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x9c,
	0,
	16,
	soc_IRR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x9c,
	0,
	14,
	soc_IRR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff7e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_ECC_ERR_2B_INITIATEr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa6,
	0,
	16,
	soc_IRR_ECC_ERR_1B_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_ERR_2B_INITIATE_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa6,
	0,
	14,
	soc_IRR_ECC_ERR_1B_INITIATE_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff7e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_ECC_ERR_2B_MONITOR_MEM_MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x9e,
	0,
	16,
	soc_IRR_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x9e,
	0,
	14,
	soc_IRR_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff7e, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_INTERRUPT_REGISTERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x7,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_IDR_ECC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_INTERRUPT_REGISTER_MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x17,
	SOC_REG_FLAG_INTERRUPT,
	3,
	soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ECC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x1f,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ENABLE_DYNAMIC_MEMORY_ACCESSr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ERROR_INITIATION_DATAr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa3,
	0,
	1,
	soc_CFC_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ERR_IS_MAX_REPLICATION_MCIDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x118,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_ERR_IS_MAX_REPLICATION_MCIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ERR_IS_REPLICATION_EMPTY_MCIDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x119,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_ERR_IS_REPLICATION_EMPTY_MCIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ERR_MAX_REPLICATION_MCIDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x115,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_ERR_MAX_REPLICATION_MCIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_ERR_REPLICATION_EMPTY_MCIDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x116,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_ERR_REPLICATION_EMPTY_MCIDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_FABRIC_MC_BASE_QUEUEr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x121,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_FABRIC_MC_BASE_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_FLOW_BASE_QUEUEr */
	soc_block_list[51],
	soc_genreg,
	4,
	0x122,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_FLOW_BASE_QUEUEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_FLOW_CONTROL_THRESHOLDSr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x108,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_IRR_FLOW_CONTROL_THRESHOLDSr_fields,
	SOC_RESET_VAL_DEC(0x20283228, 0x00000003)
	SOC_RESET_MASK_DEC(0xf3ff7f7f, 0x0000003f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_GTIMERCONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2b00,
	0,
	3,
	soc_ECI_GTIMERCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_GTIMERTRIGGERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2b01,
	0,
	1,
	soc_ECI_GTIMERTRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_GTIMER_CONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x88,
	0,
	3,
	soc_CFC_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_GTIMER_TRIGGERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_IDR_READY_CLKS_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x160,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_IDR_READY_CLKS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INDIRECTCOMMANDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a40,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INDIRECTCOMMANDADDRESSr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a41,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INDIRECTCOMMANDDATAINCREMENTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a42,
	0,
	1,
	soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INDIRECTCOMMANDRDDATAr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a30,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_INDIRECTCOMMANDRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INDIRECTCOMMANDWRDATAr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a20,
	0,
	1,
	soc_IRR_INDIRECTCOMMANDWRDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INDIRECT_COMMANDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x80,
	0,
	5,
	soc_CFC_INDIRECT_COMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INDIRECT_COMMAND_ADDRESSr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INDIRECT_COMMAND_DATA_INCREMENTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INDIRECT_COMMAND_RD_DATAr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x60,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_CRPS_INDIRECT_COMMAND_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INDIRECT_COMMAND_WR_DATAr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x20,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IDR_INDIRECT_COMMAND_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INDIRECT_WR_MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x40,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_IRE_INDIRECT_WR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INTERRUPTREGISTERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a00,
	0,
	11,
	soc_IRR_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_INTERRUPTREGISTERMASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a10,
	0,
	11,
	soc_IRR_INTERRUPTREGISTERMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INTERRUPT_MASK_REGISTERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x10,
	0,
	11,
	soc_IRR_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INTERRUPT_REGISTERr */
	soc_block_list[51],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	11,
	soc_IRR_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_INTERRUPT_REGISTER_TESTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_IQM_CREDITS_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x161,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_IQM_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_IQM_DATA_READY_CLKS_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x162,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_IQM_DATA_READY_CLKS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_IRR_CREDITS_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x163,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_IRR_CREDITS_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_MAX_REPLICATIONSr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x111,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_MAX_REPLICATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_MCR_FIFO_CONFIGr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x114,
	0,
	2,
	soc_IRR_MCR_FIFO_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x02000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_MEMORYINTERRUPTREGISTER0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a01,
	0,
	9,
	soc_IRR_MEMORYINTERRUPTREGISTER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_MEMORYINTERRUPTREGISTER1r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a02,
	0,
	10,
	soc_IRR_MEMORYINTERRUPTREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_MEMORYINTERRUPTREGISTER2r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a03,
	0,
	10,
	soc_IRR_MEMORYINTERRUPTREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_MEMORYINTERRUPTREGISTER0MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a11,
	0,
	9,
	soc_IRR_MEMORYINTERRUPTREGISTER0MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_MEMORYINTERRUPTREGISTER1MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a12,
	0,
	10,
	soc_IRR_MEMORYINTERRUPTREGISTER1MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_MEMORYINTERRUPTREGISTER2MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2a13,
	0,
	10,
	soc_IRR_MEMORYINTERRUPTREGISTER1MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_MULTICAST_FIFO_THRESHOLDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_ABOVE_64_BITS,
	8,
	soc_IRR_MULTICAST_FIFO_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_OUTLIF_SELECTIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x120,
	0,
	9,
	soc_IRR_OUTLIF_SELECTIONr_fields,
	SOC_RESET_VAL_DEC(0x000e2713, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_PARITY_ERR_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x98,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	4,
	soc_CFC_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_PAR_ERR_INITIATEr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xaa,
	0,
	16,
	soc_IRR_PAR_ERR_INITIATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_PAR_ERR_INITIATE_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xaa,
	0,
	15,
	soc_IRR_PAR_ERR_INITIATE_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000efff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_PAR_ERR_MEM_MASKr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa0,
	0,
	16,
	soc_IRR_PAR_ERR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_PAR_ERR_MEM_MASK_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xa0,
	0,
	15,
	soc_IRR_PAR_ERR_MEM_MASK_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000efff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_PORT_IS_OUTBOUND_MIRRORr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x10a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_PORT_IS_OUTBOUND_MIRRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0085r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0090r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0090r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0091r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0092r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0093r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0093r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0168r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x168,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0200r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x200,
	0,
	8,
	soc_IRR_REG_0200r_fields,
	SOC_RESET_VAL_DEC(0x01300008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff00ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0201r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x201,
	0,
	2,
	soc_IRR_REG_0201r_fields,
	SOC_RESET_VAL_DEC(0x01000100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0202r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRR_REG_0202r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0208r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_REG_0208r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0209r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRR_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0210r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_IRR_REG_0210r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0216r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_REG_0216r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0217r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_REG_0217r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0218r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_RO,
	6,
	soc_IRR_REG_0218r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_0219r */
	soc_block_list[51],
	soc_genreg,
	3,
	0x219,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_FDR_REG_0257r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_00AFr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xaf,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_CRPS_REG_00AFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_00B0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_00B1r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_00B2r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_00B3r */
	soc_block_list[51],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_00CFr */
	soc_block_list[51],
	soc_genreg,
	1,
	0xcf,
	0,
	4,
	soc_IRR_REG_00CFr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0071c000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_020Fr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_REG_020Fr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_REG_021Ar */
	soc_block_list[51],
	soc_genreg,
	3,
	0x21a,
	SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
	2,
	soc_IRR_REG_021Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_RESEQUENCER_FIFO_INDEXr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_RESEQUENCER_FIFO_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x6543210f, 0xfffba987)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_SBUS_BROADCAST_IDr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_SBUS_LAST_IN_CHAINr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_SNOOP_SIZEr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x104,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_IRR_SNOOP_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_IRR_STATICCONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x2b02,
	0,
	6,
	soc_IRR_STATICCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_STATIC_CONFIGURATIONr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	8,
	soc_IRR_STATIC_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_STATIC_CONFIGURATION_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	10,
	soc_IRR_STATIC_CONFIGURATION_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_UC_FIFO_FULL_DROP_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x164,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_UC_FIFO_FULL_DROP_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_UC_FIFO_MIRROR_DROP_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x166,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_UC_FIFO_MIRROR_DROP_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_UC_FIFO_SNOOP_DROP_CNTr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x165,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_UC_FIFO_SNOOP_DROP_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_UC_FIFO_TH_CONFIGr */
	soc_block_list[51],
	soc_genreg,
	1,
	0x117,
	0,
	2,
	soc_IRR_UC_FIFO_TH_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00001405, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_WATERMARK_REG_0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x11a,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_WATERMARK_REG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_WATERMARK_REG_1r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x169,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_WATERMARK_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_WATERMARK_REG_2r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x16a,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_WATERMARK_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_IRR_WATERMARK_REG_3r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x170,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_WATERMARK_REG_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_WATERMARK_REG_4r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x171,
	SOC_REG_FLAG_RO,
	1,
	soc_IRR_WATERMARK_REG_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_IRR_WATERMARK_REG_3_BCM88660_A0r */
	soc_block_list[51],
	soc_genreg,
	1,
	0x170,
	SOC_REG_FLAG_RO,
	2,
	soc_IRR_WATERMARK_REG_3_BCM88660_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IRSEL1_RMEP_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010900,
	0,
	2,
	soc_IRSEL1_RMEP_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IRSEL1_RMEP_PDA_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010900,
	0,
	1,
	soc_IRSEL1_RMEP_PDA_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IRSEL1_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010500,
	0,
	17,
	soc_IRSEL1_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IRSEL1_SER_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a010500,
	0,
	17,
	soc_IRSEL1_SER_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IRSEL1_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	16,
	soc_IRSEL1_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IRSEL2_IPMC_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010900,
	0,
	4,
	soc_IRSEL2_IPMC_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IRSEL2_IPMC_PDA_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010500,
	0,
	4,
	soc_IRSEL2_IPMC_PDA_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_IRSEL2_NEXT_HOP_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010800,
	SOC_REG_FLAG_64_BITS,
	8,
	soc_IRSEL2_NEXT_HOP_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_IRSEL2_NEXT_HOP_PDA_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010400,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_IRSEL2_NEXT_HOP_PDA_CONTROL_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IRSEL2_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x36010300,
	0,
	14,
	soc_IRSEL2_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IRSEL2_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x43070000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	16,
	soc_IRSEL2_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IRSEL_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe080000,
	0,
	2,
	soc_IRSEL_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRUCr */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRUCAr */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRUCA_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRUCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	45,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRUC_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRUC_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x4d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	119,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRUC_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	111,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRUNDr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x239,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRUND_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	138,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRUND_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x5b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	133,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IRUND_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRUND_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRUND_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x48,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRUND_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x5b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	133,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRUND_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRUND_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x49,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	125,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRUND_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x5b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRXCFr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x232,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRXCF_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x55,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	132,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRXCF_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x55,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRXCF_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRXCF_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRXCF_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x3e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRXCF_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x55,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRXCF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRXCF_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	114,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRXCF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x55,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	53,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRXPFr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x233,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRXPF_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x50,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	127,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRXPF_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x50,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRXPF_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRXPF_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x3f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRXPF_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x3f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	105,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRXPF_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x50,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	122,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRXPF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRXPF_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x3f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	115,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRXPF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x50,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	48,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRXPPr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	116,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRXPP_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x51,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	128,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRXPP_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x51,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRXPPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	123,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRXPP_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x51,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRXPPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	123,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRXPP_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x51,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRXPPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	49,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IRXUOr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x234,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IRXUO_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x52,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	129,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IRXUO_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x52,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRXUO_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IRXUO_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IRXUO_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x40,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	106,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IRXUO_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x52,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	124,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IRXUO_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IRXUO_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	117,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IRXUO_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x52,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	50,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISCREDITFLOWCONTROLTHRESHOLDr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x321,
	0,
	2,
	soc_ISCREDITFLOWCONTROLTHRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_DEBUG_1r */
	soc_block_list[89],
	soc_portreg,
	1,
	0xa,
	SOC_REG_FLAG_RO,
	1,
	soc_ESEC_DEBUG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_DEBUG_PKT_CAPTUREr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8000f,
	0,
	3,
	soc_ISEC_DEBUG_PKT_CAPTUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_ECC_ERRORr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8002b,
	0,
	23,
	soc_ISEC_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_ECC_ERROR_MASKr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8002c,
	0,
	23,
	soc_ISEC_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_ERR_PKT_CNTr */
	soc_block_list[89],
	soc_portreg,
	1,
	0xc,
	0,
	1,
	soc_ERR_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_FIPS_INDIRECT_ACCESSr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80010,
	0,
	3,
	soc_ESEC_FIPS_INDIRECT_ACCESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_FIPS_INDIRECT_ADDRr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80011,
	0,
	2,
	soc_ESEC_FIPS_INDIRECT_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_FIPS_INDIRECT_RD_DATAr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_ESEC_FIPS_INDIRECT_RD_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_FIPS_INDIRECT_WR_DATAr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80012,
	0,
	1,
	soc_ESEC_FIPS_INDIRECT_WR_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_GLOBAL_CTRLr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80001,
	0,
	7,
	soc_ISEC_GLOBAL_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_GLOBAL_PRE_SCALEr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80004,
	0,
	1,
	soc_ESEC_GLOBAL_PRE_SCALEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_GLOBAL_TICK_TIMEr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80003,
	0,
	2,
	soc_ESEC_GLOBAL_TICK_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_GLOBAL_TIMERr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80002,
	0,
	1,
	soc_ESEC_GLOBAL_TIMERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_MASTER_CTRLr */
	soc_block_list[89],
	soc_portreg,
	1,
	0,
	0,
	12,
	soc_ISEC_MASTER_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_PN_THDr */
	soc_block_list[89],
	soc_portreg,
	1,
	0x9,
	0,
	1,
	soc_ESEC_PN_THDr_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_RUNT_PKT_CNTr */
	soc_block_list[89],
	soc_portreg,
	1,
	0xd,
	0,
	1,
	soc_ERR_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_RUNT_THRESHOLDr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8000e,
	0,
	1,
	soc_ISEC_RUNT_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_SA_EXPIRY_INTr */
	soc_block_list[89],
	soc_portreg,
	1,
	0x5,
	0,
	32,
	soc_ESEC_SA_EXPIRY_INTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_SA_EXPIRY_INT_MASKr */
	soc_block_list[89],
	soc_portreg,
	1,
	0x6,
	0,
	32,
	soc_ESEC_SA_EXPIRY_INT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_SOFT_SA_EXPIRY_INTr */
	soc_block_list[89],
	soc_portreg,
	1,
	0x7,
	0,
	32,
	soc_ESEC_SOFT_SA_EXPIRY_INTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_SOFT_SA_EXPIRY_INT_MASKr */
	soc_block_list[89],
	soc_portreg,
	1,
	0x8,
	0,
	32,
	soc_ESEC_SOFT_SA_EXPIRY_INT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISEC_TOT_PKT_CNTr */
	soc_block_list[89],
	soc_portreg,
	1,
	0xb,
	0,
	1,
	soc_ERR_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMCAMENTRIESCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61da,
	SOC_REG_FLAG_RO,
	1,
	soc_ISEMCAMENTRIESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMDIAGNOSTICSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61cb,
	0,
	3,
	soc_ISEMDIAGNOSTICSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMDIAGNOSTICSINDEXr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61cc,
	0,
	1,
	soc_ISEMDIAGNOSTICSINDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMDIAGNOSTICSKEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61cd,
	0,
	1,
	soc_ISEMDIAGNOSTICSKEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMDIAGNOSTICSLOOKUPRESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61cf,
	SOC_REG_FLAG_RO,
	3,
	soc_ISEMDIAGNOSTICSLOOKUPRESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMDIAGNOSTICSREADRESULTr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d0,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	2,
	soc_ISEMDIAGNOSTICSREADRESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMEMCDEFRAGCONFIGURATIONREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d2,
	0,
	3,
	soc_ISEMEMCDEFRAGCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMENTRIESCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d9,
	SOC_REG_FLAG_RO,
	1,
	soc_ISEMENTRIESCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMERRORCAMTABLEFULLCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d7,
	0,
	2,
	soc_ISEMERRORCAMTABLEFULLCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMERRORDELETEUNKNOWNKEYCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d5,
	0,
	2,
	soc_ISEMERRORDELETEUNKNOWNKEYCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMERRORREACHEDMAXENTRYLIMITCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d6,
	0,
	2,
	soc_ISEMERRORREACHEDMAXENTRYLIMITCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMINTERRUPTMASKREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6011,
	0,
	7,
	soc_ISEMINTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMINTERRUPTREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6001,
	0,
	7,
	soc_ISEMINTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMKEYTABLEENTRYLIMITr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61c8,
	0,
	1,
	soc_ISEMKEYTABLEENTRYLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMLOOKUPARBITERCOUNTERSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x62a0,
	0,
	2,
	soc_ISEMLOOKUPARBITERCOUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMMANAGEMENTUNITCONFIGURATIONREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61c6,
	0,
	2,
	soc_ISEMMANAGEMENTUNITCONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMMANAGEMENTUNITFAILUREr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61c9,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_ISEMMANAGEMENTUNITFAILUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMREQUESTSCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d3,
	0,
	2,
	soc_ISEMREQUESTSCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMRESETSTATUSREGISTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61c0,
	SOC_REG_FLAG_RO,
	1,
	soc_ISEMRESETSTATUSREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISEMWARNINGINSERTEDEXISTINGCOUNTERr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x61d8,
	0,
	2,
	soc_ISEMWARNINGINSERTEDEXISTINGCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ISMODBLKr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1de,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	14,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISM_HW_RESET_CONTROL_0r */
	soc_block_list[116],
	soc_genreg,
	1,
	0xfe000e00,
	0,
	2,
	soc_ISM_HW_RESET_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISM_HW_RESET_CONTROL_1r */
	soc_block_list[116],
	soc_genreg,
	1,
	0xfe000f00,
	0,
	4,
	soc_ISM_HW_RESET_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISM_INTRr */
	soc_block_list[116],
	soc_genreg,
	1,
	0xfe009c00,
	SOC_REG_FLAG_RO,
	5,
	soc_ISM_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISM_INTR_MASKr */
	soc_block_list[116],
	soc_genreg,
	1,
	0xfe009d00,
	0,
	5,
	soc_ISM_INTR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISM_SER_FIFO_CTRLr */
	soc_block_list[116],
	soc_genreg,
	1,
	0xfe009b00,
	0,
	1,
	soc_EGR_SER_FIFO_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ISPPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x55f,
	0,
	2,
	soc_ISPPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b000000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b010000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b020000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b030000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b040000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_5r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b050000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_6r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b060000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_7r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b070000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_8r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b080000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_9r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b090000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_10r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b0a0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_11r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b0b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_12r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b0c0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_13r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b0d0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_14r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b0e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_15r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b0f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_16r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b100000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_17r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b110000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_18r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b120000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_STAGE0_MEMORY_CONTROL_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_19r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b130000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_20r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b140000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_21r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b150000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_22r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b160000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_23r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b170000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_24r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b180000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_25r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b190000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_26r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b1a0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_27r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b1b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_28r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b1c0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_29r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b1d0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_30r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b1e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_31r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b1f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_32r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b200000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_32r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_33r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b210000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_33r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_34r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b220000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_34r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_35r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b230000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_ISS_MEMORY_CONTROL_35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_36r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b240000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_37r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b250000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_38r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b260000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_39r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b270000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_40r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b280000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_41r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b290000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_42r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b2a0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_43r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b2b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_44r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b2c0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_45r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b2d0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_46r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b2e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_47r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b2f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_48r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b300000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_49r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b310000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_50r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b320000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_51r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b330000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_52r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b340000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_53r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b350000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_54r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b360000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_55r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b370000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_56r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b380000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_57r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b390000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_58r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b3a0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_59r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b3b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_60r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b3c0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_61r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b3d0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_STAGE0_MEMORY_CONTROL_18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_62r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b3e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_63r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b3f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b400000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_65r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b410000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_65r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_66r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b420000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_67r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b430000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_68r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b440000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_69r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b450000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_70r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b460000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_71r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b470000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_71r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_72r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b480000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_73r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b490000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_74r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b4a0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_75r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b4b0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_75r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_76r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b4c0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_77r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b4d0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_78r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b4e0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_79r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b4f0000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_80r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b500000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_81r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b510000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_82r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b520000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_83r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b530000,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_ISS_MEMORY_CONTROL_83r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISS_MEMORY_CONTROL_84r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5b540000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	9,
	soc_ISS_MEMORY_CONTROL_84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_BUS_PARITY_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080189,
	0,
	2,
	soc_IFP_BUS_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_DSCP_TABLE_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080188,
	0,
	1,
	soc_ISW1_DSCP_TABLE_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_ECC_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080180,
	0,
	10,
	soc_ISW1_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_ECC_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080182,
	0,
	10,
	soc_ISW1_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_ECC_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080183,
	0,
	10,
	soc_ISW1_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608018c,
	0,
	2,
	soc_ISW1_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608018d,
	0,
	2,
	soc_ISW1_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_HW_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080174,
	0,
	1,
	soc_IARB_HW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_INIT_DATAr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608017f,
	0,
	1,
	soc_ISW1_INIT_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_MEM_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080181,
	0,
	5,
	soc_ISW1_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_MEM_INITr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608017e,
	0,
	10,
	soc_ISW1_MEM_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_PARITY_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608018a,
	0,
	1,
	soc_IFP_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_PARITY_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x608018b,
	0,
	1,
	soc_IFP_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_REGS_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080175,
	0,
	1,
	soc_IARB_REGS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISW1_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2e010300,
	0,
	8,
	soc_ISW1_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISW1_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3b020000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	10,
	soc_ISW1_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ISW1_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08000f,
	0,
	4,
	soc_ISW1_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ISW1_TM_REG_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc08000f,
	0,
	5,
	soc_ISW1_TM_REG_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_UFLOW_A_0_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080184,
	0,
	1,
	soc_ISW1_UFLOW_A_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_UFLOW_A_1_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080185,
	0,
	1,
	soc_ISW1_UFLOW_A_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_UFLOW_B_0_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080186,
	0,
	1,
	soc_ISW1_UFLOW_A_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW1_UFLOW_B_1_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080187,
	0,
	1,
	soc_ISW1_UFLOW_A_0_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_BUS_PARITY_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801df,
	0,
	3,
	soc_ISW2_BUS_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b2,
	0,
	20,
	soc_ISW2_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b3,
	0,
	16,
	soc_ISW2_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b4,
	0,
	22,
	soc_ISW2_DEBUG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b5,
	0,
	18,
	soc_ISW2_DEBUG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e5,
	0,
	4,
	soc_ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG_CAPTURE_CSRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e1,
	0,
	9,
	soc_ISW2_DEBUG_CAPTURE_CSRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG_CAPTURE_ING_EVENT_SELr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e3,
	SOC_REG_FLAG_64_BITS,
	44,
	soc_ISW2_DEBUG_CAPTURE_ING_EVENT_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e4,
	0,
	4,
	soc_ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_ECC_ERROR0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b8,
	0,
	24,
	soc_ISW2_ECC_ERROR0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_ECC_ERROR1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801ba,
	0,
	22,
	soc_ISW2_ECC_ERROR1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00f3ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_ECC_ERROR2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801bc,
	0,
	18,
	soc_ISW2_ECC_ERROR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_ECC_ERROR0_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b9,
	0,
	24,
	soc_ISW2_ECC_ERROR0_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_ECC_ERROR1_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801bb,
	0,
	22,
	soc_ISW2_ECC_ERROR1_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00f3ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00f3ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_ECC_ERROR2_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801bd,
	0,
	18,
	soc_ISW2_ECC_ERROR2_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_HW_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e9,
	0,
	4,
	soc_ISW2_HW_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_INIT_DATA0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801ad,
	0,
	1,
	soc_ISW2_INIT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_INIT_DATA1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801ae,
	0,
	1,
	soc_ISW2_INIT_DATA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_INIT_DATA2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801af,
	0,
	1,
	soc_ISW2_INIT_DATA2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_INIT_DATA3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b0,
	0,
	1,
	soc_ISW2_INIT_DATA3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_INIT_DATA4r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b1,
	0,
	1,
	soc_ISW2_INIT_DATA4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_MEM_INIT0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801aa,
	0,
	16,
	soc_ISW2_MEM_INIT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_MEM_INIT1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801ab,
	0,
	24,
	soc_ISW2_MEM_INIT1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_MEM_INIT2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801ac,
	0,
	18,
	soc_ISW2_MEM_INIT2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_PARITY_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b6,
	0,
	1,
	soc_IFP_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_PARITY_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801b7,
	0,
	1,
	soc_IFP_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ISW2_REGS_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801e0,
	0,
	1,
	soc_IARB_REGS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISW2_SER_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011000,
	0,
	32,
	soc_ISW2_SER_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ISW2_SER_CONTROL_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3a011100,
	0,
	21,
	soc_ISW2_SER_CONTROL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISW2_SER_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x470f0000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	9,
	soc_ISW2_SER_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISW2_SER_CONTROL_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x470d0000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	32,
	soc_ISW2_SER_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ISW2_SER_CONTROL_1_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x470e0000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	30,
	soc_ISW2_SER_CONTROL_1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_ISW2_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080137,
	0,
	1,
	soc_ISW2_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_ISW2_TM_REG_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xf080137,
	0,
	2,
	soc_ISW2_TM_REG_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT64r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x212,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT127r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x213,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT255r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x214,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT511r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x215,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT1023r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x216,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT1518r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x18,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT2047r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x217,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	71,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT4095r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x218,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT8191r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x219,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT9216r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IT16383r */
	soc_block_list[1],
	soc_portreg,
	1,
	0x21a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT1023_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT1023_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT1023_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x17,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	57,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT1023_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x1a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT1023_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT1023_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x17,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT1023_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT1023_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	16,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT127_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT127_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IT127_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT127_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x17,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT127_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT127_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT127_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x19,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT127_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	13,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT1518_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT1518_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT1518_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x1b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT1518_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT1518_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x18,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT1518_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT1518_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x31,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT16383_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	100,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT16383_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT16383_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT16383_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT16383_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT16383_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	95,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT16383_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT16383_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x21,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT16383_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x35,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	21,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT2047_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT2047_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT2047_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x19,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT2047_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x1c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT2047_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	92,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT2047_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x19,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT2047_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT2047_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x32,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	18,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT255_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT255_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT255_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x15,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT255_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x18,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT255_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT255_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x15,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT255_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT255_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	14,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT4095_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT4095_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT4095_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT4095_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	71,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT4095_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	93,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT4095_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT4095_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT4095_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x33,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	19,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT511_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT511_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT511_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x16,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	56,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT511_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x19,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT511_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT511_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x16,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT511_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	79,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT511_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	15,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT64_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	91,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT64_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_IT64_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	53,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT64_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x16,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT64_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT64_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT64_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x18,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT64_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	12,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IT9216_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IT9216_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_IT9216_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IT9216_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IT9216_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	94,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IT9216_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IT9216_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_IT9216_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x34,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITAGEr */
	soc_block_list[135],
	soc_portreg,
	1,
	0x1d9,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	9,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ITAGTCDPMAP_0r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3ab5,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ITAGTCDPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ITAGTCDPMAP_1r */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3ab7,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ITAGTCDPMAP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ITAG_ETHERTYPEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x208001d,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_ITAG_ETHERTYPEr_fields,
	SOC_RESET_VAL_DEC(0x88e788e7, 0x000fffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITBCAr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x20f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITBCA_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITBCA_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITBCA_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x10,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	50,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITBCA_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	52,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITBCA_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITBCA_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITBCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x10,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITBCA_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITBCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x28,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	8,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITBYTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x21e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITBYT_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	104,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITBYT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITBYT_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITBYT_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITBYT_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITBYT_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	99,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITBYT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITBYT_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITBYT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x39,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRBYT_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	25,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITERRr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x21d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITERR_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	103,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITERR_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITERR_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITERR_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITERR_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITERR_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	98,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITERR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITERR_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITERR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	24,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_CONFIGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080000,
	0,
	2,
	soc_ITE_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_CONFIG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000000,
	0,
	2,
	soc_ITE_CONFIG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080001,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080002,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080003,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080004,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080005,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080006,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080007,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x23080008,
	0,
	1,
	soc_WRRWEIGHT_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000100,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000200,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000300,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000400,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS4_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000500,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS5_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000600,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS6_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000700,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS7_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8e000800,
	0,
	1,
	soc_HSP_SCHED_L0_NODE_WEIGHTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITFCSr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x20d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITFCS_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITFCS_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	79,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITFCS_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	48,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITFCS_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0xf,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	49,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITFCS_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0xf,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	57,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITFCS_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	79,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITFCS_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	56,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITFCS_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	69,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITFCS_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x25,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	5,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITFRGr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x210,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITFRG_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	89,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITFRG_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITFRG_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	51,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITFRG_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITFRG_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x14,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITFRG_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	84,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITFRG_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITFRG_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x16,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITFRG_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	10,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITMAXr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x21b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITMAX_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	101,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITMAX_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITMAX_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITMAX_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITMAX_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x20,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITMAX_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	96,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITMAX_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	71,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITMAX_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITMAX_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x36,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITMCAr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x20e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	62,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITMCA_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	86,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITMCA_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITMCA_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0xf,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	49,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITMCA_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	51,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITMCA_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x11,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITMCA_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITMCA_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xf,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	57,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITMCA_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	71,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITMCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x27,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	7,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITOVRr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x211,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	65,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITOVR_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	88,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITOVR_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITOVR_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	52,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITOVR_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	53,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITOVR_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x13,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	61,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITOVR_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITOVR_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITOVR_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x15,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	73,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITOVR_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x29,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	9,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITPKTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x20b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	59,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITPKT_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	90,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITPKT_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITPKT_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0xc,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	46,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITPKT_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x15,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	63,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITPKT_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITPKT_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xc,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITPKT_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x17,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITPKT_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x2b,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	11,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITPOKr */
	soc_block_list[136],
	soc_portreg,
	1,
	0xd,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITPOK_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	81,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITPOK_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITPOK_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITPOK_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	66,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITPOK_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x22,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	2,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITUCr */
	soc_block_list[136],
	soc_portreg,
	1,
	0x10,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	58,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITUCAr */
	soc_block_list[15],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITUCA_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	85,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITUCA_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	6,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITUC_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x26,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITUC_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x12,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	70,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITUFLr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x21c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	76,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITUFL_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	102,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITUFL_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_ITUFL_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	64,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITUFL_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0x21,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITUFL_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0x21,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITUFL_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	97,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITUFL_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x1e,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	72,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITUFL_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	87,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITUFL_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x37,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	23,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_ITXPFr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x20c,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	60,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITXPF_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	82,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITXPF_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITXPF_BCM56504_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0xd,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	47,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_ITXPF_BCM56514_A0r */
	soc_block_list[2],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	48,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ITXPF_BCM56624_A0r */
	soc_block_list[136],
	soc_portreg,
	1,
	0xe,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	56,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITXPF_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	77,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ITXPF_BCM56800_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xd,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITXPF_BCM56820_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0xf,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	67,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITXPF_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x23,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	3,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ITXPPr */
	soc_block_list[10],
	soc_portreg,
	1,
	0x10,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	68,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_ITXPP_BCM56142_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IR1023_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	83,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ITXPP_BCM56334_A0r */
	soc_block_list[15],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRXPPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ITXPP_BCM56634_A0r */
	soc_block_list[140],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRXPPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	78,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ITXPP_BCM88230_A0r */
	soc_block_list[10],
	soc_portreg,
	1,
	0x24,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IRXPPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	4,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IUCASTr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e4,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	20,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IUNHGIr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1da,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	10,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IUNHGI_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44004b00,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	75,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IUNHGI_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000011,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IUNHGI_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000011,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IUNHGIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	54,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IUNHGI_BCM56450_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c001100,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IUNHGI_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	75,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IUNHGI_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000011,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IUNHGI_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000011,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IUNHGI_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003100,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	49,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_IUNHGI_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000011,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IUNHGI_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000011,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IUNHGI_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001100,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	17,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IUNKHDRr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e2,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	18,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASKr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000101,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000051,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_BCAST_BLOCK_MASK_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000071,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000300,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000051,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000051,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000102,
	0,
	1,
	soc_IBCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000102,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000102,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000051,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000051,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HIr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000103,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HI_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000103,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HI_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000103,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_OPCODEr */
	soc_block_list[7],
	soc_portreg,
	1,
	0x1000009,
	0,
	1,
	soc_IUNKNOWN_OPCODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_OPCODE_HIr */
	soc_block_list[7],
	soc_portreg,
	1,
	0x100000a,
	0,
	1,
	soc_IUNKNOWN_OPCODE_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASKr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000100,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000050,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_BCAST_BLOCK_MASK_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000070,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44000100,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000050,
	0,
	2,
	soc_BCAST_BLOCK_MASK_64_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000050,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_BCAST_BLOCK_MASK_64_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000100,
	0,
	1,
	soc_IBCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56218_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000100,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000100,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000050,
	0,
	1,
	soc_BCAST_BLOCK_MASK_BCM56800_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000050,
	0,
	1,
	soc_BCAST_BLOCK_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HIr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000101,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HI_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000101,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HI_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000101,
	0,
	1,
	soc_BCAST_BLOCK_MASK_HI_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_IUNKOPCr */
	soc_block_list[1],
	soc_portreg,
	1,
	0x1e1,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	17,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44005000,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IBCAST_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	80,
	31,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_IUNKOPC_BCM56334_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000016,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	31,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_IUNKOPC_BCM56440_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000016,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IUNKOPCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	54,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM56450_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x3c001600,
	SOC_REG_FLAG_COUNTER,
	3,
	soc_IUNKOPC_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	75,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_IUNKOPC_BCM56624_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000016,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	3,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_IUNKOPC_BCM56634_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000016,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56634_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM56640_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x38003600,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	54,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM56800_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xe000016,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM56820_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000016,
	SOC_REG_FLAG_COUNTER,
	1,
	soc_IMRP4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_IUNKOPC_BCM56840_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xf000016,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM56850_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44001600,
	SOC_REG_FLAG_COUNTER,
	2,
	soc_IBCAST_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	22,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IUNKOPC_BCM88732_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000037,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	3,
	soc_DROP_ICV_FAILED_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	55,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_IUSER_TRUNK_HASH_SELECTr */
	soc_block_list[7],
	soc_portreg,
	1,
	0xe000134,
	0,
	1,
	soc_IUSER_TRUNK_HASH_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM53314_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000134,
	0,
	1,
	soc_IUSER_TRUNK_HASH_SELECT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM56142_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x110000a5,
	0,
	1,
	soc_IUSER_TRUNK_HASH_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM56150_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0x44006600,
	0,
	1,
	soc_IUSER_TRUNK_HASH_SELECT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM56224_A0r */
	soc_block_list[7],
	soc_portreg,
	1,
	0xf000134,
	0,
	1,
	soc_IUSER_TRUNK_HASH_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_BUS_PARITY_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x508015a,
	0,
	2,
	soc_IFP_BUS_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080153,
	0,
	8,
	soc_IVLAN_DBGCTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_ECC_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080156,
	0,
	4,
	soc_IVLAN_ECC_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_ECC_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080157,
	0,
	4,
	soc_IVLAN_ECC_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_INITr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080150,
	0,
	4,
	soc_IVLAN_INITr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_INIT_DATA0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080151,
	0,
	1,
	soc_IVLAN_INIT_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_INIT_DATA1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080152,
	0,
	1,
	soc_IVLAN_INIT_DATA1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_PARITY_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080154,
	0,
	1,
	soc_IFP_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_PARITY_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080155,
	0,
	1,
	soc_IFP_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVLAN_REGS_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x508015b,
	0,
	1,
	soc_IARB_REGS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IVLAN_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16010100,
	0,
	2,
	soc_IVLAN_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IVLAN_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080000,
	0,
	2,
	soc_EVLAN_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IVLAN_TM_REG_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080000,
	0,
	4,
	soc_IVLAN_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVXLT_BUS_PARITY_DEBUGr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x408015c,
	0,
	2,
	soc_IFP_BUS_PARITY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVXLT_PARITY_ERRORr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x408015d,
	0,
	1,
	soc_IFP_PARITY_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_IVXLT_PARITY_ERROR_MASKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x408015e,
	0,
	1,
	soc_IFP_PARITY_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_IVXLT_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x12010f00,
	0,
	5,
	soc_IVXLT_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_IVXLT_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x13000000,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	13,
	soc_IVXLT_SER_CONTROL_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IVXLT_TM_REG_1r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080011,
	0,
	5,
	soc_IVXLT_TM_REG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_IVXLT_TM_REG_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080012,
	0,
	2,
	soc_IVXLT_TM_REG_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_IVXLT_TM_REG_1_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x4080011,
	0,
	7,
	soc_IVXLT_TM_REG_1_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

