// Seed: 797282383
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input wand id_6,
    output wire id_7
    , id_9
);
  wire id_10;
  assign module_1.id_4 = 0;
  assign id_9 = id_9;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5
    , id_24,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input supply1 id_11
    , id_25,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    input wire id_16,
    input wire id_17,
    output wand id_18,
    input wor id_19,
    input supply1 id_20,
    output tri id_21,
    output wire id_22
);
  logic [-1 : 1 'h0] id_26;
  ;
  assign id_21 = id_20;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_5,
      id_1,
      id_14,
      id_20,
      id_22
  );
endmodule
