#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 15 17:07:46 2020
# Process ID: 35452
# Current directory: D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.runs/synth_1
# Command line: vivado.exe -log SMG_Demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SMG_Demo.tcl
# Log file: D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.runs/synth_1/SMG_Demo.vds
# Journal file: D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SMG_Demo.tcl -notrace
Command: synth_design -top SMG_Demo -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 451.184 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SMG_Demo' [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/SMG_Demo.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.runs/synth_1/.Xil/Vivado-35452-DESKTOP-DU9F0PS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.runs/synth_1/.Xil/Vivado-35452-DESKTOP-DU9F0PS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Driver_SMG' [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Driver_SMG.v:23]
	Parameter freq_factor bound to: 17'b11000011010100000 
WARNING: [Synth 8-567] referenced signal 'i_data' should be on the sensitivity list [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Driver_SMG.v:57]
WARNING: [Synth 8-567] referenced signal 'i_point' should be on the sensitivity list [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Driver_SMG.v:57]
INFO: [Synth 8-226] default block is never used [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Driver_SMG.v:68]
WARNING: [Synth 8-567] referenced signal 'point_ctrl' should be on the sensitivity list [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Driver_SMG.v:67]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division' [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Clk_Division.v:23]
WARNING: [Synth 8-5788] Register cnt_reg in module Clk_Division is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Clk_Division.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division' (2#1) [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SMG' (3#1) [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/Driver_SMG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SMG_Demo' (4#1) [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/new/SMG_Demo.v:23]
WARNING: [Synth 8-3917] design SMG_Demo has port o_en[2] driven by constant 1
WARNING: [Synth 8-3917] design SMG_Demo has port o_en[1] driven by constant 1
WARNING: [Synth 8-3917] design SMG_Demo has port o_en[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 505.563 ; gain = 153.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 505.563 ; gain = 153.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 505.563 ; gain = 153.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_2'
Finished Parsing XDC File [d:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_2'
Parsing XDC File [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SMG_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SMG_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 797.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 797.148 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 797.148 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  d:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  d:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 797.148 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 797.148 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clk_Division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Driver_SMG 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Driver_SMG0/point_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Driver_SMG0/segment_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design SMG_Demo has port o_en[2] driven by constant 1
WARNING: [Synth 8-3917] design SMG_Demo has port o_en[1] driven by constant 1
WARNING: [Synth 8-3917] design SMG_Demo has port o_en[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[1]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[2]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[3]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[4]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[5]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[16]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[6]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[7]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[16]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[8]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[9]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[16]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[10]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[16]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[11]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[12]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[13]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[14]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[15]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[16]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[17]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[18]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[19]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[20]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[21]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[22]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[23]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[24]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[25]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[26]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[27]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[28]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[29]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Driver_SMG0/Clk_Division0/freq_num_reg[30]' (FD) to 'Driver_SMG0/Clk_Division0/freq_num_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Driver_SMG0/Clk_Division0/freq_num_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Driver_SMG0/Clk_Division0/flag_reg )
WARNING: [Synth 8-3332] Sequential element (Driver_SMG0/Clk_Division0/freq_num_reg[0]) is unused and will be removed from module SMG_Demo.
WARNING: [Synth 8-3332] Sequential element (Driver_SMG0/Clk_Division0/flag_reg) is unused and will be removed from module SMG_Demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 797.148 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_2/clk_out1' to pin 'clk_2/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 798.906 ; gain = 446.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 808.645 ; gain = 456.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    11|
|3     |LUT1      |     1|
|4     |LUT2      |     2|
|5     |LUT3      |     1|
|6     |LUT4      |    14|
|7     |FDRE      |    37|
|8     |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |    82|
|2     |  Driver_SMG0     |Driver_SMG   |    66|
|3     |    Clk_Division0 |Clk_Division |    57|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 809.438 ; gain = 165.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 809.438 ; gain = 457.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 816.266 ; gain = 476.172
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/SEA-Tutorial/Experiment-of-SEA/FPGA-Demo-Project/SMG-Demo/SMG_Demo/SMG_Demo.runs/synth_1/SMG_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SMG_Demo_utilization_synth.rpt -pb SMG_Demo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 816.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 17:08:21 2020...
