

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Fri Jun 23 13:51:59 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          228
LUT:            543
FF:             826
DSP:              0
BRAM:             0
SRL:              2
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    3.053
CP achieved post-implementation:    3.138
Timing met
