
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001f7a  0000200e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f7a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000005c0  00800124  00800124  00002032  2**0
                  ALLOC
  3 .stab         00000e28  00000000  00000000  00002034  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002ec8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a5c  00000000  00000000  00002f88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002197  00000000  00000000  000039e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008dc  00000000  00000000  00005b7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001c13  00000000  00000000  00006457  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005e0  00000000  00000000  0000806c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b28  00000000  00000000  0000864c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000b1f  00000000  00000000  00009174  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001b0  00000000  00000000  00009c93  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 8c 09 	jmp	0x1318	; 0x1318 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 79 0a 	jmp	0x14f2	; 0x14f2 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ea e7       	ldi	r30, 0x7A	; 122
      7c:	ff e1       	ldi	r31, 0x1F	; 31
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a4 3e       	cpi	r26, 0xE4	; 228
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 bb 0f 	jmp	0x1f76	; 0x1f76 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:

int main(void) {
    
	//Enable prescaler 2
	//System frequency 4 MHz
	Kernel_Clock_Prescale(1);
      a6:	81 e0       	ldi	r24, 0x01	; 1
      a8:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <Kernel_Clock_Prescale>
	
	Debug_Init(0);
      ac:	80 e0       	ldi	r24, 0x00	; 0
      ae:	90 e0       	ldi	r25, 0x00	; 0
      b0:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <Debug_Init>
	Kernel_Init();
      b4:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b8:	87 e2       	ldi	r24, 0x27	; 39
      ba:	91 e0       	ldi	r25, 0x01	; 1
      bc:	60 e0       	ldi	r22, 0x00	; 0
      be:	0e 94 ae 0b 	call	0x175c	; 0x175c <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      c2:	8c e1       	ldi	r24, 0x1C	; 28
      c4:	91 e0       	ldi	r25, 0x01	; 1
      c6:	61 e0       	ldi	r22, 0x01	; 1
      c8:	0e 94 ae 0b 	call	0x175c	; 0x175c <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      cc:	83 e8       	ldi	r24, 0x83	; 131
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	62 e0       	ldi	r22, 0x02	; 2
      d2:	0e 94 ae 0b 	call	0x175c	; 0x175c <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      d6:	88 e7       	ldi	r24, 0x78	; 120
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	63 e0       	ldi	r22, 0x03	; 3
      dc:	0e 94 ae 0b 	call	0x175c	; 0x175c <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Task_Disable_Peripherals);
      e0:	87 e7       	ldi	r24, 0x77	; 119
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e8:	0e 94 26 0c 	call	0x184c	; 0x184c <Kernel_Start_Tasks>
      ec:	ff cf       	rjmp	.-2      	; 0xec <SRUDR0+0x26>

000000ee <Task_Disable_Peripherals>:


void Task_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      ee:	08 95       	ret

000000f0 <Task_Sensor>:
  }
}

__attribute__((noreturn)) void Task_Sensor(void){
  
  Sensors_Init();
      f0:	0e 94 2d 07 	call	0xe5a	; 0xe5a <Sensors_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
      f4:	82 e0       	ldi	r24, 0x02	; 2
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <Kernel_Task_Sleep>
  
  while(1){

    Sensors_Sample_Temp_RH();
      fc:	0e 94 af 08 	call	0x115e	; 0x115e <Sensors_Sample_Temp_RH>
    Kernel_Task_Sleep(SENSOR_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     100:	8c e2       	ldi	r24, 0x2C	; 44
     102:	91 e0       	ldi	r25, 0x01	; 1
     104:	f9 cf       	rjmp	.-14     	; 0xf8 <Task_Sensor+0x8>

00000106 <Task_Radio>:
}

__attribute__((noreturn)) void Task_Radio(void){
  
  //Radio init with deep sleep
  nRF24L01P_Init();
     106:	0e 94 8e 04 	call	0x91c	; 0x91c <nRF24L01P_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     10a:	82 e0       	ldi	r24, 0x02	; 2
     10c:	90 e0       	ldi	r25, 0x00	; 0
     10e:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <Kernel_Task_Sleep>

  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     112:	f0 e1       	ldi	r31, 0x10	; 16
     114:	ff 2e       	mov	r15, r31
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     116:	cd e8       	ldi	r28, 0x8D	; 141
     118:	d6 e0       	ldi	r29, 0x06	; 6
    TaskData.DTemp  = Peripherals_Digital_Temp_Get();
    TaskData.Buf[9]  = TaskData.DTemp >> 8;
    TaskData.Buf[10] = TaskData.DTemp & 0xFF;

    //Process Digital RH Data
    TaskData.DRH    = Peripherals_Digital_RH_Get();
     11a:	8e 01       	movw	r16, r28
     11c:	0a 5f       	subi	r16, 0xFA	; 250
     11e:	1f 4f       	sbci	r17, 0xFF	; 255
  Kernel_Task_Sleep(2000/KER_TICK_TIME);

  while(1){
    
    //Process Node ID
    TaskData.Buf[0] = DEVICE_NODE_ID;
     120:	f0 92 95 06 	sts	0x0695, r15
    
    //Process UpTime
    TaskData.uptime = Kernel_Tick_Val_Get();
     124:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <Kernel_Tick_Val_Get>
     128:	60 93 b5 06 	sts	0x06B5, r22
     12c:	70 93 b6 06 	sts	0x06B6, r23
     130:	80 93 b7 06 	sts	0x06B7, r24
     134:	90 93 b8 06 	sts	0x06B8, r25
    TaskData.Buf[1] = (TaskData.uptime >> 24) & 0xFF;
     138:	29 2f       	mov	r18, r25
     13a:	33 27       	eor	r19, r19
     13c:	44 27       	eor	r20, r20
     13e:	55 27       	eor	r21, r21
     140:	20 93 96 06 	sts	0x0696, r18
    TaskData.Buf[2] = (TaskData.uptime >> 16) & 0xFF;
     144:	9c 01       	movw	r18, r24
     146:	44 27       	eor	r20, r20
     148:	55 27       	eor	r21, r21
     14a:	20 93 97 06 	sts	0x0697, r18
    TaskData.Buf[3] = (TaskData.uptime >>  8) & 0xFF;
     14e:	27 2f       	mov	r18, r23
     150:	38 2f       	mov	r19, r24
     152:	49 2f       	mov	r20, r25
     154:	55 27       	eor	r21, r21
     156:	20 93 98 06 	sts	0x0698, r18
    TaskData.Buf[4] = (TaskData.uptime >>  0) & 0xFF;
     15a:	60 93 99 06 	sts	0x0699, r22
    
    //Process Vin Data
    TaskData.Vin    = Peripherals_Vin_Get();
     15e:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <Peripherals_Vin_Get>
     162:	80 93 8d 06 	sts	0x068D, r24
     166:	99 83       	std	Y+1, r25	; 0x01
    TaskData.Buf[5] = TaskData.Vin >> 8;
     168:	90 93 9a 06 	sts	0x069A, r25
    TaskData.Buf[6] = TaskData.Vin & 0xFF;
     16c:	80 93 9b 06 	sts	0x069B, r24

    //Process Analog Temp Data
    TaskData.ATemp  = Peripherals_Analog_Temp_Get(); 
     170:	0e 94 e6 06 	call	0xdcc	; 0xdcc <Peripherals_Analog_Temp_Get>
     174:	90 93 90 06 	sts	0x0690, r25
     178:	80 93 8f 06 	sts	0x068F, r24
    TaskData.Buf[7] = TaskData.ATemp >> 8;
     17c:	29 2f       	mov	r18, r25
     17e:	33 27       	eor	r19, r19
     180:	27 fd       	sbrc	r18, 7
     182:	3a 95       	dec	r19
     184:	20 93 9c 06 	sts	0x069C, r18
    TaskData.Buf[8] = TaskData.ATemp & 0xFF;
     188:	80 93 9d 06 	sts	0x069D, r24
    
    //Process Digital Temp Data
    TaskData.DTemp  = Peripherals_Digital_Temp_Get();
     18c:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <Peripherals_Digital_Temp_Get>
     190:	90 93 92 06 	sts	0x0692, r25
     194:	80 93 91 06 	sts	0x0691, r24
    TaskData.Buf[9]  = TaskData.DTemp >> 8;
     198:	29 2f       	mov	r18, r25
     19a:	33 27       	eor	r19, r19
     19c:	27 fd       	sbrc	r18, 7
     19e:	3a 95       	dec	r19
     1a0:	20 93 9e 06 	sts	0x069E, r18
    TaskData.Buf[10] = TaskData.DTemp & 0xFF;
     1a4:	80 93 9f 06 	sts	0x069F, r24

    //Process Digital RH Data
    TaskData.DRH    = Peripherals_Digital_RH_Get();
     1a8:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <Peripherals_Digital_RH_Get>
     1ac:	80 93 93 06 	sts	0x0693, r24
     1b0:	f8 01       	movw	r30, r16
     1b2:	91 83       	std	Z+1, r25	; 0x01
    TaskData.Buf[11] = TaskData.DRH ;
     1b4:	80 93 a0 06 	sts	0x06A0, r24


    Debug_Tx_Byte(TaskData.Buf[0]);
     1b8:	80 91 95 06 	lds	r24, 0x0695
     1bc:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[1]);
     1c0:	80 91 96 06 	lds	r24, 0x0696
     1c4:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[2]);
     1c8:	80 91 97 06 	lds	r24, 0x0697
     1cc:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[3]);
     1d0:	80 91 98 06 	lds	r24, 0x0698
     1d4:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[4]);
     1d8:	80 91 99 06 	lds	r24, 0x0699
     1dc:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[5]);
     1e0:	80 91 9a 06 	lds	r24, 0x069A
     1e4:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[6]);
     1e8:	80 91 9b 06 	lds	r24, 0x069B
     1ec:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[7]);
     1f0:	80 91 9c 06 	lds	r24, 0x069C
     1f4:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[8]);
     1f8:	80 91 9d 06 	lds	r24, 0x069D
     1fc:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[9]);
     200:	80 91 9e 06 	lds	r24, 0x069E
     204:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[10]);
     208:	80 91 9f 06 	lds	r24, 0x069F
     20c:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
    Debug_Tx_Byte(TaskData.Buf[11]);
     210:	80 91 a0 06 	lds	r24, 0x06A0
     214:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>


    nRF24L01P_WakeUp();
     218:	0e 94 82 04 	call	0x904	; 0x904 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(TaskData.Buf, 12);
     21c:	85 e9       	ldi	r24, 0x95	; 149
     21e:	96 e0       	ldi	r25, 0x06	; 6
     220:	6c e0       	ldi	r22, 0x0C	; 12
     222:	0e 94 68 05 	call	0xad0	; 0xad0 <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     226:	0e 94 76 04 	call	0x8ec	; 0x8ec <nRF24L01P_Deep_Sleep>
    nRF24L01P_Error_Handler();
     22a:	0e 94 1f 06 	call	0xc3e	; 0xc3e <nRF24L01P_Error_Handler>
    Kernel_Task_Sleep(RADIO_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     22e:	8c e2       	ldi	r24, 0x2C	; 44
     230:	91 e0       	ldi	r25, 0x01	; 1
     232:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <Kernel_Task_Sleep>
     236:	74 cf       	rjmp	.-280    	; 0x120 <Task_Radio+0x1a>

00000238 <Task_Vin_Sense>:
}

__attribute__((noreturn)) void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     238:	52 9a       	sbi	0x0a, 2	; 10
  //Disable VinSense
  PORTD &=~(1<<2);
     23a:	5a 98       	cbi	0x0b, 2	; 11
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     23c:	82 e0       	ldi	r24, 0x02	; 2
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <Kernel_Task_Sleep>
  
  while(1){
    
    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     244:	0e 94 ae 06 	call	0xd5c	; 0xd5c <Peripherals_Vin_Sense_Sample>
    //Delay 5000ms
    Kernel_Task_Sleep(VIN_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     248:	8c e3       	ldi	r24, 0x3C	; 60
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	f9 cf       	rjmp	.-14     	; 0x240 <Task_Vin_Sense+0x8>

0000024e <Task_RGB_LED>:
}

__attribute__((noreturn)) void Task_RGB_LED(void){
  
  //Init RGB GPIOs
  RGB_Init();
     24e:	0e 94 ef 06 	call	0xdde	; 0xdde <RGB_Init>
  //Inrush current prevention at startup
  Kernel_Task_Sleep(2000/KER_TICK_TIME);
     252:	82 e0       	ldi	r24, 0x02	; 2
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <Kernel_Task_Sleep>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     25a:	15 e8       	ldi	r17, 0x85	; 133
  
  
  while(1){
    
    //Red LED on
    if(Peripherals_Vin_Get() > 2800){
     25c:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <Peripherals_Vin_Get>
     260:	81 5f       	subi	r24, 0xF1	; 241
     262:	9a 40       	sbci	r25, 0x0A	; 10
     264:	18 f0       	brcs	.+6      	; 0x26c <Task_RGB_LED+0x1e>
      RGB_Set_State(0,1,0);
     266:	80 e0       	ldi	r24, 0x00	; 0
     268:	61 e0       	ldi	r22, 0x01	; 1
     26a:	02 c0       	rjmp	.+4      	; 0x270 <Task_RGB_LED+0x22>
    }
    else{
      RGB_Set_State(1,0,0);
     26c:	81 e0       	ldi	r24, 0x01	; 1
     26e:	60 e0       	ldi	r22, 0x00	; 0
     270:	40 e0       	ldi	r20, 0x00	; 0
     272:	0e 94 f6 06 	call	0xdec	; 0xdec <RGB_Set_State>
     276:	81 2f       	mov	r24, r17
     278:	8a 95       	dec	r24
     27a:	f1 f7       	brne	.-4      	; 0x278 <Task_RGB_LED+0x2a>
    
    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     27c:	80 e0       	ldi	r24, 0x00	; 0
     27e:	60 e0       	ldi	r22, 0x00	; 0
     280:	40 e0       	ldi	r20, 0x00	; 0
     282:	0e 94 f6 06 	call	0xdec	; 0xdec <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(RGB_LED_TASK_SLEEP_DUR_MS/KER_TICK_TIME);
     286:	8e e1       	ldi	r24, 0x1E	; 30
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <Kernel_Task_Sleep>
     28e:	e6 cf       	rjmp	.-52     	; 0x25c <Task_RGB_LED+0xe>

00000290 <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     290:	89 eb       	ldi	r24, 0xB9	; 185
     292:	96 e0       	ldi	r25, 0x06	; 6
     294:	90 93 cd 06 	sts	0x06CD, r25
     298:	80 93 cc 06 	sts	0x06CC, r24
  nRF24L01P->Mode=0x04;
     29c:	84 e0       	ldi	r24, 0x04	; 4
     29e:	80 93 b9 06 	sts	0x06B9, r24
  nRF24L01P->TempBuf[0]=0x00;
     2a2:	10 92 ba 06 	sts	0x06BA, r1
  nRF24L01P->TempBuf[1]=0x00;
     2a6:	10 92 bb 06 	sts	0x06BB, r1
  nRF24L01P->Address.Own=0x00;
     2aa:	10 92 bc 06 	sts	0x06BC, r1
  nRF24L01P->Address.Dest=0x01;
     2ae:	21 e0       	ldi	r18, 0x01	; 1
     2b0:	20 93 bd 06 	sts	0x06BD, r18
  nRF24L01P->Config.RxTimeout=10;
     2b4:	8a e0       	ldi	r24, 0x0A	; 10
     2b6:	90 e0       	ldi	r25, 0x00	; 0
     2b8:	90 93 bf 06 	sts	0x06BF, r25
     2bc:	80 93 be 06 	sts	0x06BE, r24
  nRF24L01P->Config.RxTicks=0;
     2c0:	10 92 c1 06 	sts	0x06C1, r1
     2c4:	10 92 c0 06 	sts	0x06C0, r1
  nRF24L01P->Config.MaxDataLength=0;
     2c8:	10 92 c2 06 	sts	0x06C2, r1
  nRF24L01P->Config.MaxRetry=0;
     2cc:	10 92 c4 06 	sts	0x06C4, r1
     2d0:	10 92 c3 06 	sts	0x06C3, r1
  nRF24L01P->Config.RetryOccured=0;
     2d4:	10 92 c6 06 	sts	0x06C6, r1
     2d8:	10 92 c5 06 	sts	0x06C5, r1
  nRF24L01P->Packet.PID=0;
     2dc:	10 92 c7 06 	sts	0x06C7, r1
  nRF24L01P->Packet.ACKReq=1;
     2e0:	20 93 c8 06 	sts	0x06C8, r18
  nRF24L01P->ErrorTicks=0;
     2e4:	10 92 ca 06 	sts	0x06CA, r1
     2e8:	10 92 c9 06 	sts	0x06C9, r1
  nRF24L01P->Error=0;
     2ec:	10 92 cb 06 	sts	0x06CB, r1
}
     2f0:	08 95       	ret

000002f2 <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     2f2:	2a 9a       	sbi	0x05, 2	; 5
}
     2f4:	08 95       	ret

000002f6 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     2f6:	2a 98       	cbi	0x05, 2	; 5
}
     2f8:	08 95       	ret

000002fa <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     2fa:	29 9a       	sbi	0x05, 1	; 5
}
     2fc:	08 95       	ret

000002fe <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     2fe:	29 98       	cbi	0x05, 1	; 5
}
     300:	08 95       	ret

00000302 <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     302:	84 b1       	in	r24, 0x04	; 4
     304:	8c 62       	ori	r24, 0x2C	; 44
     306:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     308:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     30a:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     30c:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     30e:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     310:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     312:	08 95       	ret

00000314 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     314:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     316:	85 b1       	in	r24, 0x05	; 5
     318:	83 7c       	andi	r24, 0xC3	; 195
     31a:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     31c:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     31e:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     320:	08 95       	ret

00000322 <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     322:	80 e5       	ldi	r24, 0x50	; 80
     324:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     326:	81 e0       	ldi	r24, 0x01	; 1
     328:	8d bd       	out	0x2d, r24	; 45
}
     32a:	08 95       	ret

0000032c <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     32c:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     32e:	1d bc       	out	0x2d, r1	; 45
}
     330:	08 95       	ret

00000332 <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     332:	0e 94 81 01 	call	0x302	; 0x302 <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     336:	80 e5       	ldi	r24, 0x50	; 80
     338:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     33a:	81 e0       	ldi	r24, 0x01	; 1
     33c:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     33e:	08 95       	ret

00000340 <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     340:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     342:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     344:	0e 94 8a 01 	call	0x314	; 0x314 <nRF24L01P_Disable_GPIO>
}
     348:	08 95       	ret

0000034a <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     34a:	e0 91 cc 06 	lds	r30, 0x06CC
     34e:	f0 91 cd 06 	lds	r31, 0x06CD
     352:	11 8a       	std	Z+17, r1	; 0x11
     354:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     356:	12 8a       	std	Z+18, r1	; 0x12
}
     358:	08 95       	ret

0000035a <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     35a:	e0 91 cc 06 	lds	r30, 0x06CC
     35e:	f0 91 cd 06 	lds	r31, 0x06CD
  return nRF24L01P->Error;
}
     362:	82 89       	ldd	r24, Z+18	; 0x12
     364:	08 95       	ret

00000366 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	e0 91 cc 06 	lds	r30, 0x06CC
     36c:	f0 91 cd 06 	lds	r31, 0x06CD
     370:	82 89       	ldd	r24, Z+18	; 0x12
     372:	88 23       	and	r24, r24
     374:	09 f4       	brne	.+2      	; 0x378 <nRF24L01P_No_Error+0x12>
     376:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     378:	89 2f       	mov	r24, r25
     37a:	08 95       	ret

0000037c <nRF24L01P_Error_Timeout>:
     37c:	81 e0       	ldi	r24, 0x01	; 1
     37e:	8a 95       	dec	r24
     380:	f1 f7       	brne	.-4      	; 0x37e <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     382:	e0 91 cc 06 	lds	r30, 0x06CC
     386:	f0 91 cd 06 	lds	r31, 0x06CD
     38a:	80 89       	ldd	r24, Z+16	; 0x10
     38c:	91 89       	ldd	r25, Z+17	; 0x11
     38e:	01 96       	adiw	r24, 0x01	; 1
     390:	91 8b       	std	Z+17, r25	; 0x11
     392:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     394:	89 5e       	subi	r24, 0xE9	; 233
     396:	93 40       	sbci	r25, 0x03	; 3
     398:	20 f0       	brcs	.+8      	; 0x3a2 <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     39a:	11 8a       	std	Z+17, r1	; 0x11
     39c:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     39e:	80 e1       	ldi	r24, 0x10	; 16
     3a0:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     3a2:	82 89       	ldd	r24, Z+18	; 0x12
     3a4:	08 95       	ret

000003a6 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     3a6:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     3a8:	e0 91 cc 06 	lds	r30, 0x06CC
     3ac:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3b0:	82 89       	ldd	r24, Z+18	; 0x12
     3b2:	88 23       	and	r24, r24
     3b4:	a9 f4       	brne	.+42     	; 0x3e0 <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     3b6:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     3b8:	11 8a       	std	Z+17, r1	; 0x11
     3ba:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     3bc:	12 8a       	std	Z+18, r1	; 0x12
     3be:	04 c0       	rjmp	.+8      	; 0x3c8 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     3c0:	0e 94 be 01 	call	0x37c	; 0x37c <nRF24L01P_Error_Timeout>
     3c4:	88 23       	and	r24, r24
     3c6:	19 f4       	brne	.+6      	; 0x3ce <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     3c8:	0d b4       	in	r0, 0x2d	; 45
     3ca:	07 fe       	sbrs	r0, 7
     3cc:	f9 cf       	rjmp	.-14     	; 0x3c0 <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3ce:	e0 91 cc 06 	lds	r30, 0x06CC
     3d2:	f0 91 cd 06 	lds	r31, 0x06CD
     3d6:	82 89       	ldd	r24, Z+18	; 0x12
     3d8:	88 23       	and	r24, r24
     3da:	11 f4       	brne	.+4      	; 0x3e0 <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     3dc:	8e b5       	in	r24, 0x2e	; 46
     3de:	08 95       	ret
     3e0:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     3e2:	08 95       	ret

000003e4 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     3e4:	36 2f       	mov	r19, r22
     3e6:	20 e0       	ldi	r18, 0x00	; 0
     3e8:	28 27       	eor	r18, r24
     3ea:	39 27       	eor	r19, r25
     3ec:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     3ee:	61 e2       	ldi	r22, 0x21	; 33
     3f0:	70 e1       	ldi	r23, 0x10	; 16
     3f2:	c9 01       	movw	r24, r18
     3f4:	88 0f       	add	r24, r24
     3f6:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     3f8:	37 ff       	sbrs	r19, 7
     3fa:	04 c0       	rjmp	.+8      	; 0x404 <KER_TR+0x1c>
	  crc=(crc<<1)^0x1021;
     3fc:	9c 01       	movw	r18, r24
     3fe:	26 27       	eor	r18, r22
     400:	37 27       	eor	r19, r23
     402:	01 c0       	rjmp	.+2      	; 0x406 <KER_TR+0x1e>
	}
    else{
	  crc<<=1;
     404:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     406:	4f 5f       	subi	r20, 0xFF	; 255
     408:	48 30       	cpi	r20, 0x08	; 8
     40a:	99 f7       	brne	.-26     	; 0x3f2 <KER_TR+0xa>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     40c:	c9 01       	movw	r24, r18
     40e:	08 95       	ret

00000410 <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     410:	0f 93       	push	r16
     412:	1f 93       	push	r17
     414:	cf 93       	push	r28
     416:	df 93       	push	r29
     418:	06 2f       	mov	r16, r22
     41a:	ec 01       	movw	r28, r24
     41c:	20 e0       	ldi	r18, 0x00	; 0
     41e:	30 e0       	ldi	r19, 0x00	; 0
     420:	10 e0       	ldi	r17, 0x00	; 0
     422:	06 c0       	rjmp	.+12     	; 0x430 <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     424:	c9 01       	movw	r24, r18
     426:	69 91       	ld	r22, Y+
     428:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <nRF24L01P_Calcuate_CRC>
     42c:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     42e:	1f 5f       	subi	r17, 0xFF	; 255
     430:	10 17       	cp	r17, r16
     432:	c0 f3       	brcs	.-16     	; 0x424 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     434:	c9 01       	movw	r24, r18
     436:	df 91       	pop	r29
     438:	cf 91       	pop	r28
     43a:	1f 91       	pop	r17
     43c:	0f 91       	pop	r16
     43e:	08 95       	ret

00000440 <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     440:	ff 92       	push	r15
     442:	0f 93       	push	r16
     444:	1f 93       	push	r17
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	98 2f       	mov	r25, r24
     44c:	14 2f       	mov	r17, r20
     44e:	05 2f       	mov	r16, r21
     450:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     452:	e0 91 cc 06 	lds	r30, 0x06CC
     456:	f0 91 cd 06 	lds	r31, 0x06CD
     45a:	82 89       	ldd	r24, Z+18	; 0x12
     45c:	88 23       	and	r24, r24
     45e:	29 f5       	brne	.+74     	; 0x4aa <nRF24L01P_ReadWrite_Register+0x6a>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     460:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     462:	66 23       	and	r22, r22
     464:	89 f4       	brne	.+34     	; 0x488 <nRF24L01P_ReadWrite_Register+0x48>
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
     466:	89 2f       	mov	r24, r25
     468:	80 62       	ori	r24, 0x20	; 32
     46a:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <nRF24L01P_SPI_Transfer>
     46e:	81 2f       	mov	r24, r17
     470:	90 2f       	mov	r25, r16
     472:	9c 01       	movw	r18, r24
     474:	e9 01       	movw	r28, r18
     476:	10 e0       	ldi	r17, 0x00	; 0
     478:	04 c0       	rjmp	.+8      	; 0x482 <nRF24L01P_ReadWrite_Register+0x42>
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
     47a:	89 91       	ld	r24, Y+
     47c:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	    nRF24L01P_SPI_Transfer(reg);
	    for(uint8_t i=0;i<len;i++){
     480:	1f 5f       	subi	r17, 0xFF	; 255
     482:	1f 15       	cp	r17, r15
     484:	d0 f3       	brcs	.-12     	; 0x47a <nRF24L01P_ReadWrite_Register+0x3a>
     486:	10 c0       	rjmp	.+32     	; 0x4a8 <nRF24L01P_ReadWrite_Register+0x68>
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     488:	89 2f       	mov	r24, r25
     48a:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <nRF24L01P_SPI_Transfer>
     48e:	81 2f       	mov	r24, r17
     490:	90 2f       	mov	r25, r16
     492:	9c 01       	movw	r18, r24
     494:	e9 01       	movw	r28, r18
     496:	10 e0       	ldi	r17, 0x00	; 0
     498:	05 c0       	rjmp	.+10     	; 0x4a4 <nRF24L01P_ReadWrite_Register+0x64>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     49a:	8f ef       	ldi	r24, 0xFF	; 255
     49c:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <nRF24L01P_SPI_Transfer>
     4a0:	89 93       	st	Y+, r24
	    for(uint8_t i=0;i<len;i++){
	      nRF24L01P_SPI_Transfer(data[i]);
	    }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     4a2:	1f 5f       	subi	r17, 0xFF	; 255
     4a4:	1f 15       	cp	r17, r15
     4a6:	c8 f3       	brcs	.-14     	; 0x49a <nRF24L01P_ReadWrite_Register+0x5a>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     4a8:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     4aa:	df 91       	pop	r29
     4ac:	cf 91       	pop	r28
     4ae:	1f 91       	pop	r17
     4b0:	0f 91       	pop	r16
     4b2:	ff 90       	pop	r15
     4b4:	08 95       	ret

000004b6 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4b6:	e0 91 cc 06 	lds	r30, 0x06CC
     4ba:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4be:	82 89       	ldd	r24, Z+18	; 0x12
     4c0:	88 23       	and	r24, r24
     4c2:	39 f4       	brne	.+14     	; 0x4d2 <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     4c4:	31 96       	adiw	r30, 0x01	; 1
     4c6:	81 ee       	ldi	r24, 0xE1	; 225
     4c8:	60 e0       	ldi	r22, 0x00	; 0
     4ca:	af 01       	movw	r20, r30
     4cc:	20 e0       	ldi	r18, 0x00	; 0
     4ce:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     4d2:	08 95       	ret

000004d4 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     4d4:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4d6:	e0 91 cc 06 	lds	r30, 0x06CC
     4da:	f0 91 cd 06 	lds	r31, 0x06CD
     4de:	82 89       	ldd	r24, Z+18	; 0x12
     4e0:	88 23       	and	r24, r24
     4e2:	29 f4       	brne	.+10     	; 0x4ee <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     4e4:	80 ea       	ldi	r24, 0xA0	; 160
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	20 e2       	ldi	r18, 0x20	; 32
     4ea:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     4ee:	08 95       	ret

000004f0 <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4f0:	e0 91 cc 06 	lds	r30, 0x06CC
     4f4:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4f8:	82 89       	ldd	r24, Z+18	; 0x12
     4fa:	88 23       	and	r24, r24
     4fc:	11 f0       	breq	.+4      	; 0x502 <nRF24L01P_Transmit_Buffer_Empty+0x12>
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     502:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     504:	31 96       	adiw	r30, 0x01	; 1
     506:	87 e1       	ldi	r24, 0x17	; 23
     508:	61 e0       	ldi	r22, 0x01	; 1
     50a:	af 01       	movw	r20, r30
     50c:	21 e0       	ldi	r18, 0x01	; 1
     50e:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     512:	e0 91 cc 06 	lds	r30, 0x06CC
     516:	f0 91 cd 06 	lds	r31, 0x06CD
     51a:	81 81       	ldd	r24, Z+1	; 0x01
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	64 e0       	ldi	r22, 0x04	; 4
     520:	96 95       	lsr	r25
     522:	87 95       	ror	r24
     524:	6a 95       	dec	r22
     526:	e1 f7       	brne	.-8      	; 0x520 <nRF24L01P_Transmit_Buffer_Empty+0x30>
     528:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     52a:	08 95       	ret

0000052c <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     52c:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     52e:	e0 91 cc 06 	lds	r30, 0x06CC
     532:	f0 91 cd 06 	lds	r31, 0x06CD
     536:	82 89       	ldd	r24, Z+18	; 0x12
     538:	88 23       	and	r24, r24
     53a:	29 f0       	breq	.+10     	; 0x546 <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     53c:	09 c0       	rjmp	.+18     	; 0x550 <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     53e:	81 2f       	mov	r24, r17
     540:	8a 95       	dec	r24
     542:	f1 f7       	brne	.-4      	; 0x540 <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     544:	01 c0       	rjmp	.+2      	; 0x548 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     546:	15 e8       	ldi	r17, 0x85	; 133
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     548:	0e 94 78 02 	call	0x4f0	; 0x4f0 <nRF24L01P_Transmit_Buffer_Empty>
     54c:	88 23       	and	r24, r24
     54e:	b9 f3       	breq	.-18     	; 0x53e <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     550:	1f 91       	pop	r17
     552:	08 95       	ret

00000554 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     554:	e0 91 cc 06 	lds	r30, 0x06CC
     558:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     55c:	82 89       	ldd	r24, Z+18	; 0x12
     55e:	88 23       	and	r24, r24
     560:	39 f4       	brne	.+14     	; 0x570 <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     562:	31 96       	adiw	r30, 0x01	; 1
     564:	82 ee       	ldi	r24, 0xE2	; 226
     566:	60 e0       	ldi	r22, 0x00	; 0
     568:	af 01       	movw	r20, r30
     56a:	20 e0       	ldi	r18, 0x00	; 0
     56c:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     570:	08 95       	ret

00000572 <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     572:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     574:	e0 91 cc 06 	lds	r30, 0x06CC
     578:	f0 91 cd 06 	lds	r31, 0x06CD
     57c:	82 89       	ldd	r24, Z+18	; 0x12
     57e:	88 23       	and	r24, r24
     580:	29 f4       	brne	.+10     	; 0x58c <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     582:	81 e6       	ldi	r24, 0x61	; 97
     584:	61 e0       	ldi	r22, 0x01	; 1
     586:	20 e2       	ldi	r18, 0x20	; 32
     588:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     58c:	08 95       	ret

0000058e <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     58e:	e0 91 cc 06 	lds	r30, 0x06CC
     592:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     596:	82 89       	ldd	r24, Z+18	; 0x12
     598:	88 23       	and	r24, r24
     59a:	11 f0       	breq	.+4      	; 0x5a0 <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     59c:	80 e0       	ldi	r24, 0x00	; 0
     59e:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     5a0:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     5a2:	31 96       	adiw	r30, 0x01	; 1
     5a4:	87 e1       	ldi	r24, 0x17	; 23
     5a6:	61 e0       	ldi	r22, 0x01	; 1
     5a8:	af 01       	movw	r20, r30
     5aa:	21 e0       	ldi	r18, 0x01	; 1
     5ac:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     5b0:	e0 91 cc 06 	lds	r30, 0x06CC
     5b4:	f0 91 cd 06 	lds	r31, 0x06CD
     5b8:	81 81       	ldd	r24, Z+1	; 0x01
     5ba:	80 95       	com	r24
     5bc:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     5be:	08 95       	ret

000005c0 <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5c0:	e0 91 cc 06 	lds	r30, 0x06CC
     5c4:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5c8:	82 89       	ldd	r24, Z+18	; 0x12
     5ca:	88 23       	and	r24, r24
     5cc:	11 f0       	breq	.+4      	; 0x5d2 <nRF24L01P_Get_Mode+0x12>
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     5d2:	31 96       	adiw	r30, 0x01	; 1
     5d4:	80 e0       	ldi	r24, 0x00	; 0
     5d6:	61 e0       	ldi	r22, 0x01	; 1
     5d8:	af 01       	movw	r20, r30
     5da:	21 e0       	ldi	r18, 0x01	; 1
     5dc:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     5e0:	e0 91 cc 06 	lds	r30, 0x06CC
     5e4:	f0 91 cd 06 	lds	r31, 0x06CD
     5e8:	81 81       	ldd	r24, Z+1	; 0x01
     5ea:	81 ff       	sbrs	r24, 1
     5ec:	07 c0       	rjmp	.+14     	; 0x5fc <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     5ee:	80 ff       	sbrs	r24, 0
     5f0:	02 c0       	rjmp	.+4      	; 0x5f6 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	01 c0       	rjmp	.+2      	; 0x5f8 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     5f6:	82 e0       	ldi	r24, 0x02	; 2
     5f8:	80 83       	st	Z, r24
     5fa:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     5fc:	10 82       	st	Z, r1
     5fe:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     600:	08 95       	ret

00000602 <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     602:	e0 91 cc 06 	lds	r30, 0x06CC
     606:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     60a:	82 89       	ldd	r24, Z+18	; 0x12
     60c:	88 23       	and	r24, r24
     60e:	61 f4       	brne	.+24     	; 0x628 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     610:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     612:	31 96       	adiw	r30, 0x01	; 1
     614:	60 e0       	ldi	r22, 0x00	; 0
     616:	af 01       	movw	r20, r30
     618:	21 e0       	ldi	r18, 0x01	; 1
     61a:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     61e:	e0 91 cc 06 	lds	r30, 0x06CC
     622:	f0 91 cd 06 	lds	r31, 0x06CD
     626:	10 82       	st	Z, r1
     628:	08 95       	ret

0000062a <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     62a:	e0 91 cc 06 	lds	r30, 0x06CC
     62e:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     632:	82 89       	ldd	r24, Z+18	; 0x12
     634:	88 23       	and	r24, r24
     636:	91 f4       	brne	.+36     	; 0x65c <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     638:	82 e7       	ldi	r24, 0x72	; 114
     63a:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     63c:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     63e:	31 96       	adiw	r30, 0x01	; 1
     640:	80 e0       	ldi	r24, 0x00	; 0
     642:	60 e0       	ldi	r22, 0x00	; 0
     644:	af 01       	movw	r20, r30
     646:	21 e0       	ldi	r18, 0x01	; 1
     648:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     64c:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     650:	e0 91 cc 06 	lds	r30, 0x06CC
     654:	f0 91 cd 06 	lds	r31, 0x06CD
     658:	82 e0       	ldi	r24, 0x02	; 2
     65a:	80 83       	st	Z, r24
     65c:	08 95       	ret

0000065e <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     65e:	e0 91 cc 06 	lds	r30, 0x06CC
     662:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     666:	82 89       	ldd	r24, Z+18	; 0x12
     668:	88 23       	and	r24, r24
     66a:	81 f4       	brne	.+32     	; 0x68c <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     66c:	83 e7       	ldi	r24, 0x73	; 115
     66e:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     670:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     672:	31 96       	adiw	r30, 0x01	; 1
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	60 e0       	ldi	r22, 0x00	; 0
     678:	af 01       	movw	r20, r30
     67a:	21 e0       	ldi	r18, 0x01	; 1
     67c:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     680:	e0 91 cc 06 	lds	r30, 0x06CC
     684:	f0 91 cd 06 	lds	r31, 0x06CD
     688:	81 e0       	ldi	r24, 0x01	; 1
     68a:	80 83       	st	Z, r24
     68c:	08 95       	ret

0000068e <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     68e:	ff 92       	push	r15
     690:	0f 93       	push	r16
     692:	1f 93       	push	r17
     694:	f8 2e       	mov	r15, r24
     696:	16 2f       	mov	r17, r22
     698:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     69a:	e0 91 cc 06 	lds	r30, 0x06CC
     69e:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6a2:	82 89       	ldd	r24, Z+18	; 0x12
     6a4:	88 23       	and	r24, r24
     6a6:	69 f5       	brne	.+90     	; 0x702 <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     6a8:	31 96       	adiw	r30, 0x01	; 1
     6aa:	8f 2d       	mov	r24, r15
     6ac:	61 e0       	ldi	r22, 0x01	; 1
     6ae:	af 01       	movw	r20, r30
     6b0:	21 e0       	ldi	r18, 0x01	; 1
     6b2:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     6b6:	e0 91 cc 06 	lds	r30, 0x06CC
     6ba:	f0 91 cd 06 	lds	r31, 0x06CD
    if(bit_val){
     6be:	00 23       	and	r16, r16
     6c0:	51 f0       	breq	.+20     	; 0x6d6 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	02 c0       	rjmp	.+4      	; 0x6cc <nRF24L01P_ReadModifyWrite+0x3e>
     6c8:	88 0f       	add	r24, r24
     6ca:	99 1f       	adc	r25, r25
     6cc:	1a 95       	dec	r17
     6ce:	e2 f7       	brpl	.-8      	; 0x6c8 <nRF24L01P_ReadModifyWrite+0x3a>
     6d0:	21 81       	ldd	r18, Z+1	; 0x01
     6d2:	28 2b       	or	r18, r24
     6d4:	0a c0       	rjmp	.+20     	; 0x6ea <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	90 e0       	ldi	r25, 0x00	; 0
     6da:	02 c0       	rjmp	.+4      	; 0x6e0 <nRF24L01P_ReadModifyWrite+0x52>
     6dc:	88 0f       	add	r24, r24
     6de:	99 1f       	adc	r25, r25
     6e0:	1a 95       	dec	r17
     6e2:	e2 f7       	brpl	.-8      	; 0x6dc <nRF24L01P_ReadModifyWrite+0x4e>
     6e4:	80 95       	com	r24
     6e6:	21 81       	ldd	r18, Z+1	; 0x01
     6e8:	28 23       	and	r18, r24
     6ea:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     6ec:	40 91 cc 06 	lds	r20, 0x06CC
     6f0:	50 91 cd 06 	lds	r21, 0x06CD
     6f4:	4f 5f       	subi	r20, 0xFF	; 255
     6f6:	5f 4f       	sbci	r21, 0xFF	; 255
     6f8:	8f 2d       	mov	r24, r15
     6fa:	60 e0       	ldi	r22, 0x00	; 0
     6fc:	21 e0       	ldi	r18, 0x01	; 1
     6fe:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  }
}
     702:	1f 91       	pop	r17
     704:	0f 91       	pop	r16
     706:	ff 90       	pop	r15
     708:	08 95       	ret

0000070a <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     70a:	e0 91 cc 06 	lds	r30, 0x06CC
     70e:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     712:	82 89       	ldd	r24, Z+18	; 0x12
     714:	88 23       	and	r24, r24
     716:	11 f0       	breq	.+4      	; 0x71c <nRF24L01P_Get_Channel+0x12>
     718:	80 e0       	ldi	r24, 0x00	; 0
     71a:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     71c:	31 96       	adiw	r30, 0x01	; 1
     71e:	85 e0       	ldi	r24, 0x05	; 5
     720:	61 e0       	ldi	r22, 0x01	; 1
     722:	af 01       	movw	r20, r30
     724:	21 e0       	ldi	r18, 0x01	; 1
     726:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     72a:	e0 91 cc 06 	lds	r30, 0x06CC
     72e:	f0 91 cd 06 	lds	r31, 0x06CD
     732:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     734:	08 95       	ret

00000736 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     736:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     738:	e0 91 cc 06 	lds	r30, 0x06CC
     73c:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     740:	82 89       	ldd	r24, Z+18	; 0x12
     742:	88 23       	and	r24, r24
     744:	61 f4       	brne	.+24     	; 0x75e <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     746:	89 2f       	mov	r24, r25
     748:	9e 37       	cpi	r25, 0x7E	; 126
     74a:	08 f0       	brcs	.+2      	; 0x74e <nRF24L01P_Set_Channel+0x18>
     74c:	8d e7       	ldi	r24, 0x7D	; 125
     74e:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     750:	31 96       	adiw	r30, 0x01	; 1
     752:	85 e0       	ldi	r24, 0x05	; 5
     754:	60 e0       	ldi	r22, 0x00	; 0
     756:	af 01       	movw	r20, r30
     758:	21 e0       	ldi	r18, 0x01	; 1
     75a:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
     75e:	08 95       	ret

00000760 <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     760:	e0 91 cc 06 	lds	r30, 0x06CC
     764:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     768:	82 89       	ldd	r24, Z+18	; 0x12
     76a:	88 23       	and	r24, r24
     76c:	11 f0       	breq	.+4      	; 0x772 <nRF24L01P_Get_Speed+0x12>
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     772:	31 96       	adiw	r30, 0x01	; 1
     774:	86 e0       	ldi	r24, 0x06	; 6
     776:	61 e0       	ldi	r22, 0x01	; 1
     778:	af 01       	movw	r20, r30
     77a:	21 e0       	ldi	r18, 0x01	; 1
     77c:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     780:	e0 91 cc 06 	lds	r30, 0x06CC
     784:	f0 91 cd 06 	lds	r31, 0x06CD
     788:	91 81       	ldd	r25, Z+1	; 0x01
     78a:	96 95       	lsr	r25
     78c:	96 95       	lsr	r25
     78e:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     790:	89 2f       	mov	r24, r25
     792:	86 95       	lsr	r24
     794:	82 70       	andi	r24, 0x02	; 2
     796:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     798:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     79a:	89 2b       	or	r24, r25
     79c:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     79e:	82 30       	cpi	r24, 0x02	; 2
     7a0:	11 f4       	brne	.+4      	; 0x7a6 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     7a2:	11 82       	std	Z+1, r1	; 0x01
     7a4:	06 c0       	rjmp	.+12     	; 0x7b2 <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     7a6:	81 30       	cpi	r24, 0x01	; 1
     7a8:	19 f0       	breq	.+6      	; 0x7b0 <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     7aa:	88 23       	and	r24, r24
     7ac:	11 f4       	brne	.+4      	; 0x7b2 <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     7ae:	82 e0       	ldi	r24, 0x02	; 2
     7b0:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     7b2:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     7b4:	08 95       	ret

000007b6 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     7b6:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7b8:	e0 91 cc 06 	lds	r30, 0x06CC
     7bc:	f0 91 cd 06 	lds	r31, 0x06CD
     7c0:	82 89       	ldd	r24, Z+18	; 0x12
     7c2:	88 23       	and	r24, r24
     7c4:	41 f5       	brne	.+80     	; 0x816 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     7c6:	99 23       	and	r25, r25
     7c8:	21 f4       	brne	.+8      	; 0x7d2 <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     7ca:	86 e0       	ldi	r24, 0x06	; 6
     7cc:	65 e0       	ldi	r22, 0x05	; 5
     7ce:	41 e0       	ldi	r20, 0x01	; 1
     7d0:	05 c0       	rjmp	.+10     	; 0x7dc <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     7d2:	91 30       	cpi	r25, 0x01	; 1
     7d4:	49 f4       	brne	.+18     	; 0x7e8 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7d6:	86 e0       	ldi	r24, 0x06	; 6
     7d8:	65 e0       	ldi	r22, 0x05	; 5
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     7e0:	86 e0       	ldi	r24, 0x06	; 6
     7e2:	63 e0       	ldi	r22, 0x03	; 3
     7e4:	40 e0       	ldi	r20, 0x00	; 0
     7e6:	0a c0       	rjmp	.+20     	; 0x7fc <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     7e8:	92 30       	cpi	r25, 0x02	; 2
     7ea:	59 f4       	brne	.+22     	; 0x802 <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     7ec:	86 e0       	ldi	r24, 0x06	; 6
     7ee:	65 e0       	ldi	r22, 0x05	; 5
     7f0:	40 e0       	ldi	r20, 0x00	; 0
     7f2:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     7f6:	86 e0       	ldi	r24, 0x06	; 6
     7f8:	63 e0       	ldi	r22, 0x03	; 3
     7fa:	41 e0       	ldi	r20, 0x01	; 1
     7fc:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
     800:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     802:	86 e0       	ldi	r24, 0x06	; 6
     804:	65 e0       	ldi	r22, 0x05	; 5
     806:	40 e0       	ldi	r20, 0x00	; 0
     808:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     80c:	86 e0       	ldi	r24, 0x06	; 6
     80e:	63 e0       	ldi	r22, 0x03	; 3
     810:	41 e0       	ldi	r20, 0x01	; 1
     812:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
     816:	08 95       	ret

00000818 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     818:	e0 91 cc 06 	lds	r30, 0x06CC
     81c:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     820:	82 89       	ldd	r24, Z+18	; 0x12
     822:	88 23       	and	r24, r24
     824:	11 f0       	breq	.+4      	; 0x82a <nRF24L01P_Get_Tx_Power+0x12>
     826:	80 e0       	ldi	r24, 0x00	; 0
     828:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     82a:	31 96       	adiw	r30, 0x01	; 1
     82c:	86 e0       	ldi	r24, 0x06	; 6
     82e:	61 e0       	ldi	r22, 0x01	; 1
     830:	af 01       	movw	r20, r30
     832:	21 e0       	ldi	r18, 0x01	; 1
     834:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     838:	e0 91 cc 06 	lds	r30, 0x06CC
     83c:	f0 91 cd 06 	lds	r31, 0x06CD
    nRF24L01P->TempBuf[0]&=0x03;
     840:	81 81       	ldd	r24, Z+1	; 0x01
     842:	86 95       	lsr	r24
     844:	83 70       	andi	r24, 0x03	; 3
     846:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     848:	08 95       	ret

0000084a <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     84a:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     84c:	e0 91 cc 06 	lds	r30, 0x06CC
     850:	f0 91 cd 06 	lds	r31, 0x06CD
     854:	82 89       	ldd	r24, Z+18	; 0x12
     856:	88 23       	and	r24, r24
     858:	71 f5       	brne	.+92     	; 0x8b6 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     85a:	99 23       	and	r25, r25
     85c:	21 f4       	brne	.+8      	; 0x866 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     85e:	86 e0       	ldi	r24, 0x06	; 6
     860:	62 e0       	ldi	r22, 0x02	; 2
     862:	40 e0       	ldi	r20, 0x00	; 0
     864:	0b c0       	rjmp	.+22     	; 0x87c <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     866:	91 30       	cpi	r25, 0x01	; 1
     868:	21 f4       	brne	.+8      	; 0x872 <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     86a:	86 e0       	ldi	r24, 0x06	; 6
     86c:	62 e0       	ldi	r22, 0x02	; 2
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	10 c0       	rjmp	.+32     	; 0x892 <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     872:	92 30       	cpi	r25, 0x02	; 2
     874:	49 f4       	brne	.+18     	; 0x888 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     876:	86 e0       	ldi	r24, 0x06	; 6
     878:	62 e0       	ldi	r22, 0x02	; 2
     87a:	41 e0       	ldi	r20, 0x01	; 1
     87c:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     880:	86 e0       	ldi	r24, 0x06	; 6
     882:	61 e0       	ldi	r22, 0x01	; 1
     884:	40 e0       	ldi	r20, 0x00	; 0
     886:	0a c0       	rjmp	.+20     	; 0x89c <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     888:	93 30       	cpi	r25, 0x03	; 3
     88a:	59 f4       	brne	.+22     	; 0x8a2 <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     88c:	86 e0       	ldi	r24, 0x06	; 6
     88e:	62 e0       	ldi	r22, 0x02	; 2
     890:	41 e0       	ldi	r20, 0x01	; 1
     892:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     896:	86 e0       	ldi	r24, 0x06	; 6
     898:	61 e0       	ldi	r22, 0x01	; 1
     89a:	41 e0       	ldi	r20, 0x01	; 1
     89c:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
     8a0:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     8a2:	86 e0       	ldi	r24, 0x06	; 6
     8a4:	62 e0       	ldi	r22, 0x02	; 2
     8a6:	41 e0       	ldi	r20, 0x01	; 1
     8a8:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     8ac:	86 e0       	ldi	r24, 0x06	; 6
     8ae:	61 e0       	ldi	r22, 0x01	; 1
     8b0:	41 e0       	ldi	r20, 0x01	; 1
     8b2:	0e 94 47 03 	call	0x68e	; 0x68e <nRF24L01P_ReadModifyWrite>
     8b6:	08 95       	ret

000008b8 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     8b8:	e0 91 cc 06 	lds	r30, 0x06CC
     8bc:	f0 91 cd 06 	lds	r31, 0x06CD
     8c0:	83 83       	std	Z+3, r24	; 0x03
}
     8c2:	08 95       	ret

000008c4 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     8c4:	e0 91 cc 06 	lds	r30, 0x06CC
     8c8:	f0 91 cd 06 	lds	r31, 0x06CD
     8cc:	84 83       	std	Z+4, r24	; 0x04
}
     8ce:	08 95       	ret

000008d0 <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     8d0:	e0 91 cc 06 	lds	r30, 0x06CC
     8d4:	f0 91 cd 06 	lds	r31, 0x06CD
     8d8:	96 83       	std	Z+6, r25	; 0x06
     8da:	85 83       	std	Z+5, r24	; 0x05
}
     8dc:	08 95       	ret

000008de <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     8de:	e0 91 cc 06 	lds	r30, 0x06CC
     8e2:	f0 91 cd 06 	lds	r31, 0x06CD
     8e6:	93 87       	std	Z+11, r25	; 0x0b
     8e8:	82 87       	std	Z+10, r24	; 0x0a
}
     8ea:	08 95       	ret

000008ec <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     8ec:	e0 91 cc 06 	lds	r30, 0x06CC
     8f0:	f0 91 cd 06 	lds	r31, 0x06CD
     8f4:	80 81       	ld	r24, Z
     8f6:	88 23       	and	r24, r24
     8f8:	21 f0       	breq	.+8      	; 0x902 <__stack+0x3>
    nRF24L01P_Set_Mode_Sleep();
     8fa:	0e 94 01 03 	call	0x602	; 0x602 <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     8fe:	0e 94 a0 01 	call	0x340	; 0x340 <nRF24L01P_Disable>
     902:	08 95       	ret

00000904 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     904:	e0 91 cc 06 	lds	r30, 0x06CC
     908:	f0 91 cd 06 	lds	r31, 0x06CD
     90c:	80 81       	ld	r24, Z
     90e:	88 23       	and	r24, r24
     910:	21 f4       	brne	.+8      	; 0x91a <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     912:	0e 94 99 01 	call	0x332	; 0x332 <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     916:	0e 94 2f 03 	call	0x65e	; 0x65e <nRF24L01P_Set_Mode_Rx>
     91a:	08 95       	ret

0000091c <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     91c:	0f 93       	push	r16
     91e:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     920:	0e 94 48 01 	call	0x290	; 0x290 <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     924:	0e 94 99 01 	call	0x332	; 0x332 <nRF24L01P_Enable>
  //Default config: Channel 2, 250kbps, 0dBm, 32byte max data
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     928:	e0 91 cc 06 	lds	r30, 0x06CC
     92c:	f0 91 cd 06 	lds	r31, 0x06CD
     930:	11 82       	std	Z+1, r1	; 0x01
     932:	31 96       	adiw	r30, 0x01	; 1
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	60 e0       	ldi	r22, 0x00	; 0
     938:	af 01       	movw	r20, r30
     93a:	21 e0       	ldi	r18, 0x01	; 1
     93c:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     940:	e0 91 cc 06 	lds	r30, 0x06CC
     944:	f0 91 cd 06 	lds	r31, 0x06CD
     948:	11 82       	std	Z+1, r1	; 0x01
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	60 e0       	ldi	r22, 0x00	; 0
     950:	af 01       	movw	r20, r30
     952:	21 e0       	ldi	r18, 0x01	; 1
     954:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     958:	e0 91 cc 06 	lds	r30, 0x06CC
     95c:	f0 91 cd 06 	lds	r31, 0x06CD
     960:	83 e0       	ldi	r24, 0x03	; 3
     962:	81 83       	std	Z+1, r24	; 0x01
     964:	31 96       	adiw	r30, 0x01	; 1
     966:	82 e0       	ldi	r24, 0x02	; 2
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	af 01       	movw	r20, r30
     96c:	21 e0       	ldi	r18, 0x01	; 1
     96e:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     972:	e0 91 cc 06 	lds	r30, 0x06CC
     976:	f0 91 cd 06 	lds	r31, 0x06CD
     97a:	81 e0       	ldi	r24, 0x01	; 1
     97c:	81 83       	std	Z+1, r24	; 0x01
     97e:	31 96       	adiw	r30, 0x01	; 1
     980:	83 e0       	ldi	r24, 0x03	; 3
     982:	60 e0       	ldi	r22, 0x00	; 0
     984:	af 01       	movw	r20, r30
     986:	21 e0       	ldi	r18, 0x01	; 1
     988:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     98c:	e0 91 cc 06 	lds	r30, 0x06CC
     990:	f0 91 cd 06 	lds	r31, 0x06CD
     994:	11 82       	std	Z+1, r1	; 0x01
     996:	31 96       	adiw	r30, 0x01	; 1
     998:	84 e0       	ldi	r24, 0x04	; 4
     99a:	60 e0       	ldi	r22, 0x00	; 0
     99c:	af 01       	movw	r20, r30
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     9a4:	e0 91 cc 06 	lds	r30, 0x06CC
     9a8:	f0 91 cd 06 	lds	r31, 0x06CD
     9ac:	82 e0       	ldi	r24, 0x02	; 2
     9ae:	81 83       	std	Z+1, r24	; 0x01
     9b0:	31 96       	adiw	r30, 0x01	; 1
     9b2:	85 e0       	ldi	r24, 0x05	; 5
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	af 01       	movw	r20, r30
     9b8:	21 e0       	ldi	r18, 0x01	; 1
     9ba:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     9be:	e0 91 cc 06 	lds	r30, 0x06CC
     9c2:	f0 91 cd 06 	lds	r31, 0x06CD
     9c6:	86 e2       	ldi	r24, 0x26	; 38
     9c8:	81 83       	std	Z+1, r24	; 0x01
     9ca:	31 96       	adiw	r30, 0x01	; 1
     9cc:	86 e0       	ldi	r24, 0x06	; 6
     9ce:	60 e0       	ldi	r22, 0x00	; 0
     9d0:	af 01       	movw	r20, r30
     9d2:	21 e0       	ldi	r18, 0x01	; 1
     9d4:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     9d8:	e0 91 cc 06 	lds	r30, 0x06CC
     9dc:	f0 91 cd 06 	lds	r31, 0x06CD
     9e0:	80 e7       	ldi	r24, 0x70	; 112
     9e2:	81 83       	std	Z+1, r24	; 0x01
     9e4:	31 96       	adiw	r30, 0x01	; 1
     9e6:	87 e0       	ldi	r24, 0x07	; 7
     9e8:	60 e0       	ldi	r22, 0x00	; 0
     9ea:	af 01       	movw	r20, r30
     9ec:	21 e0       	ldi	r18, 0x01	; 1
     9ee:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     9f2:	e0 91 cc 06 	lds	r30, 0x06CC
     9f6:	f0 91 cd 06 	lds	r31, 0x06CD
     9fa:	10 e2       	ldi	r17, 0x20	; 32
     9fc:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     9fe:	31 96       	adiw	r30, 0x01	; 1
     a00:	81 e1       	ldi	r24, 0x11	; 17
     a02:	60 e0       	ldi	r22, 0x00	; 0
     a04:	af 01       	movw	r20, r30
     a06:	21 e0       	ldi	r18, 0x01	; 1
     a08:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     a0c:	e0 91 cc 06 	lds	r30, 0x06CC
     a10:	f0 91 cd 06 	lds	r31, 0x06CD
     a14:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     a16:	31 96       	adiw	r30, 0x01	; 1
     a18:	82 e1       	ldi	r24, 0x12	; 18
     a1a:	60 e0       	ldi	r22, 0x00	; 0
     a1c:	af 01       	movw	r20, r30
     a1e:	21 e0       	ldi	r18, 0x01	; 1
     a20:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     a24:	e0 91 cc 06 	lds	r30, 0x06CC
     a28:	f0 91 cd 06 	lds	r31, 0x06CD
     a2c:	11 82       	std	Z+1, r1	; 0x01
     a2e:	31 96       	adiw	r30, 0x01	; 1
     a30:	8c e1       	ldi	r24, 0x1C	; 28
     a32:	60 e0       	ldi	r22, 0x00	; 0
     a34:	af 01       	movw	r20, r30
     a36:	21 e0       	ldi	r18, 0x01	; 1
     a38:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     a3c:	e0 91 cc 06 	lds	r30, 0x06CC
     a40:	f0 91 cd 06 	lds	r31, 0x06CD
     a44:	11 82       	std	Z+1, r1	; 0x01
     a46:	31 96       	adiw	r30, 0x01	; 1
     a48:	8d e1       	ldi	r24, 0x1D	; 29
     a4a:	60 e0       	ldi	r22, 0x00	; 0
     a4c:	af 01       	movw	r20, r30
     a4e:	21 e0       	ldi	r18, 0x01	; 1
     a50:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     a54:	00 e0       	ldi	r16, 0x00	; 0
     a56:	11 e0       	ldi	r17, 0x01	; 1
     a58:	80 e1       	ldi	r24, 0x10	; 16
     a5a:	60 e0       	ldi	r22, 0x00	; 0
     a5c:	a8 01       	movw	r20, r16
     a5e:	25 e0       	ldi	r18, 0x05	; 5
     a60:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     a64:	8a e0       	ldi	r24, 0x0A	; 10
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	a8 01       	movw	r20, r16
     a6a:	25 e0       	ldi	r18, 0x05	; 5
     a6c:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     a70:	8b e0       	ldi	r24, 0x0B	; 11
     a72:	60 e0       	ldi	r22, 0x00	; 0
     a74:	46 e0       	ldi	r20, 0x06	; 6
     a76:	51 e0       	ldi	r21, 0x01	; 1
     a78:	25 e0       	ldi	r18, 0x05	; 5
     a7a:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     a7e:	8c e0       	ldi	r24, 0x0C	; 12
     a80:	60 e0       	ldi	r22, 0x00	; 0
     a82:	4c e0       	ldi	r20, 0x0C	; 12
     a84:	51 e0       	ldi	r21, 0x01	; 1
     a86:	25 e0       	ldi	r18, 0x05	; 5
     a88:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     a8c:	8d e0       	ldi	r24, 0x0D	; 13
     a8e:	60 e0       	ldi	r22, 0x00	; 0
     a90:	42 e1       	ldi	r20, 0x12	; 18
     a92:	51 e0       	ldi	r21, 0x01	; 1
     a94:	25 e0       	ldi	r18, 0x05	; 5
     a96:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     a9a:	8e e0       	ldi	r24, 0x0E	; 14
     a9c:	60 e0       	ldi	r22, 0x00	; 0
     a9e:	48 e1       	ldi	r20, 0x18	; 24
     aa0:	51 e0       	ldi	r21, 0x01	; 1
     aa2:	25 e0       	ldi	r18, 0x05	; 5
     aa4:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     aa8:	8f e0       	ldi	r24, 0x0F	; 15
     aaa:	60 e0       	ldi	r22, 0x00	; 0
     aac:	4e e1       	ldi	r20, 0x1E	; 30
     aae:	51 e0       	ldi	r21, 0x01	; 1
     ab0:	25 e0       	ldi	r18, 0x05	; 5
     ab2:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     ab6:	e0 91 cc 06 	lds	r30, 0x06CC
     aba:	f0 91 cd 06 	lds	r31, 0x06CD
     abe:	80 e2       	ldi	r24, 0x20	; 32
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	96 83       	std	Z+6, r25	; 0x06
     ac4:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     ac6:	0e 94 76 04 	call	0x8ec	; 0x8ec <nRF24L01P_Deep_Sleep>
}
     aca:	1f 91       	pop	r17
     acc:	0f 91       	pop	r16
     ace:	08 95       	ret

00000ad0 <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     ad0:	ff 92       	push	r15
     ad2:	0f 93       	push	r16
     ad4:	1f 93       	push	r17
     ad6:	8c 01       	movw	r16, r24
     ad8:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     ada:	e0 91 cc 06 	lds	r30, 0x06CC
     ade:	f0 91 cd 06 	lds	r31, 0x06CD
     ae2:	11 8a       	std	Z+17, r1	; 0x11
     ae4:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     ae6:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     ae8:	0e 94 15 03 	call	0x62a	; 0x62a <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_SRC_ADDR_POS]=nRF24L01P->Address.Own;
     aec:	e0 91 cc 06 	lds	r30, 0x06CC
     af0:	f0 91 cd 06 	lds	r31, 0x06CD
     af4:	83 81       	ldd	r24, Z+3	; 0x03
     af6:	f8 01       	movw	r30, r16
     af8:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_DST_ADDR_POS]=nRF24L01P->Address.Dest;
     afa:	e0 91 cc 06 	lds	r30, 0x06CC
     afe:	f0 91 cd 06 	lds	r31, 0x06CD
     b02:	84 81       	ldd	r24, Z+4	; 0x04
     b04:	f8 01       	movw	r30, r16
     b06:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_DATA_LEN_POS]=len;
     b08:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     b0a:	c8 01       	movw	r24, r16
     b0c:	6e e1       	ldi	r22, 0x1E	; 30
     b0e:	0e 94 08 02 	call	0x410	; 0x410 <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
     b12:	f8 01       	movw	r30, r16
     b14:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
     b16:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     b18:	c8 01       	movw	r24, r16
     b1a:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     b1e:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_CRC16_H_POS]=(temp >> 8);
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     b20:	0e 94 96 02 	call	0x52c	; 0x52c <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     b24:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_CRC16_L_POS]=(temp & 0xFF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     b26:	1f 91       	pop	r17
     b28:	0f 91       	pop	r16
     b2a:	ff 90       	pop	r15
     b2c:	08 95       	ret

00000b2e <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     b2e:	df 92       	push	r13
     b30:	ef 92       	push	r14
     b32:	ff 92       	push	r15
     b34:	0f 93       	push	r16
     b36:	1f 93       	push	r17
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29
     b3c:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     b3e:	e0 91 cc 06 	lds	r30, 0x06CC
     b42:	f0 91 cd 06 	lds	r31, 0x06CD
     b46:	11 8a       	std	Z+17, r1	; 0x11
     b48:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     b4a:	12 8a       	std	Z+18, r1	; 0x12

uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     b4c:	10 86       	std	Z+8, r1	; 0x08
     b4e:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     b50:	0e 94 2f 03 	call	0x65e	; 0x65e <nRF24L01P_Set_Mode_Rx>
     b54:	75 e8       	ldi	r23, 0x85	; 133
     b56:	d7 2e       	mov	r13, r23
     b58:	23 c0       	rjmp	.+70     	; 0xba0 <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     b5a:	0e 94 c7 02 	call	0x58e	; 0x58e <nRF24L01P_Receive_Buffer_Not_Empty>
     b5e:	88 23       	and	r24, r24
     b60:	99 f0       	breq	.+38     	; 0xb88 <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     b62:	c7 01       	movw	r24, r14
     b64:	0e 94 b9 02 	call	0x572	; 0x572 <nRF24L01P_Read_Data_From_Receive_Buffer>
	    rec_crc=buf[nRF24L01P_CRC16_H_POS];
	    rec_crc<<=8;
     b68:	f7 01       	movw	r30, r14
     b6a:	d6 8d       	ldd	r29, Z+30	; 0x1e
     b6c:	c0 e0       	ldi	r28, 0x00	; 0
	    rec_crc|=buf[nRF24L01P_CRC16_L_POS];
     b6e:	07 8d       	ldd	r16, Z+31	; 0x1f
     b70:	10 e0       	ldi	r17, 0x00	; 0
     b72:	0c 2b       	or	r16, r28
     b74:	1d 2b       	or	r17, r29
      calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_CRC_CALC_LEN);
     b76:	c7 01       	movw	r24, r14
     b78:	6e e1       	ldi	r22, 0x1E	; 30
     b7a:	0e 94 08 02 	call	0x410	; 0x410 <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     b7e:	08 17       	cp	r16, r24
     b80:	19 07       	cpc	r17, r25
     b82:	11 f4       	brne	.+4      	; 0xb88 <nRF24L01P_Recieve_Basic+0x5a>
     b84:	81 e0       	ldi	r24, 0x01	; 1
     b86:	18 c0       	rjmp	.+48     	; 0xbb8 <nRF24L01P_Recieve_Basic+0x8a>
     b88:	8d 2d       	mov	r24, r13
     b8a:	8a 95       	dec	r24
     b8c:	f1 f7       	brne	.-4      	; 0xb8a <nRF24L01P_Recieve_Basic+0x5c>
		    sts=1;
		    break;
	    }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     b8e:	e0 91 cc 06 	lds	r30, 0x06CC
     b92:	f0 91 cd 06 	lds	r31, 0x06CD
     b96:	87 81       	ldd	r24, Z+7	; 0x07
     b98:	90 85       	ldd	r25, Z+8	; 0x08
     b9a:	01 96       	adiw	r24, 0x01	; 1
     b9c:	90 87       	std	Z+8, r25	; 0x08
     b9e:	87 83       	std	Z+7, r24	; 0x07
  uint8_t sts=0;
  uint16_t rec_crc, calc_crc;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     ba0:	e0 91 cc 06 	lds	r30, 0x06CC
     ba4:	f0 91 cd 06 	lds	r31, 0x06CD
     ba8:	27 81       	ldd	r18, Z+7	; 0x07
     baa:	30 85       	ldd	r19, Z+8	; 0x08
     bac:	85 81       	ldd	r24, Z+5	; 0x05
     bae:	96 81       	ldd	r25, Z+6	; 0x06
     bb0:	28 17       	cp	r18, r24
     bb2:	39 07       	cpc	r19, r25
     bb4:	90 f2       	brcs	.-92     	; 0xb5a <nRF24L01P_Recieve_Basic+0x2c>
     bb6:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     bb8:	df 91       	pop	r29
     bba:	cf 91       	pop	r28
     bbc:	1f 91       	pop	r17
     bbe:	0f 91       	pop	r16
     bc0:	ff 90       	pop	r15
     bc2:	ef 90       	pop	r14
     bc4:	df 90       	pop	r13
     bc6:	08 95       	ret

00000bc8 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     bc8:	cf 93       	push	r28
     bca:	df 93       	push	r29
     bcc:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     bce:	e0 91 cc 06 	lds	r30, 0x06CC
     bd2:	f0 91 cd 06 	lds	r31, 0x06CD
     bd6:	87 85       	ldd	r24, Z+15	; 0x0f
     bd8:	88 23       	and	r24, r24
     bda:	19 f0       	breq	.+6      	; 0xbe2 <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	8a 8f       	std	Y+26, r24	; 0x1a
     be0:	01 c0       	rjmp	.+2      	; 0xbe4 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     be2:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     be4:	ce 01       	movw	r24, r28
     be6:	0e 94 68 05 	call	0xad0	; 0xad0 <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     bea:	ce 01       	movw	r24, r28
     bec:	0e 94 97 05 	call	0xb2e	; 0xb2e <nRF24L01P_Recieve_Basic>
     bf0:	81 11       	cpse	r24, r1
     bf2:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     bf4:	df 91       	pop	r29
     bf6:	cf 91       	pop	r28
     bf8:	08 95       	ret

00000bfa <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     bfa:	cf 93       	push	r28
     bfc:	df 93       	push	r29
     bfe:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     c00:	0e 94 97 05 	call	0xb2e	; 0xb2e <nRF24L01P_Recieve_Basic>
     c04:	88 23       	and	r24, r24
     c06:	b9 f0       	breq	.+46     	; 0xc36 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     c08:	8a 8d       	ldd	r24, Y+26	; 0x1a
     c0a:	81 30       	cpi	r24, 0x01	; 1
     c0c:	a1 f4       	brne	.+40     	; 0xc36 <nRF24L01P_Recieve_With_ACK+0x3c>
     c0e:	e0 91 cc 06 	lds	r30, 0x06CC
     c12:	f0 91 cd 06 	lds	r31, 0x06CD
     c16:	93 81       	ldd	r25, Z+3	; 0x03
     c18:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c1a:	98 17       	cp	r25, r24
     c1c:	61 f4       	brne	.+24     	; 0xc36 <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c1e:	84 ef       	ldi	r24, 0xF4	; 244
     c20:	91 e0       	ldi	r25, 0x01	; 1
     c22:	01 97       	sbiw	r24, 0x01	; 1
     c24:	f1 f7       	brne	.-4      	; 0xc22 <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     c26:	8b 8d       	ldd	r24, Y+27	; 0x1b
     c28:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     c2a:	ce 01       	movw	r24, r28
     c2c:	62 e0       	ldi	r22, 0x02	; 2
     c2e:	0e 94 68 05 	call	0xad0	; 0xad0 <nRF24L01P_Transmit_Basic>
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	01 c0       	rjmp	.+2      	; 0xc38 <nRF24L01P_Recieve_With_ACK+0x3e>
     c36:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     c38:	df 91       	pop	r29
     c3a:	cf 91       	pop	r28
     c3c:	08 95       	ret

00000c3e <nRF24L01P_Error_Handler>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     c3e:	e0 91 cc 06 	lds	r30, 0x06CC
     c42:	f0 91 cd 06 	lds	r31, 0x06CD
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     c46:	82 89       	ldd	r24, Z+18	; 0x12
     c48:	88 23       	and	r24, r24
     c4a:	39 f0       	breq	.+14     	; 0xc5a <nRF24L01P_Error_Handler+0x1c>
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     c4c:	11 8a       	std	Z+17, r1	; 0x11
     c4e:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     c50:	12 8a       	std	Z+18, r1	; 0x12


void nRF24L01P_Error_Handler(void){
  if(nRF24L01P_No_Error() == 0){
    nRF24L01P_Error_Clear();
    nRF24L01P_Disable();
     c52:	0e 94 a0 01 	call	0x340	; 0x340 <nRF24L01P_Disable>
    nRF24L01P_Init();
     c56:	0e 94 8e 04 	call	0x91c	; 0x91c <nRF24L01P_Init>
     c5a:	08 95       	ret

00000c5c <Peripherals_ADC_Init>:
};


void Peripherals_ADC_Init(void){
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
     c5c:	80 91 7a 00 	lds	r24, 0x007A
     c60:	87 fd       	sbrc	r24, 7
     c62:	1c c0       	rjmp	.+56     	; 0xc9c <Peripherals_ADC_Init+0x40>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     c64:	8f ec       	ldi	r24, 0xCF	; 207
     c66:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     c6a:	86 e0       	ldi	r24, 0x06	; 6
     c6c:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     c70:	80 91 7a 00 	lds	r24, 0x007A
     c74:	80 6c       	ori	r24, 0xC0	; 192
     c76:	80 93 7a 00 	sts	0x007A, r24
     c7a:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     c7c:	2d e0       	ldi	r18, 0x0D	; 13
     c7e:	0a c0       	rjmp	.+20     	; 0xc94 <Peripherals_ADC_Init+0x38>
    while (!(ADCSRA & (1<<ADIF))) {
      //add timeout management
      tout++;
     c80:	9f 5f       	subi	r25, 0xFF	; 255
     c82:	82 2f       	mov	r24, r18
     c84:	8a 95       	dec	r24
     c86:	f1 f7       	brne	.-4      	; 0xc84 <Peripherals_ADC_Init+0x28>
      _delay_us(10);
      if(tout > 200){
     c88:	99 3c       	cpi	r25, 0xC9	; 201
     c8a:	21 f4       	brne	.+8      	; 0xc94 <Peripherals_ADC_Init+0x38>
        Peripherals.Error = 0x01;
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	80 93 31 01 	sts	0x0131, r24
     c92:	08 95       	ret
  uint8_t tout = 0;
  if( !(ADCSRA & (1<<ADEN)) ){
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
    while (!(ADCSRA & (1<<ADIF))) {
     c94:	80 91 7a 00 	lds	r24, 0x007A
     c98:	84 ff       	sbrs	r24, 4
     c9a:	f2 cf       	rjmp	.-28     	; 0xc80 <Peripherals_ADC_Init+0x24>
     c9c:	08 95       	ret

00000c9e <Peripherals_ADC_Sample>:

    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     c9e:	df 92       	push	r13
     ca0:	ef 92       	push	r14
     ca2:	ff 92       	push	r15
     ca4:	0f 93       	push	r16
     ca6:	1f 93       	push	r17
     ca8:	18 2f       	mov	r17, r24
     caa:	d6 2e       	mov	r13, r22
  uint8_t  temp, tout;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     cac:	0e 94 2e 06 	call	0xc5c	; 0xc5c <Peripherals_ADC_Init>
  if(Peripherals.Error == 0){
     cb0:	80 91 31 01 	lds	r24, 0x0131
     cb4:	88 23       	and	r24, r24
     cb6:	09 f0       	breq	.+2      	; 0xcba <Peripherals_ADC_Sample+0x1c>
     cb8:	40 c0       	rjmp	.+128    	; 0xd3a <Peripherals_ADC_Sample+0x9c>
    temp  = ADMUX;
     cba:	80 91 7c 00 	lds	r24, 0x007C
    temp &= 0xF0;
     cbe:	80 7f       	andi	r24, 0xF0	; 240
    temp |= channel;
     cc0:	81 2b       	or	r24, r17
    ADMUX = temp;
     cc2:	80 93 7c 00 	sts	0x007C, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cc6:	84 ef       	ldi	r24, 0xF4	; 244
     cc8:	91 e0       	ldi	r25, 0x01	; 1
     cca:	01 97       	sbiw	r24, 0x01	; 1
     ccc:	f1 f7       	brne	.-4      	; 0xcca <Peripherals_ADC_Sample+0x2c>
     cce:	ee 24       	eor	r14, r14
     cd0:	ff 24       	eor	r15, r15
     cd2:	87 01       	movw	r16, r14
     cd4:	20 e0       	ldi	r18, 0x00	; 0
     cd6:	30 e0       	ldi	r19, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     cd8:	4d e0       	ldi	r20, 0x0D	; 13
     cda:	1e c0       	rjmp	.+60     	; 0xd18 <Peripherals_ADC_Sample+0x7a>
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
     cdc:	80 91 7a 00 	lds	r24, 0x007A
     ce0:	80 64       	ori	r24, 0x40	; 64
     ce2:	80 93 7a 00 	sts	0x007A, r24
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	08 c0       	rjmp	.+16     	; 0xcfa <Peripherals_ADC_Sample+0x5c>
      while (!(ADCSRA & (1<<ADIF))) {
        //add timeout management
        tout++;
     cea:	9f 5f       	subi	r25, 0xFF	; 255
     cec:	84 2f       	mov	r24, r20
     cee:	8a 95       	dec	r24
     cf0:	f1 f7       	brne	.-4      	; 0xcee <Peripherals_ADC_Sample+0x50>
        _delay_us(10);
        if(tout > 200){
     cf2:	99 3c       	cpi	r25, 0xC9	; 201
     cf4:	11 f4       	brne	.+4      	; 0xcfa <Peripherals_ADC_Sample+0x5c>
     cf6:	31 e0       	ldi	r19, 0x01	; 1
     cf8:	04 c0       	rjmp	.+8      	; 0xd02 <Peripherals_ADC_Sample+0x64>
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
      tout = 0;
      ADCSRA |= (1<<ADSC);
      while (!(ADCSRA & (1<<ADIF))) {
     cfa:	80 91 7a 00 	lds	r24, 0x007A
     cfe:	84 ff       	sbrs	r24, 4
     d00:	f4 cf       	rjmp	.-24     	; 0xcea <Peripherals_ADC_Sample+0x4c>
        if(tout > 200){
          Peripherals.Error = 0x01;
          break;
        }
      }
      val += ADCW;
     d02:	80 91 78 00 	lds	r24, 0x0078
     d06:	90 91 79 00 	lds	r25, 0x0079
     d0a:	a0 e0       	ldi	r26, 0x00	; 0
     d0c:	b0 e0       	ldi	r27, 0x00	; 0
     d0e:	e8 0e       	add	r14, r24
     d10:	f9 1e       	adc	r15, r25
     d12:	0a 1f       	adc	r16, r26
     d14:	1b 1f       	adc	r17, r27
    temp  = ADMUX;
    temp &= 0xF0;
    temp |= channel;
    ADMUX = temp;
    _delay_us(500);
    for(uint8_t i=0; i<nsamples; i++){
     d16:	2f 5f       	subi	r18, 0xFF	; 255
     d18:	2d 15       	cp	r18, r13
     d1a:	00 f3       	brcs	.-64     	; 0xcdc <Peripherals_ADC_Sample+0x3e>
     d1c:	30 93 31 01 	sts	0x0131, r19
          break;
        }
      }
      val += ADCW;
    }
    val /= nsamples;
     d20:	2d 2d       	mov	r18, r13
     d22:	30 e0       	ldi	r19, 0x00	; 0
     d24:	40 e0       	ldi	r20, 0x00	; 0
     d26:	50 e0       	ldi	r21, 0x00	; 0
     d28:	c8 01       	movw	r24, r16
     d2a:	b7 01       	movw	r22, r14
     d2c:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <__udivmodsi4>
     d30:	c9 01       	movw	r24, r18
     d32:	da 01       	movw	r26, r20
     d34:	9c 01       	movw	r18, r24
     d36:	ad 01       	movw	r20, r26
     d38:	0a c0       	rjmp	.+20     	; 0xd4e <Peripherals_ADC_Sample+0xb0>
  }
  else{
    Peripherals.StickyError = Peripherals.Error;
     d3a:	80 93 32 01 	sts	0x0132, r24
    Peripherals.Error = 0;
     d3e:	10 92 31 01 	sts	0x0131, r1
    Peripherals_ADC_Init();
     d42:	0e 94 2e 06 	call	0xc5c	; 0xc5c <Peripherals_ADC_Init>
     d46:	20 e0       	ldi	r18, 0x00	; 0
     d48:	30 e0       	ldi	r19, 0x00	; 0
     d4a:	40 e0       	ldi	r20, 0x00	; 0
     d4c:	50 e0       	ldi	r21, 0x00	; 0
  }
  return (uint16_t)val;
}
     d4e:	c9 01       	movw	r24, r18
     d50:	1f 91       	pop	r17
     d52:	0f 91       	pop	r16
     d54:	ff 90       	pop	r15
     d56:	ef 90       	pop	r14
     d58:	df 90       	pop	r13
     d5a:	08 95       	ret

00000d5c <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     d5c:	80 91 24 01 	lds	r24, 0x0124
     d60:	81 60       	ori	r24, 0x01	; 1
     d62:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     d66:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     d68:	86 e0       	ldi	r24, 0x06	; 6
     d6a:	64 e0       	ldi	r22, 0x04	; 4
     d6c:	0e 94 4f 06 	call	0xc9e	; 0xc9e <Peripherals_ADC_Sample>
     d70:	90 93 26 01 	sts	0x0126, r25
     d74:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     d78:	5a 98       	cbi	0x0b, 2	; 11
  //Reference in mV
  Peripherals.VinSense  = 1100;
  //Voltage divider factor
  Peripherals.VinSense *= 21;
  Peripherals.VinSense *= Peripherals.VinRawADC;
  Peripherals.VinSense >>= 10;
     d7a:	a0 e0       	ldi	r26, 0x00	; 0
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	bc 01       	movw	r22, r24
     d80:	cd 01       	movw	r24, r26
     d82:	2c e3       	ldi	r18, 0x3C	; 60
     d84:	3a e5       	ldi	r19, 0x5A	; 90
     d86:	40 e0       	ldi	r20, 0x00	; 0
     d88:	50 e0       	ldi	r21, 0x00	; 0
     d8a:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__mulsi3>
     d8e:	2a e0       	ldi	r18, 0x0A	; 10
     d90:	96 95       	lsr	r25
     d92:	87 95       	ror	r24
     d94:	77 95       	ror	r23
     d96:	67 95       	ror	r22
     d98:	2a 95       	dec	r18
     d9a:	d1 f7       	brne	.-12     	; 0xd90 <Peripherals_Vin_Sense_Sample+0x34>
     d9c:	60 93 27 01 	sts	0x0127, r22
     da0:	70 93 28 01 	sts	0x0128, r23
     da4:	80 93 29 01 	sts	0x0129, r24
     da8:	90 93 2a 01 	sts	0x012A, r25
  Peripherals.Status &=~(1<<0);
     dac:	80 91 24 01 	lds	r24, 0x0124
     db0:	8e 7f       	andi	r24, 0xFE	; 254
     db2:	80 93 24 01 	sts	0x0124, r24
}
     db6:	08 95       	ret

00000db8 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     db8:	80 91 25 01 	lds	r24, 0x0125
     dbc:	90 91 26 01 	lds	r25, 0x0126
     dc0:	08 95       	ret

00000dc2 <Peripherals_Vin_Get>:

uint16_t Peripherals_Vin_Get(void){
  return (uint16_t)Peripherals.VinSense;
}
     dc2:	80 91 27 01 	lds	r24, 0x0127
     dc6:	90 91 28 01 	lds	r25, 0x0128
     dca:	08 95       	ret

00000dcc <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     dcc:	80 e0       	ldi	r24, 0x00	; 0
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	08 95       	ret

00000dd2 <Peripherals_Digital_RH_Get>:
int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
}

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     dd2:	0e 94 82 09 	call	0x1304	; 0x1304 <Sensors_HDC1080_RH_Get>
     dd6:	08 95       	ret

00000dd8 <Peripherals_Digital_Temp_Get>:
int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}

int16_t Peripherals_Digital_Temp_Get(void){
  return Sensors_HDC1080_Temp_Get();
     dd8:	0e 94 7d 09 	call	0x12fa	; 0x12fa <Sensors_HDC1080_Temp_Get>
}
     ddc:	08 95       	ret

00000dde <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     dde:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     de0:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     de2:	56 9a       	sbi	0x0a, 6	; 10
    
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     de4:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     de6:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     de8:	5f 9a       	sbi	0x0b, 7	; 11
}
     dea:	08 95       	ret

00000dec <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     dec:	81 30       	cpi	r24, 0x01	; 1
     dee:	11 f4       	brne	.+4      	; 0xdf4 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     df0:	5d 98       	cbi	0x0b, 5	; 11
     df2:	01 c0       	rjmp	.+2      	; 0xdf6 <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     df4:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     df6:	61 30       	cpi	r22, 0x01	; 1
     df8:	11 f4       	brne	.+4      	; 0xdfe <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     dfa:	5e 98       	cbi	0x0b, 6	; 11
     dfc:	01 c0       	rjmp	.+2      	; 0xe00 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     dfe:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     e00:	41 30       	cpi	r20, 0x01	; 1
     e02:	11 f4       	brne	.+4      	; 0xe08 <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     e04:	5f 98       	cbi	0x0b, 7	; 11
     e06:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     e08:	5f 9a       	sbi	0x0b, 7	; 11
     e0a:	08 95       	ret

00000e0c <Sensors_HDC1080_Struct_Init>:
hdc1080_t HDC1080;
ntc_t     NTC;


void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     e0c:	10 92 d6 06 	sts	0x06D6, r1
    HDC1080.Address = 0;
     e10:	10 92 da 06 	sts	0x06DA, r1
    HDC1080.LoopCnt = 0;
     e14:	10 92 dc 06 	sts	0x06DC, r1
     e18:	10 92 db 06 	sts	0x06DB, r1
    HDC1080.Temp = 0;
     e1c:	10 92 de 06 	sts	0x06DE, r1
     e20:	10 92 dd 06 	sts	0x06DD, r1
    HDC1080.RH = 0;
     e24:	10 92 e0 06 	sts	0x06E0, r1
     e28:	10 92 df 06 	sts	0x06DF, r1
    HDC1080.TimeoutError = 0;
     e2c:	10 92 e1 06 	sts	0x06E1, r1
    HDC1080.Error = 0;
     e30:	10 92 e2 06 	sts	0x06E2, r1
    HDC1080.StickyError = 0;
     e34:	10 92 e3 06 	sts	0x06E3, r1
    NTC.RawADC = 0;
     e38:	10 92 ce 06 	sts	0x06CE, r1
     e3c:	10 92 cf 06 	sts	0x06CF, r1
     e40:	10 92 d0 06 	sts	0x06D0, r1
     e44:	10 92 d1 06 	sts	0x06D1, r1
    NTC.Temp = 0;
     e48:	10 92 d2 06 	sts	0x06D2, r1
     e4c:	10 92 d3 06 	sts	0x06D3, r1
     e50:	10 92 d4 06 	sts	0x06D4, r1
     e54:	10 92 d5 06 	sts	0x06D5, r1
}
     e58:	08 95       	ret

00000e5a <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     e5a:	0e 94 06 07 	call	0xe0c	; 0xe0c <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS, Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_BP);
     e5e:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_BP);
     e60:	53 9a       	sbi	0x0a, 3	; 10
    //SCL as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e62:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e64:	3d 98       	cbi	0x07, 5	; 7
    //SDA as input, internal pull-up disabled, Software I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e66:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e68:	3c 98       	cbi	0x07, 4	; 7
}
     e6a:	08 95       	ret

00000e6c <Sensors_I2C_SCL_State_Set>:

void Sensors_I2C_SCL_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     e6c:	81 30       	cpi	r24, 0x01	; 1
     e6e:	21 f4       	brne	.+8      	; 0xe78 <Sensors_I2C_SCL_State_Set+0xc>
        SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_BP);
     e70:	3d 98       	cbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_HIGH;
     e72:	80 93 d8 06 	sts	0x06D8, r24
     e76:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     e78:	88 23       	and	r24, r24
     e7a:	19 f4       	brne	.+6      	; 0xe82 <Sensors_I2C_SCL_State_Set+0x16>
        SENSORS_HDC1080_SCL_DDR  |=  (1<<SENSORS_HDC1080_SCL_BP);
     e7c:	3d 9a       	sbi	0x07, 5	; 7
        HDC1080.SCLState = LOGIC_LOW;
     e7e:	10 92 d8 06 	sts	0x06D8, r1
     e82:	08 95       	ret

00000e84 <Sensors_I2C_SDA_State_Set>:
    }
}

void Sensors_I2C_SDA_State_Set(uint8_t state){
    if(state == LOGIC_HIGH){
     e84:	81 30       	cpi	r24, 0x01	; 1
     e86:	21 f4       	brne	.+8      	; 0xe90 <Sensors_I2C_SDA_State_Set+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     e88:	3c 98       	cbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_HIGH;
     e8a:	80 93 d9 06 	sts	0x06D9, r24
     e8e:	08 95       	ret
    }
    else if(state == LOGIC_LOW){
     e90:	88 23       	and	r24, r24
     e92:	19 f4       	brne	.+6      	; 0xe9a <Sensors_I2C_SDA_State_Set+0x16>
        SENSORS_HDC1080_SDA_DDR  |=  (1<<SENSORS_HDC1080_SDA_BP);
     e94:	3c 9a       	sbi	0x07, 4	; 7
        HDC1080.SDAState = LOGIC_LOW;
     e96:	10 92 d9 06 	sts	0x06D9, r1
     e9a:	08 95       	ret

00000e9c <Sensors_I2C_SDA_State_Get>:
    }
}

uint8_t Sensors_I2C_SDA_State_Get(void){
    if(SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)){
     e9c:	3c 9b       	sbis	0x07, 4	; 7
     e9e:	04 c0       	rjmp	.+8      	; 0xea8 <Sensors_I2C_SDA_State_Get+0xc>
        SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_BP);
     ea0:	3c 98       	cbi	0x07, 4	; 7
     ea2:	86 e0       	ldi	r24, 0x06	; 6
     ea4:	8a 95       	dec	r24
     ea6:	f1 f7       	brne	.-4      	; 0xea4 <Sensors_I2C_SDA_State_Get+0x8>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
    if(SENSORS_HDC1080_SDA_PIN & (1<<SENSORS_HDC1080_SDA_BP)){
     ea8:	86 b1       	in	r24, 0x06	; 6
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	24 e0       	ldi	r18, 0x04	; 4
     eae:	96 95       	lsr	r25
     eb0:	87 95       	ror	r24
     eb2:	2a 95       	dec	r18
     eb4:	e1 f7       	brne	.-8      	; 0xeae <Sensors_I2C_SDA_State_Get+0x12>
        return LOGIC_HIGH;
    }
    else{
        return LOGIC_LOW;
    }
}
     eb6:	81 70       	andi	r24, 0x01	; 1
     eb8:	08 95       	ret

00000eba <Sensors_I2C_Bus_Idle>:

uint8_t Sensors_I2C_Bus_Idle(void){
    if(  ((SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0) && 
     eba:	3d 9b       	sbis	0x07, 5	; 7
     ebc:	02 c0       	rjmp	.+4      	; 0xec2 <Sensors_I2C_Bus_Idle+0x8>
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	08 95       	ret
     ec2:	87 b1       	in	r24, 0x07	; 7
     ec4:	82 95       	swap	r24
     ec6:	8f 70       	andi	r24, 0x0F	; 15
     ec8:	80 95       	com	r24
     eca:	81 70       	andi	r24, 0x01	; 1
         ((SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0) ){
        return TRUE;
    }
    return FALSE;
}
     ecc:	08 95       	ret

00000ece <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
     ece:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     ed0:	80 91 e2 06 	lds	r24, 0x06E2
     ed4:	88 23       	and	r24, r24
     ed6:	c1 f4       	brne	.+48     	; 0xf08 <Sensors_HDC1080_I2C_Start+0x3a>
        //Emulate stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     ed8:	81 e0       	ldi	r24, 0x01	; 1
     eda:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     ede:	16 e0       	ldi	r17, 0x06	; 6
     ee0:	81 2f       	mov	r24, r17
     ee2:	8a 95       	dec	r24
     ee4:	f1 f7       	brne	.-4      	; 0xee2 <Sensors_HDC1080_I2C_Start+0x14>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     eec:	81 2f       	mov	r24, r17
     eee:	8a 95       	dec	r24
     ef0:	f1 f7       	brne	.-4      	; 0xeee <Sensors_HDC1080_I2C_Start+0x20>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        //Send start condition
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     ef8:	81 2f       	mov	r24, r17
     efa:	8a 95       	dec	r24
     efc:	f1 f7       	brne	.-4      	; 0xefa <Sensors_HDC1080_I2C_Start+0x2c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     efe:	80 e0       	ldi	r24, 0x00	; 0
     f00:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     f04:	1a 95       	dec	r17
     f06:	f1 f7       	brne	.-4      	; 0xf04 <Sensors_HDC1080_I2C_Start+0x36>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     f08:	1f 91       	pop	r17
     f0a:	08 95       	ret

00000f0c <Sensors_HDC1080_I2C_Stop>:

void Sensors_HDC1080_I2C_Stop(void){
     f0c:	1f 93       	push	r17
    if(HDC1080.Error == 0){
     f0e:	80 91 e2 06 	lds	r24, 0x06E2
     f12:	88 23       	and	r24, r24
     f14:	d9 f4       	brne	.+54     	; 0xf4c <Sensors_HDC1080_I2C_Stop+0x40>
        //if SCL logic high
        if( (SENSORS_HDC1080_SCL_DDR & (1<<SENSORS_HDC1080_SCL_BP)) == 0 ){
     f16:	3d 99       	sbic	0x07, 5	; 7
     f18:	05 c0       	rjmp	.+10     	; 0xf24 <Sensors_HDC1080_I2C_Stop+0x18>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f1a:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     f1e:	82 e0       	ldi	r24, 0x02	; 2
     f20:	8a 95       	dec	r24
     f22:	f1 f7       	brne	.-4      	; 0xf20 <Sensors_HDC1080_I2C_Stop+0x14>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //if SDA logic high
        if( (SENSORS_HDC1080_SDA_DDR & (1<<SENSORS_HDC1080_SDA_BP)) == 0 ){
     f24:	3c 99       	sbic	0x07, 4	; 7
     f26:	06 c0       	rjmp	.+12     	; 0xf34 <Sensors_HDC1080_I2C_Stop+0x28>
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f28:	80 e0       	ldi	r24, 0x00	; 0
     f2a:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     f2e:	82 e0       	ldi	r24, 0x02	; 2
     f30:	8a 95       	dec	r24
     f32:	f1 f7       	brne	.-4      	; 0xf30 <Sensors_HDC1080_I2C_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        }
        //Send stop condition
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f34:	81 e0       	ldi	r24, 0x01	; 1
     f36:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     f3a:	16 e0       	ldi	r17, 0x06	; 6
     f3c:	81 2f       	mov	r24, r17
     f3e:	8a 95       	dec	r24
     f40:	f1 f7       	brne	.-4      	; 0xf3e <Sensors_HDC1080_I2C_Stop+0x32>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f42:	81 e0       	ldi	r24, 0x01	; 1
     f44:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     f48:	1a 95       	dec	r17
     f4a:	f1 f7       	brne	.-4      	; 0xf48 <Sensors_HDC1080_I2C_Stop+0x3c>
        _delay_us(SENSORS_HDC1080_HALF_BIT);
    }
}
     f4c:	1f 91       	pop	r17
     f4e:	08 95       	ret

00000f50 <Sensors_HDC1080_I2C_Forced_Stop>:

void Sensors_HDC1080_I2C_Forced_Stop(void){
     f50:	1f 93       	push	r17
    if(HDC1080.Error != 0){
     f52:	80 91 e2 06 	lds	r24, 0x06E2
     f56:	88 23       	and	r24, r24
     f58:	d9 f0       	breq	.+54     	; 0xf90 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
        if ( Sensors_I2C_Bus_Idle() == FALSE ){
     f5a:	0e 94 5d 07 	call	0xeba	; 0xeba <Sensors_I2C_Bus_Idle>
     f5e:	88 23       	and	r24, r24
     f60:	b9 f4       	brne	.+46     	; 0xf90 <Sensors_HDC1080_I2C_Forced_Stop+0x40>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     f62:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     f66:	12 e0       	ldi	r17, 0x02	; 2
     f68:	81 2f       	mov	r24, r17
     f6a:	8a 95       	dec	r24
     f6c:	f1 f7       	brne	.-4      	; 0xf6a <Sensors_HDC1080_I2C_Forced_Stop+0x1a>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     f6e:	80 e0       	ldi	r24, 0x00	; 0
     f70:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     f74:	1a 95       	dec	r17
     f76:	f1 f7       	brne	.-4      	; 0xf74 <Sensors_HDC1080_I2C_Forced_Stop+0x24>
            _delay_us(SENSORS_HDC1080_QUARTER_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     f78:	81 e0       	ldi	r24, 0x01	; 1
     f7a:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     f7e:	16 e0       	ldi	r17, 0x06	; 6
     f80:	81 2f       	mov	r24, r17
     f82:	8a 95       	dec	r24
     f84:	f1 f7       	brne	.-4      	; 0xf82 <Sensors_HDC1080_I2C_Forced_Stop+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     f8c:	1a 95       	dec	r17
     f8e:	f1 f7       	brne	.-4      	; 0xf8c <Sensors_HDC1080_I2C_Forced_Stop+0x3c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
}
     f90:	1f 91       	pop	r17
     f92:	08 95       	ret

00000f94 <Sensors_HDC1080_I2C_Send>:

void Sensors_HDC1080_I2C_Send(uint8_t addr){
     f94:	ff 92       	push	r15
     f96:	0f 93       	push	r16
     f98:	1f 93       	push	r17
     f9a:	08 2f       	mov	r16, r24
    if(HDC1080.Error == 0){
     f9c:	80 91 e2 06 	lds	r24, 0x06E2
     fa0:	88 23       	and	r24, r24
     fa2:	f1 f4       	brne	.+60     	; 0xfe0 <Sensors_HDC1080_I2C_Send+0x4c>
     fa4:	10 e0       	ldi	r17, 0x00	; 0
     fa6:	36 e0       	ldi	r19, 0x06	; 6
     fa8:	f3 2e       	mov	r15, r19
        for(uint8_t i = 0; i < 8; i++){
            if(addr & 0x80){
     faa:	07 ff       	sbrs	r16, 7
     fac:	02 c0       	rjmp	.+4      	; 0xfb2 <Sensors_HDC1080_I2C_Send+0x1e>
                Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	01 c0       	rjmp	.+2      	; 0xfb4 <Sensors_HDC1080_I2C_Send+0x20>
            }
            else{
                Sensors_I2C_SDA_State_Set(LOGIC_LOW);
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
     fb8:	8f 2d       	mov	r24, r15
     fba:	8a 95       	dec	r24
     fbc:	f1 f7       	brne	.-4      	; 0xfba <Sensors_HDC1080_I2C_Send+0x26>
            }
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     fc4:	8f 2d       	mov	r24, r15
     fc6:	8a 95       	dec	r24
     fc8:	f1 f7       	brne	.-4      	; 0xfc6 <Sensors_HDC1080_I2C_Send+0x32>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
     fca:	80 e0       	ldi	r24, 0x00	; 0
     fcc:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
     fd0:	8f 2d       	mov	r24, r15
     fd2:	8a 95       	dec	r24
     fd4:	f1 f7       	brne	.-4      	; 0xfd2 <Sensors_HDC1080_I2C_Send+0x3e>
    }
}

void Sensors_HDC1080_I2C_Send(uint8_t addr){
    if(HDC1080.Error == 0){
        for(uint8_t i = 0; i < 8; i++){
     fd6:	1f 5f       	subi	r17, 0xFF	; 255
     fd8:	18 30       	cpi	r17, 0x08	; 8
     fda:	11 f0       	breq	.+4      	; 0xfe0 <Sensors_HDC1080_I2C_Send+0x4c>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            addr <<= 1;
     fdc:	00 0f       	add	r16, r16
     fde:	e5 cf       	rjmp	.-54     	; 0xfaa <Sensors_HDC1080_I2C_Send+0x16>
        }
    }
}
     fe0:	1f 91       	pop	r17
     fe2:	0f 91       	pop	r16
     fe4:	ff 90       	pop	r15
     fe6:	08 95       	ret

00000fe8 <Sensors_HDC1080_I2C_Receive>:

uint8_t Sensors_HDC1080_I2C_Receive(void){
     fe8:	ff 92       	push	r15
     fea:	0f 93       	push	r16
     fec:	1f 93       	push	r17
    uint8_t val = 0;
    if(HDC1080.Error == 0){
     fee:	80 91 e2 06 	lds	r24, 0x06E2
     ff2:	88 23       	and	r24, r24
     ff4:	11 f0       	breq	.+4      	; 0xffa <Sensors_HDC1080_I2C_Receive+0x12>
     ff6:	10 e0       	ldi	r17, 0x00	; 0
     ff8:	1f c0       	rjmp	.+62     	; 0x1038 <Sensors_HDC1080_I2C_Receive+0x50>
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
    1000:	86 e0       	ldi	r24, 0x06	; 6
    1002:	8a 95       	dec	r24
    1004:	f1 f7       	brne	.-4      	; 0x1002 <Sensors_HDC1080_I2C_Receive+0x1a>
    1006:	10 e0       	ldi	r17, 0x00	; 0
    1008:	00 e0       	ldi	r16, 0x00	; 0
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
            val <<= 1;
    100a:	46 e0       	ldi	r20, 0x06	; 6
    100c:	f4 2e       	mov	r15, r20
    100e:	11 0f       	add	r17, r17
            if(Sensors_I2C_SDA_State_Get() == LOGIC_HIGH){
    1010:	0e 94 4e 07 	call	0xe9c	; 0xe9c <Sensors_I2C_SDA_State_Get>
    1014:	81 30       	cpi	r24, 0x01	; 1
    1016:	09 f4       	brne	.+2      	; 0x101a <Sensors_HDC1080_I2C_Receive+0x32>
                val |= 1;
    1018:	11 60       	ori	r17, 0x01	; 1
            }
            Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    101a:	81 e0       	ldi	r24, 0x01	; 1
    101c:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
    1020:	8f 2d       	mov	r24, r15
    1022:	8a 95       	dec	r24
    1024:	f1 f7       	brne	.-4      	; 0x1022 <Sensors_HDC1080_I2C_Receive+0x3a>
            _delay_us(SENSORS_HDC1080_HALF_BIT);
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
    102c:	8f 2d       	mov	r24, r15
    102e:	8a 95       	dec	r24
    1030:	f1 f7       	brne	.-4      	; 0x102e <Sensors_HDC1080_I2C_Receive+0x46>
    uint8_t val = 0;
    if(HDC1080.Error == 0){
        //Set SDA as input
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
        _delay_us(SENSORS_HDC1080_HALF_BIT);
        for(uint8_t i = 0; i < 8; i++){
    1032:	0f 5f       	subi	r16, 0xFF	; 255
    1034:	08 30       	cpi	r16, 0x08	; 8
    1036:	59 f7       	brne	.-42     	; 0x100e <Sensors_HDC1080_I2C_Receive+0x26>
            Sensors_I2C_SCL_State_Set(LOGIC_LOW);
            _delay_us(SENSORS_HDC1080_HALF_BIT);
        }
    }
    return val;
}
    1038:	81 2f       	mov	r24, r17
    103a:	1f 91       	pop	r17
    103c:	0f 91       	pop	r16
    103e:	ff 90       	pop	r15
    1040:	08 95       	ret

00001042 <Sensors_HDC1080_I2C_Check_Ack>:

void Sensors_HDC1080_I2C_Check_Ack(void){
    1042:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    1044:	80 91 e2 06 	lds	r24, 0x06E2
    1048:	88 23       	and	r24, r24
    104a:	f9 f4       	brne	.+62     	; 0x108a <Sensors_HDC1080_I2C_Check_Ack+0x48>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_HIGH);
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
    1052:	12 e0       	ldi	r17, 0x02	; 2
    1054:	81 2f       	mov	r24, r17
    1056:	8a 95       	dec	r24
    1058:	f1 f7       	brne	.-4      	; 0x1056 <Sensors_HDC1080_I2C_Check_Ack+0x14>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    105a:	81 e0       	ldi	r24, 0x01	; 1
    105c:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
    1060:	1a 95       	dec	r17
    1062:	f1 f7       	brne	.-4      	; 0x1060 <Sensors_HDC1080_I2C_Check_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        if(Sensors_I2C_SDA_State_Get() == LOGIC_LOW){
    1064:	0e 94 4e 07 	call	0xe9c	; 0xe9c <Sensors_I2C_SDA_State_Get>
    1068:	88 23       	and	r24, r24
    106a:	21 f4       	brne	.+8      	; 0x1074 <Sensors_HDC1080_I2C_Check_Ack+0x32>
            HDC1080.AckStatus = TRUE;
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	80 93 d7 06 	sts	0x06D7, r24
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <Sensors_HDC1080_I2C_Check_Ack+0x36>
        }
        else{
            HDC1080.AckStatus = FALSE;
    1074:	10 92 d7 06 	sts	0x06D7, r1
    1078:	12 e0       	ldi	r17, 0x02	; 2
    107a:	81 2f       	mov	r24, r17
    107c:	8a 95       	dec	r24
    107e:	f1 f7       	brne	.-4      	; 0x107c <Sensors_HDC1080_I2C_Check_Ack+0x3a>
        }
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    1080:	80 e0       	ldi	r24, 0x00	; 0
    1082:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
    1086:	1a 95       	dec	r17
    1088:	f1 f7       	brne	.-4      	; 0x1086 <Sensors_HDC1080_I2C_Check_Ack+0x44>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    108a:	1f 91       	pop	r17
    108c:	08 95       	ret

0000108e <Sensors_HDC1080_I2C_Send_Ack>:

void Sensors_HDC1080_I2C_Send_Ack(void){
    108e:	1f 93       	push	r17
    if(HDC1080.Error == 0){
    1090:	80 91 e2 06 	lds	r24, 0x06E2
    1094:	88 23       	and	r24, r24
    1096:	a1 f4       	brne	.+40     	; 0x10c0 <Sensors_HDC1080_I2C_Send_Ack+0x32>
        //SDA input mode
        Sensors_I2C_SDA_State_Set(LOGIC_LOW);
    1098:	0e 94 42 07 	call	0xe84	; 0xe84 <Sensors_I2C_SDA_State_Set>
    109c:	12 e0       	ldi	r17, 0x02	; 2
    109e:	81 2f       	mov	r24, r17
    10a0:	8a 95       	dec	r24
    10a2:	f1 f7       	brne	.-4      	; 0x10a0 <Sensors_HDC1080_I2C_Send_Ack+0x12>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_HIGH);
    10a4:	81 e0       	ldi	r24, 0x01	; 1
    10a6:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
    10aa:	81 2f       	mov	r24, r17
    10ac:	8a 95       	dec	r24
    10ae:	f1 f7       	brne	.-4      	; 0x10ac <Sensors_HDC1080_I2C_Send_Ack+0x1e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
        Sensors_I2C_SCL_State_Set(LOGIC_LOW);
    10b0:	81 2f       	mov	r24, r17
    10b2:	8a 95       	dec	r24
    10b4:	f1 f7       	brne	.-4      	; 0x10b2 <Sensors_HDC1080_I2C_Send_Ack+0x24>
    10b6:	80 e0       	ldi	r24, 0x00	; 0
    10b8:	0e 94 36 07 	call	0xe6c	; 0xe6c <Sensors_I2C_SCL_State_Set>
    10bc:	1a 95       	dec	r17
    10be:	f1 f7       	brne	.-4      	; 0x10bc <Sensors_HDC1080_I2C_Send_Ack+0x2e>
        _delay_us(SENSORS_HDC1080_QUARTER_BIT);
    }
}
    10c0:	1f 91       	pop	r17
    10c2:	08 95       	ret

000010c4 <Sensors_HDC1080_Slave_Addr_Send>:

uint8_t Sensors_HDC1080_Slave_Addr_Send(uint8_t addr){
    10c4:	0f 93       	push	r16
    10c6:	1f 93       	push	r17
    10c8:	08 2f       	mov	r16, r24
    10ca:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t cnt = 0, sts;
    while(1){
        Sensors_HDC1080_I2C_Start();
    10cc:	0e 94 67 07 	call	0xece	; 0xece <Sensors_HDC1080_I2C_Start>
        Sensors_HDC1080_I2C_Send( addr );
    10d0:	80 2f       	mov	r24, r16
    10d2:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
        Sensors_HDC1080_I2C_Check_Ack();
    10d6:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
        if(HDC1080.AckStatus == FALSE){
    10da:	80 91 d7 06 	lds	r24, 0x06D7
    10de:	88 23       	and	r24, r24
    10e0:	11 f0       	breq	.+4      	; 0x10e6 <Sensors_HDC1080_Slave_Addr_Send+0x22>
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	09 c0       	rjmp	.+18     	; 0x10f8 <Sensors_HDC1080_Slave_Addr_Send+0x34>
            Sensors_HDC1080_I2C_Stop();
    10e6:	0e 94 86 07 	call	0xf0c	; 0xf0c <Sensors_HDC1080_I2C_Stop>
            cnt++;
    10ea:	1f 5f       	subi	r17, 0xFF	; 255
            if(cnt > SENSORS_HDC1080_ACK_MAX_RETRY){
    10ec:	1f 31       	cpi	r17, 0x1F	; 31
    10ee:	71 f7       	brne	.-36     	; 0x10cc <Sensors_HDC1080_Slave_Addr_Send+0x8>
                //Set error flag to stop next communications
                HDC1080.Error = SENSOR_ERROR_I2C_ADDR_W_NACK;
    10f0:	81 e0       	ldi	r24, 0x01	; 1
    10f2:	80 93 e2 06 	sts	0x06E2, r24
    10f6:	80 e0       	ldi	r24, 0x00	; 0
            sts = SUCCESSFUL;
            break;
        }
    }
    return sts;
}
    10f8:	1f 91       	pop	r17
    10fa:	0f 91       	pop	r16
    10fc:	08 95       	ret

000010fe <Sensors_HDC1080_Config>:

void Sensors_HDC1080_Config(uint8_t type){
    10fe:	ff 92       	push	r15
    1100:	0f 93       	push	r16
    1102:	1f 93       	push	r17
    1104:	18 2f       	mov	r17, r24
    //Config sensor
    uint8_t cnt = 0, sts;
    Sensors_HDC1080_Slave_Addr_Send(SENSORS_HDC1080_ADDR << 1);
    1106:	80 e8       	ldi	r24, 0x80	; 128
    1108:	0e 94 62 08 	call	0x10c4	; 0x10c4 <Sensors_HDC1080_Slave_Addr_Send>
    Sensors_HDC1080_I2C_Send(0x02);
    110c:	82 e0       	ldi	r24, 0x02	; 2
    110e:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1112:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    1116:	f0 90 d7 06 	lds	r15, 0x06D7
    Sensors_HDC1080_I2C_Send(type);
    111a:	81 2f       	mov	r24, r17
    111c:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1120:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    1124:	00 91 d7 06 	lds	r16, 0x06D7
    Sensors_HDC1080_I2C_Send(0x00);
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    112e:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 2;
    1132:	10 91 d7 06 	lds	r17, 0x06D7
    Sensors_HDC1080_I2C_Stop();
    1136:	0e 94 86 07 	call	0xf0c	; 0xf0c <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x07) ){
    113a:	80 91 e2 06 	lds	r24, 0x06E2
    113e:	88 23       	and	r24, r24
    1140:	51 f4       	brne	.+20     	; 0x1156 <Sensors_HDC1080_Config+0x58>
    1142:	00 0f       	add	r16, r16
    1144:	11 0f       	add	r17, r17
    1146:	11 0f       	add	r17, r17
    1148:	10 2b       	or	r17, r16
    114a:	1f 29       	or	r17, r15
    114c:	17 30       	cpi	r17, 0x07	; 7
    114e:	19 f0       	breq	.+6      	; 0x1156 <Sensors_HDC1080_Config+0x58>
        HDC1080.Error = SENSOR_ERROR_I2C_CONFIG_FAILED;
    1150:	85 e0       	ldi	r24, 0x05	; 5
    1152:	80 93 e2 06 	sts	0x06E2, r24
    }
}
    1156:	1f 91       	pop	r17
    1158:	0f 91       	pop	r16
    115a:	ff 90       	pop	r15
    115c:	08 95       	ret

0000115e <Sensors_Sample_Temp_RH>:

void Sensors_Sample_Temp_RH(void){
    115e:	ef 92       	push	r14
    1160:	ff 92       	push	r15
    1162:	0f 93       	push	r16
    1164:	1f 93       	push	r17
    uint8_t   sts;
    uint32_t  temp_val = 0, rh_val = 0;
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_BP);
    1166:	5b 98       	cbi	0x0b, 3	; 11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1168:	80 e2       	ldi	r24, 0x20	; 32
    116a:	9e e4       	ldi	r25, 0x4E	; 78
    116c:	01 97       	sbiw	r24, 0x01	; 1
    116e:	f1 f7       	brne	.-4      	; 0x116c <Sensors_Sample_Temp_RH+0xe>
    //Wait until sensor is ready
    _delay_ms(SENSORS_HDC1080_POWER_UP_DELAY);
    
    //Clear all errors
    HDC1080.Error = 0;
    1170:	10 92 e2 06 	sts	0x06E2, r1
    //Config HDC1080, 1->Temp_RH, 0->Temp/RH
    Sensors_HDC1080_Config(0);
    1174:	80 e0       	ldi	r24, 0x00	; 0
    1176:	0e 94 7f 08 	call	0x10fe	; 0x10fe <Sensors_HDC1080_Config>
    
    //Trigger Temp measurement
    Sensors_HDC1080_I2C_Start();
    117a:	0e 94 67 07 	call	0xece	; 0xece <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    117e:	80 e8       	ldi	r24, 0x80	; 128
    1180:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1184:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    1188:	00 91 d7 06 	lds	r16, 0x06D7
    Sensors_HDC1080_I2C_Send(0x00);
    118c:	80 e0       	ldi	r24, 0x00	; 0
    118e:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    1192:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    1196:	10 91 d7 06 	lds	r17, 0x06D7
    Sensors_HDC1080_I2C_Stop();
    119a:	0e 94 86 07 	call	0xf0c	; 0xf0c <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    119e:	80 91 e2 06 	lds	r24, 0x06E2
    11a2:	88 23       	and	r24, r24
    11a4:	39 f4       	brne	.+14     	; 0x11b4 <Sensors_Sample_Temp_RH+0x56>
    11a6:	11 0f       	add	r17, r17
    11a8:	10 2b       	or	r17, r16
    11aa:	13 30       	cpi	r17, 0x03	; 3
    11ac:	19 f0       	breq	.+6      	; 0x11b4 <Sensors_Sample_Temp_RH+0x56>
        HDC1080.Error = SENSOR_ERROR_I2C_TEMP_MES_TRIG_FAILED;
    11ae:	86 e0       	ldi	r24, 0x06	; 6
    11b0:	80 93 e2 06 	sts	0x06E2, r24
    11b4:	80 e7       	ldi	r24, 0x70	; 112
    11b6:	97 e1       	ldi	r25, 0x17	; 23
    11b8:	01 97       	sbiw	r24, 0x01	; 1
    11ba:	f1 f7       	brne	.-4      	; 0x11b8 <Sensors_Sample_Temp_RH+0x5a>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    11bc:	81 e8       	ldi	r24, 0x81	; 129
    11be:	0e 94 62 08 	call	0x10c4	; 0x10c4 <Sensors_HDC1080_Slave_Addr_Send>
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    11c2:	0e 94 f4 07 	call	0xfe8	; 0xfe8 <Sensors_HDC1080_I2C_Receive>
    11c6:	e8 2e       	mov	r14, r24
    Sensors_HDC1080_I2C_Send_Ack();
    11c8:	0e 94 47 08 	call	0x108e	; 0x108e <Sensors_HDC1080_I2C_Send_Ack>
    temp_val <<= 8;
    temp_val |= Sensors_HDC1080_I2C_Receive();
    11cc:	0e 94 f4 07 	call	0xfe8	; 0xfe8 <Sensors_HDC1080_I2C_Receive>
    11d0:	f8 2e       	mov	r15, r24
    //Send NACK
    Sensors_HDC1080_I2C_Check_Ack();
    11d2:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    11d6:	0e 94 86 07 	call	0xf0c	; 0xf0c <Sensors_HDC1080_I2C_Stop>



    //Trigger RH measurement
    Sensors_HDC1080_I2C_Start();
    11da:	0e 94 67 07 	call	0xece	; 0xece <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send(SENSORS_HDC1080_ADDR << 1);
    11de:	80 e8       	ldi	r24, 0x80	; 128
    11e0:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11e4:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts = HDC1080.AckStatus;
    11e8:	00 91 d7 06 	lds	r16, 0x06D7
    Sensors_HDC1080_I2C_Send(0x01);
    11ec:	81 e0       	ldi	r24, 0x01	; 1
    11ee:	0e 94 ca 07 	call	0xf94	; 0xf94 <Sensors_HDC1080_I2C_Send>
    Sensors_HDC1080_I2C_Check_Ack();
    11f2:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    sts |= HDC1080.AckStatus << 1;
    11f6:	10 91 d7 06 	lds	r17, 0x06D7
    Sensors_HDC1080_I2C_Stop();
    11fa:	0e 94 86 07 	call	0xf0c	; 0xf0c <Sensors_HDC1080_I2C_Stop>
    if( (HDC1080.Error == 0) && (sts != 0x03) ){
    11fe:	80 91 e2 06 	lds	r24, 0x06E2
    1202:	88 23       	and	r24, r24
    1204:	39 f4       	brne	.+14     	; 0x1214 <Sensors_Sample_Temp_RH+0xb6>
    1206:	11 0f       	add	r17, r17
    1208:	10 2b       	or	r17, r16
    120a:	13 30       	cpi	r17, 0x03	; 3
    120c:	19 f0       	breq	.+6      	; 0x1214 <Sensors_Sample_Temp_RH+0xb6>
        HDC1080.Error = SENSOR_ERROR_I2C_RH_MES_TRIG_FAILED;
    120e:	87 e0       	ldi	r24, 0x07	; 7
    1210:	80 93 e2 06 	sts	0x06E2, r24
    1214:	80 e7       	ldi	r24, 0x70	; 112
    1216:	97 e1       	ldi	r25, 0x17	; 23
    1218:	01 97       	sbiw	r24, 0x01	; 1
    121a:	f1 f7       	brne	.-4      	; 0x1218 <Sensors_Sample_Temp_RH+0xba>

    //Wait until sensor data is ready
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    121c:	81 e8       	ldi	r24, 0x81	; 129
    121e:	0e 94 62 08 	call	0x10c4	; 0x10c4 <Sensors_HDC1080_Slave_Addr_Send>
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    1222:	0e 94 f4 07 	call	0xfe8	; 0xfe8 <Sensors_HDC1080_I2C_Receive>
    1226:	08 2f       	mov	r16, r24
    Sensors_HDC1080_I2C_Send_Ack();
    1228:	0e 94 47 08 	call	0x108e	; 0x108e <Sensors_HDC1080_I2C_Send_Ack>
    rh_val <<= 8;
    rh_val |= Sensors_HDC1080_I2C_Receive();
    122c:	0e 94 f4 07 	call	0xfe8	; 0xfe8 <Sensors_HDC1080_I2C_Receive>
    1230:	18 2f       	mov	r17, r24
    Sensors_HDC1080_I2C_Check_Ack();
    1232:	0e 94 21 08 	call	0x1042	; 0x1042 <Sensors_HDC1080_I2C_Check_Ack>
    Sensors_HDC1080_I2C_Stop();
    1236:	0e 94 86 07 	call	0xf0c	; 0xf0c <Sensors_HDC1080_I2C_Stop>


    //Send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop();
    123a:	0e 94 a8 07 	call	0xf50	; 0xf50 <Sensors_HDC1080_I2C_Forced_Stop>
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);
    123e:	5b 9a       	sbi	0x0b, 3	; 11

    //Check errors and calculate
    if(HDC1080.Error == 0){
    1240:	80 91 e2 06 	lds	r24, 0x06E2
    1244:	88 23       	and	r24, r24
    1246:	09 f0       	breq	.+2      	; 0x124a <Sensors_Sample_Temp_RH+0xec>
    1248:	43 c0       	rjmp	.+134    	; 0x12d0 <Sensors_Sample_Temp_RH+0x172>
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    
    //Read Temp
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read temp result registers
    temp_val = Sensors_HDC1080_I2C_Receive();
    124a:	6e 2d       	mov	r22, r14
    124c:	70 e0       	ldi	r23, 0x00	; 0
    124e:	80 e0       	ldi	r24, 0x00	; 0
    1250:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    temp_val <<= 8;
    1252:	98 2f       	mov	r25, r24
    1254:	87 2f       	mov	r24, r23
    1256:	76 2f       	mov	r23, r22
    1258:	66 27       	eor	r22, r22
    temp_val |= Sensors_HDC1080_I2C_Receive();
    125a:	2f 2d       	mov	r18, r15
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	40 e0       	ldi	r20, 0x00	; 0
    1260:	50 e0       	ldi	r21, 0x00	; 0
    1262:	62 2b       	or	r22, r18
    1264:	73 2b       	or	r23, r19
    1266:	84 2b       	or	r24, r20
    1268:	95 2b       	or	r25, r21
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_BP);

    //Check errors and calculate
    if(HDC1080.Error == 0){
        //Temp result is x10
        temp_val *= 1650;
    126a:	22 e7       	ldi	r18, 0x72	; 114
    126c:	36 e0       	ldi	r19, 0x06	; 6
    126e:	40 e0       	ldi	r20, 0x00	; 0
    1270:	50 e0       	ldi	r21, 0x00	; 0
    1272:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__mulsi3>
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;
    1276:	2f ef       	ldi	r18, 0xFF	; 255
    1278:	3f ef       	ldi	r19, 0xFF	; 255
    127a:	40 e0       	ldi	r20, 0x00	; 0
    127c:	50 e0       	ldi	r21, 0x00	; 0
    127e:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <__udivmodsi4>
    1282:	20 59       	subi	r18, 0x90	; 144
    1284:	31 40       	sbci	r19, 0x01	; 1
    1286:	30 93 de 06 	sts	0x06DE, r19
    128a:	20 93 dd 06 	sts	0x06DD, r18
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);

    //Read RH
    Sensors_HDC1080_Slave_Addr_Send( (SENSORS_HDC1080_ADDR << 1) | 1);
    //Read RH result registers
    rh_val = Sensors_HDC1080_I2C_Receive();
    128e:	60 2f       	mov	r22, r16
    1290:	70 e0       	ldi	r23, 0x00	; 0
    1292:	80 e0       	ldi	r24, 0x00	; 0
    1294:	90 e0       	ldi	r25, 0x00	; 0
    Sensors_HDC1080_I2C_Send_Ack();
    rh_val <<= 8;
    1296:	98 2f       	mov	r25, r24
    1298:	87 2f       	mov	r24, r23
    129a:	76 2f       	mov	r23, r22
    129c:	66 27       	eor	r22, r22
    rh_val |= Sensors_HDC1080_I2C_Receive();
    129e:	21 2f       	mov	r18, r17
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	40 e0       	ldi	r20, 0x00	; 0
    12a4:	50 e0       	ldi	r21, 0x00	; 0
    12a6:	62 2b       	or	r22, r18
    12a8:	73 2b       	or	r23, r19
    12aa:	84 2b       	or	r24, r20
    12ac:	95 2b       	or	r25, r21
        temp_val /= 65535;
        HDC1080.Temp  = (int16_t) temp_val;
        HDC1080.Temp -= 400;

        //RH value in %
        rh_val *= 100;
    12ae:	24 e6       	ldi	r18, 0x64	; 100
    12b0:	30 e0       	ldi	r19, 0x00	; 0
    12b2:	40 e0       	ldi	r20, 0x00	; 0
    12b4:	50 e0       	ldi	r21, 0x00	; 0
    12b6:	0e 94 7a 0f 	call	0x1ef4	; 0x1ef4 <__mulsi3>
        rh_val /= 65535;
        HDC1080.RH = (uint16_t)rh_val;
    12ba:	2f ef       	ldi	r18, 0xFF	; 255
    12bc:	3f ef       	ldi	r19, 0xFF	; 255
    12be:	40 e0       	ldi	r20, 0x00	; 0
    12c0:	50 e0       	ldi	r21, 0x00	; 0
    12c2:	0e 94 99 0f 	call	0x1f32	; 0x1f32 <__udivmodsi4>
    12c6:	30 93 e0 06 	sts	0x06E0, r19
    12ca:	20 93 df 06 	sts	0x06DF, r18
    12ce:	04 c0       	rjmp	.+8      	; 0x12d8 <Sensors_Sample_Temp_RH+0x17a>
    }
    else{
        HDC1080.StickyError = HDC1080.Error;
    12d0:	80 93 e3 06 	sts	0x06E3, r24
        HDC1080.Error = 0;
    12d4:	10 92 e2 06 	sts	0x06E2, r1
    }
}
    12d8:	1f 91       	pop	r17
    12da:	0f 91       	pop	r16
    12dc:	ff 90       	pop	r15
    12de:	ef 90       	pop	r14
    12e0:	08 95       	ret

000012e2 <Sensors_HDC1080_Address_Get>:


uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    12e2:	80 91 da 06 	lds	r24, 0x06DA
    12e6:	08 95       	ret

000012e8 <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    12e8:	80 91 d6 06 	lds	r24, 0x06D6
    12ec:	08 95       	ret

000012ee <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    12ee:	80 91 e2 06 	lds	r24, 0x06E2
    12f2:	08 95       	ret

000012f4 <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    12f4:	80 91 e3 06 	lds	r24, 0x06E3
    12f8:	08 95       	ret

000012fa <Sensors_HDC1080_Temp_Get>:

int16_t Sensors_HDC1080_Temp_Get(void){
    return HDC1080.Temp;
}
    12fa:	80 91 dd 06 	lds	r24, 0x06DD
    12fe:	90 91 de 06 	lds	r25, 0x06DE
    1302:	08 95       	ret

00001304 <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
}
    1304:	80 91 df 06 	lds	r24, 0x06DF
    1308:	90 91 e0 06 	lds	r25, 0x06E0
    130c:	08 95       	ret

0000130e <Sensors_NTC_Temp_Get>:

int16_t Sensors_NTC_Temp_Get(void){
    return NTC.Temp;
    130e:	80 91 d2 06 	lds	r24, 0x06D2
    1312:	90 91 d3 06 	lds	r25, 0x06D3
    1316:	08 95       	ret

00001318 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    1318:	20 91 53 00 	lds	r18, 0x0053
    131c:	2e 7f       	andi	r18, 0xFE	; 254
    131e:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1322:	0f 92       	push	r0
    1324:	0f b6       	in	r0, 0x3f	; 63
    1326:	0f 92       	push	r0
    1328:	1f 92       	push	r1
    132a:	11 24       	eor	r1, r1
    132c:	2f 92       	push	r2
    132e:	3f 92       	push	r3
    1330:	4f 92       	push	r4
    1332:	5f 92       	push	r5
    1334:	6f 92       	push	r6
    1336:	7f 92       	push	r7
    1338:	8f 92       	push	r8
    133a:	9f 92       	push	r9
    133c:	af 92       	push	r10
    133e:	bf 92       	push	r11
    1340:	cf 92       	push	r12
    1342:	df 92       	push	r13
    1344:	ef 92       	push	r14
    1346:	ff 92       	push	r15
    1348:	0f 93       	push	r16
    134a:	1f 93       	push	r17
    134c:	2f 93       	push	r18
    134e:	3f 93       	push	r19
    1350:	4f 93       	push	r20
    1352:	5f 93       	push	r21
    1354:	6f 93       	push	r22
    1356:	7f 93       	push	r23
    1358:	8f 93       	push	r24
    135a:	9f 93       	push	r25
    135c:	af 93       	push	r26
    135e:	bf 93       	push	r27
    1360:	cf 93       	push	r28
    1362:	df 93       	push	r29
    1364:	ef 93       	push	r30
    1366:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1368:	e3 e4       	ldi	r30, 0x43	; 67
    136a:	f1 e0       	ldi	r31, 0x01	; 1
    136c:	20 91 3a 01 	lds	r18, 0x013A
    1370:	22 0f       	add	r18, r18
    1372:	e2 0f       	add	r30, r18
    1374:	20 e0       	ldi	r18, 0x00	; 0
    1376:	f2 1f       	adc	r31, r18
    1378:	2d b7       	in	r18, 0x3d	; 61
    137a:	3e b7       	in	r19, 0x3e	; 62
    137c:	20 83       	st	Z, r18
    137e:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1380:	20 91 33 01 	lds	r18, 0x0133
    1384:	23 95       	inc	r18
    1386:	20 93 33 01 	sts	0x0133, r18
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	20 91 34 01 	lds	r18, 0x0134
    1390:	23 1f       	adc	r18, r19
    1392:	20 93 34 01 	sts	0x0134, r18
    1396:	20 91 35 01 	lds	r18, 0x0135
    139a:	23 1f       	adc	r18, r19
    139c:	20 93 35 01 	sts	0x0135, r18
    13a0:	20 91 36 01 	lds	r18, 0x0136
    13a4:	23 1f       	adc	r18, r19
    13a6:	20 93 36 01 	sts	0x0136, r18
    13aa:	20 91 37 01 	lds	r18, 0x0137
    13ae:	23 1f       	adc	r18, r19
    13b0:	20 93 37 01 	sts	0x0137, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    13b4:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    13b6:	2f ef       	ldi	r18, 0xFF	; 255
    13b8:	20 93 3c 01 	sts	0x013C, r18
    13bc:	20 e0       	ldi	r18, 0x00	; 0
    13be:	20 93 3d 01 	sts	0x013D, r18
    13c2:	58 2f       	mov	r21, r24

000013c4 <_KER_SCH_LOOP9>:
    13c4:	20 93 3a 01 	sts	0x013A, r18
    13c8:	85 2f       	mov	r24, r21
    13ca:	e9 e7       	ldi	r30, 0x79	; 121
    13cc:	f1 e0       	ldi	r31, 0x01	; 1
    13ce:	20 91 3a 01 	lds	r18, 0x013A
    13d2:	22 0f       	add	r18, r18
    13d4:	e2 0f       	add	r30, r18
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	f2 1f       	adc	r31, r18
    13da:	20 81       	ld	r18, Z
    13dc:	31 81       	ldd	r19, Z+1	; 0x01
    13de:	42 2f       	mov	r20, r18
    13e0:	43 2b       	or	r20, r19
    13e2:	59 f0       	breq	.+22     	; 0x13fa <_VAL_NULL10>
    13e4:	81 30       	cpi	r24, 0x01	; 1
    13e6:	99 f0       	breq	.+38     	; 0x140e <_VAL_NOT_NULL10>
    13e8:	41 e0       	ldi	r20, 0x01	; 1
    13ea:	24 1b       	sub	r18, r20
    13ec:	40 e0       	ldi	r20, 0x00	; 0
    13ee:	34 0b       	sbc	r19, r20
    13f0:	20 83       	st	Z, r18
    13f2:	31 83       	std	Z+1, r19	; 0x01
    13f4:	42 2f       	mov	r20, r18
    13f6:	43 2b       	or	r20, r19
    13f8:	51 f4       	brne	.+20     	; 0x140e <_VAL_NOT_NULL10>

000013fa <_VAL_NULL10>:
    13fa:	e5 e6       	ldi	r30, 0x65	; 101
    13fc:	f1 e0       	ldi	r31, 0x01	; 1
    13fe:	20 91 3a 01 	lds	r18, 0x013A
    1402:	e2 0f       	add	r30, r18
    1404:	20 e0       	ldi	r18, 0x00	; 0
    1406:	f2 1f       	adc	r31, r18
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	80 83       	st	Z, r24
    140c:	08 c0       	rjmp	.+16     	; 0x141e <_EXIT_SLP_TIME10>

0000140e <_VAL_NOT_NULL10>:
    140e:	e5 e6       	ldi	r30, 0x65	; 101
    1410:	f1 e0       	ldi	r31, 0x01	; 1
    1412:	20 91 3a 01 	lds	r18, 0x013A
    1416:	e2 0f       	add	r30, r18
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	f2 1f       	adc	r31, r18
    141c:	80 81       	ld	r24, Z

0000141e <_EXIT_SLP_TIME10>:
    141e:	81 30       	cpi	r24, 0x01	; 1
    1420:	19 f0       	breq	.+6      	; 0x1428 <_KER_CALC_PRIO9>
    1422:	84 30       	cpi	r24, 0x04	; 4
    1424:	09 f0       	breq	.+2      	; 0x1428 <_KER_CALC_PRIO9>
    1426:	12 c0       	rjmp	.+36     	; 0x144c <_KER_SCH_NEXT9>

00001428 <_KER_CALC_PRIO9>:
    1428:	ef e6       	ldi	r30, 0x6F	; 111
    142a:	f1 e0       	ldi	r31, 0x01	; 1
    142c:	20 e0       	ldi	r18, 0x00	; 0
    142e:	80 91 3a 01 	lds	r24, 0x013A
    1432:	e8 0f       	add	r30, r24
    1434:	f2 1f       	adc	r31, r18
    1436:	80 81       	ld	r24, Z
    1438:	20 91 3c 01 	lds	r18, 0x013C
    143c:	82 17       	cp	r24, r18
    143e:	30 f4       	brcc	.+12     	; 0x144c <_KER_SCH_NEXT9>
    1440:	80 93 3c 01 	sts	0x013C, r24
    1444:	20 91 3a 01 	lds	r18, 0x013A
    1448:	20 93 3d 01 	sts	0x013D, r18

0000144c <_KER_SCH_NEXT9>:
    144c:	20 91 3a 01 	lds	r18, 0x013A
    1450:	23 95       	inc	r18
    1452:	30 91 3b 01 	lds	r19, 0x013B
    1456:	23 17       	cp	r18, r19
    1458:	08 f4       	brcc	.+2      	; 0x145c <_KER_SCH_EXIT9>
    145a:	b4 cf       	rjmp	.-152    	; 0x13c4 <_KER_SCH_LOOP9>

0000145c <_KER_SCH_EXIT9>:
    145c:	20 91 3d 01 	lds	r18, 0x013D
    1460:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1464:	20 91 3a 01 	lds	r18, 0x013A
    1468:	22 23       	and	r18, r18
    146a:	29 f0       	breq	.+10     	; 0x1476 <_KER_USG_TICK15>
    146c:	20 91 3f 01 	lds	r18, 0x013F
    1470:	23 95       	inc	r18
    1472:	20 93 3f 01 	sts	0x013F, r18

00001476 <_KER_USG_TICK15>:
    1476:	20 91 3e 01 	lds	r18, 0x013E
    147a:	23 95       	inc	r18
    147c:	24 36       	cpi	r18, 0x64	; 100
    147e:	40 f0       	brcs	.+16     	; 0x1490 <_KER_USG_UTC_SV15>
    1480:	20 e0       	ldi	r18, 0x00	; 0
    1482:	30 91 3f 01 	lds	r19, 0x013F
    1486:	30 93 40 01 	sts	0x0140, r19
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	30 93 3f 01 	sts	0x013F, r19

00001490 <_KER_USG_UTC_SV15>:
    1490:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1494:	e3 e4       	ldi	r30, 0x43	; 67
    1496:	f1 e0       	ldi	r31, 0x01	; 1
    1498:	20 91 3a 01 	lds	r18, 0x013A
    149c:	22 0f       	add	r18, r18
    149e:	e2 0f       	add	r30, r18
    14a0:	20 e0       	ldi	r18, 0x00	; 0
    14a2:	f2 1f       	adc	r31, r18
    14a4:	20 81       	ld	r18, Z
    14a6:	31 81       	ldd	r19, Z+1	; 0x01
    14a8:	2d bf       	out	0x3d, r18	; 61
    14aa:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    14ac:	ff 91       	pop	r31
    14ae:	ef 91       	pop	r30
    14b0:	df 91       	pop	r29
    14b2:	cf 91       	pop	r28
    14b4:	bf 91       	pop	r27
    14b6:	af 91       	pop	r26
    14b8:	9f 91       	pop	r25
    14ba:	8f 91       	pop	r24
    14bc:	7f 91       	pop	r23
    14be:	6f 91       	pop	r22
    14c0:	5f 91       	pop	r21
    14c2:	4f 91       	pop	r20
    14c4:	3f 91       	pop	r19
    14c6:	2f 91       	pop	r18
    14c8:	1f 91       	pop	r17
    14ca:	0f 91       	pop	r16
    14cc:	ff 90       	pop	r15
    14ce:	ef 90       	pop	r14
    14d0:	df 90       	pop	r13
    14d2:	cf 90       	pop	r12
    14d4:	bf 90       	pop	r11
    14d6:	af 90       	pop	r10
    14d8:	9f 90       	pop	r9
    14da:	8f 90       	pop	r8
    14dc:	7f 90       	pop	r7
    14de:	6f 90       	pop	r6
    14e0:	5f 90       	pop	r5
    14e2:	4f 90       	pop	r4
    14e4:	3f 90       	pop	r3
    14e6:	2f 90       	pop	r2
    14e8:	1f 90       	pop	r1
    14ea:	0f 90       	pop	r0
    14ec:	0f be       	out	0x3f, r0	; 63
    14ee:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    14f0:	18 95       	reti

000014f2 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    14f2:	20 91 53 00 	lds	r18, 0x0053
    14f6:	2e 7f       	andi	r18, 0xFE	; 254
    14f8:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    14fc:	0f 92       	push	r0
    14fe:	0f b6       	in	r0, 0x3f	; 63
    1500:	0f 92       	push	r0
    1502:	1f 92       	push	r1
    1504:	11 24       	eor	r1, r1
    1506:	2f 92       	push	r2
    1508:	3f 92       	push	r3
    150a:	4f 92       	push	r4
    150c:	5f 92       	push	r5
    150e:	6f 92       	push	r6
    1510:	7f 92       	push	r7
    1512:	8f 92       	push	r8
    1514:	9f 92       	push	r9
    1516:	af 92       	push	r10
    1518:	bf 92       	push	r11
    151a:	cf 92       	push	r12
    151c:	df 92       	push	r13
    151e:	ef 92       	push	r14
    1520:	ff 92       	push	r15
    1522:	0f 93       	push	r16
    1524:	1f 93       	push	r17
    1526:	2f 93       	push	r18
    1528:	3f 93       	push	r19
    152a:	4f 93       	push	r20
    152c:	5f 93       	push	r21
    152e:	6f 93       	push	r22
    1530:	7f 93       	push	r23
    1532:	8f 93       	push	r24
    1534:	9f 93       	push	r25
    1536:	af 93       	push	r26
    1538:	bf 93       	push	r27
    153a:	cf 93       	push	r28
    153c:	df 93       	push	r29
    153e:	ef 93       	push	r30
    1540:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1542:	e3 e4       	ldi	r30, 0x43	; 67
    1544:	f1 e0       	ldi	r31, 0x01	; 1
    1546:	20 91 3a 01 	lds	r18, 0x013A
    154a:	22 0f       	add	r18, r18
    154c:	e2 0f       	add	r30, r18
    154e:	20 e0       	ldi	r18, 0x00	; 0
    1550:	f2 1f       	adc	r31, r18
    1552:	2d b7       	in	r18, 0x3d	; 61
    1554:	3e b7       	in	r19, 0x3e	; 62
    1556:	20 83       	st	Z, r18
    1558:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    155a:	20 91 33 01 	lds	r18, 0x0133
    155e:	23 95       	inc	r18
    1560:	20 93 33 01 	sts	0x0133, r18
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	20 91 34 01 	lds	r18, 0x0134
    156a:	23 1f       	adc	r18, r19
    156c:	20 93 34 01 	sts	0x0134, r18
    1570:	20 91 35 01 	lds	r18, 0x0135
    1574:	23 1f       	adc	r18, r19
    1576:	20 93 35 01 	sts	0x0135, r18
    157a:	20 91 36 01 	lds	r18, 0x0136
    157e:	23 1f       	adc	r18, r19
    1580:	20 93 36 01 	sts	0x0136, r18
    1584:	20 91 37 01 	lds	r18, 0x0137
    1588:	23 1f       	adc	r18, r19
    158a:	20 93 37 01 	sts	0x0137, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    158e:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1590:	2f ef       	ldi	r18, 0xFF	; 255
    1592:	20 93 3c 01 	sts	0x013C, r18
    1596:	20 e0       	ldi	r18, 0x00	; 0
    1598:	20 93 3d 01 	sts	0x013D, r18
    159c:	58 2f       	mov	r21, r24

0000159e <_KER_SCH_LOOP31>:
    159e:	20 93 3a 01 	sts	0x013A, r18
    15a2:	85 2f       	mov	r24, r21
    15a4:	e9 e7       	ldi	r30, 0x79	; 121
    15a6:	f1 e0       	ldi	r31, 0x01	; 1
    15a8:	20 91 3a 01 	lds	r18, 0x013A
    15ac:	22 0f       	add	r18, r18
    15ae:	e2 0f       	add	r30, r18
    15b0:	20 e0       	ldi	r18, 0x00	; 0
    15b2:	f2 1f       	adc	r31, r18
    15b4:	20 81       	ld	r18, Z
    15b6:	31 81       	ldd	r19, Z+1	; 0x01
    15b8:	42 2f       	mov	r20, r18
    15ba:	43 2b       	or	r20, r19
    15bc:	59 f0       	breq	.+22     	; 0x15d4 <_VAL_NULL32>
    15be:	81 30       	cpi	r24, 0x01	; 1
    15c0:	99 f0       	breq	.+38     	; 0x15e8 <_VAL_NOT_NULL32>
    15c2:	41 e0       	ldi	r20, 0x01	; 1
    15c4:	24 1b       	sub	r18, r20
    15c6:	40 e0       	ldi	r20, 0x00	; 0
    15c8:	34 0b       	sbc	r19, r20
    15ca:	20 83       	st	Z, r18
    15cc:	31 83       	std	Z+1, r19	; 0x01
    15ce:	42 2f       	mov	r20, r18
    15d0:	43 2b       	or	r20, r19
    15d2:	51 f4       	brne	.+20     	; 0x15e8 <_VAL_NOT_NULL32>

000015d4 <_VAL_NULL32>:
    15d4:	e5 e6       	ldi	r30, 0x65	; 101
    15d6:	f1 e0       	ldi	r31, 0x01	; 1
    15d8:	20 91 3a 01 	lds	r18, 0x013A
    15dc:	e2 0f       	add	r30, r18
    15de:	20 e0       	ldi	r18, 0x00	; 0
    15e0:	f2 1f       	adc	r31, r18
    15e2:	81 e0       	ldi	r24, 0x01	; 1
    15e4:	80 83       	st	Z, r24
    15e6:	08 c0       	rjmp	.+16     	; 0x15f8 <_EXIT_SLP_TIME32>

000015e8 <_VAL_NOT_NULL32>:
    15e8:	e5 e6       	ldi	r30, 0x65	; 101
    15ea:	f1 e0       	ldi	r31, 0x01	; 1
    15ec:	20 91 3a 01 	lds	r18, 0x013A
    15f0:	e2 0f       	add	r30, r18
    15f2:	20 e0       	ldi	r18, 0x00	; 0
    15f4:	f2 1f       	adc	r31, r18
    15f6:	80 81       	ld	r24, Z

000015f8 <_EXIT_SLP_TIME32>:
    15f8:	81 30       	cpi	r24, 0x01	; 1
    15fa:	19 f0       	breq	.+6      	; 0x1602 <_KER_CALC_PRIO31>
    15fc:	84 30       	cpi	r24, 0x04	; 4
    15fe:	09 f0       	breq	.+2      	; 0x1602 <_KER_CALC_PRIO31>
    1600:	12 c0       	rjmp	.+36     	; 0x1626 <_KER_SCH_NEXT31>

00001602 <_KER_CALC_PRIO31>:
    1602:	ef e6       	ldi	r30, 0x6F	; 111
    1604:	f1 e0       	ldi	r31, 0x01	; 1
    1606:	20 e0       	ldi	r18, 0x00	; 0
    1608:	80 91 3a 01 	lds	r24, 0x013A
    160c:	e8 0f       	add	r30, r24
    160e:	f2 1f       	adc	r31, r18
    1610:	80 81       	ld	r24, Z
    1612:	20 91 3c 01 	lds	r18, 0x013C
    1616:	82 17       	cp	r24, r18
    1618:	30 f4       	brcc	.+12     	; 0x1626 <_KER_SCH_NEXT31>
    161a:	80 93 3c 01 	sts	0x013C, r24
    161e:	20 91 3a 01 	lds	r18, 0x013A
    1622:	20 93 3d 01 	sts	0x013D, r18

00001626 <_KER_SCH_NEXT31>:
    1626:	20 91 3a 01 	lds	r18, 0x013A
    162a:	23 95       	inc	r18
    162c:	30 91 3b 01 	lds	r19, 0x013B
    1630:	23 17       	cp	r18, r19
    1632:	08 f4       	brcc	.+2      	; 0x1636 <_KER_SCH_EXIT31>
    1634:	b4 cf       	rjmp	.-152    	; 0x159e <_KER_SCH_LOOP31>

00001636 <_KER_SCH_EXIT31>:
    1636:	20 91 3d 01 	lds	r18, 0x013D
    163a:	20 93 3a 01 	sts	0x013A, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    163e:	20 91 3a 01 	lds	r18, 0x013A
    1642:	22 23       	and	r18, r18
    1644:	29 f0       	breq	.+10     	; 0x1650 <_KER_USG_TICK37>
    1646:	20 91 3f 01 	lds	r18, 0x013F
    164a:	23 95       	inc	r18
    164c:	20 93 3f 01 	sts	0x013F, r18

00001650 <_KER_USG_TICK37>:
    1650:	20 91 3e 01 	lds	r18, 0x013E
    1654:	23 95       	inc	r18
    1656:	24 36       	cpi	r18, 0x64	; 100
    1658:	40 f0       	brcs	.+16     	; 0x166a <_KER_USG_UTC_SV37>
    165a:	20 e0       	ldi	r18, 0x00	; 0
    165c:	30 91 3f 01 	lds	r19, 0x013F
    1660:	30 93 40 01 	sts	0x0140, r19
    1664:	30 e0       	ldi	r19, 0x00	; 0
    1666:	30 93 3f 01 	sts	0x013F, r19

0000166a <_KER_USG_UTC_SV37>:
    166a:	20 93 3e 01 	sts	0x013E, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    166e:	e3 e4       	ldi	r30, 0x43	; 67
    1670:	f1 e0       	ldi	r31, 0x01	; 1
    1672:	20 91 3a 01 	lds	r18, 0x013A
    1676:	22 0f       	add	r18, r18
    1678:	e2 0f       	add	r30, r18
    167a:	20 e0       	ldi	r18, 0x00	; 0
    167c:	f2 1f       	adc	r31, r18
    167e:	20 81       	ld	r18, Z
    1680:	31 81       	ldd	r19, Z+1	; 0x01
    1682:	2d bf       	out	0x3d, r18	; 61
    1684:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1686:	ff 91       	pop	r31
    1688:	ef 91       	pop	r30
    168a:	df 91       	pop	r29
    168c:	cf 91       	pop	r28
    168e:	bf 91       	pop	r27
    1690:	af 91       	pop	r26
    1692:	9f 91       	pop	r25
    1694:	8f 91       	pop	r24
    1696:	7f 91       	pop	r23
    1698:	6f 91       	pop	r22
    169a:	5f 91       	pop	r21
    169c:	4f 91       	pop	r20
    169e:	3f 91       	pop	r19
    16a0:	2f 91       	pop	r18
    16a2:	1f 91       	pop	r17
    16a4:	0f 91       	pop	r16
    16a6:	ff 90       	pop	r15
    16a8:	ef 90       	pop	r14
    16aa:	df 90       	pop	r13
    16ac:	cf 90       	pop	r12
    16ae:	bf 90       	pop	r11
    16b0:	af 90       	pop	r10
    16b2:	9f 90       	pop	r9
    16b4:	8f 90       	pop	r8
    16b6:	7f 90       	pop	r7
    16b8:	6f 90       	pop	r6
    16ba:	5f 90       	pop	r5
    16bc:	4f 90       	pop	r4
    16be:	3f 90       	pop	r3
    16c0:	2f 90       	pop	r2
    16c2:	1f 90       	pop	r1
    16c4:	0f 90       	pop	r0
    16c6:	0f be       	out	0x3f, r0	; 63
    16c8:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    16ca:	18 95       	reti

000016cc <Kernel_Tick_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    16cc:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    16ce:	a0 91 57 01 	lds	r26, 0x0157
    16d2:	b0 91 58 01 	lds	r27, 0x0158
    16d6:	2d b7       	in	r18, 0x3d	; 61
    16d8:	3e b7       	in	r19, 0x3e	; 62
    16da:	2d 93       	st	X+, r18
    16dc:	3d 93       	st	X+, r19
    16de:	ed 93       	st	X+, r30
    16e0:	fd 93       	st	X+, r31
    16e2:	a0 93 57 01 	sts	0x0157, r26
    16e6:	b0 93 58 01 	sts	0x0158, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    16ea:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    16ec:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    16f0:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    16f4:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    16f8:	20 93 36 01 	sts	0x0136, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    16fc:	20 93 37 01 	sts	0x0137, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    1700:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    1704:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    1708:	20 93 3a 01 	sts	0x013A, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    170c:	20 93 3b 01 	sts	0x013B, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    1710:	20 93 3c 01 	sts	0x013C, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    1714:	20 93 3d 01 	sts	0x013D, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    1718:	20 93 3e 01 	sts	0x013E, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    171c:	20 93 3f 01 	sts	0x013F, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    1720:	20 93 40 01 	sts	0x0140, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    1724:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    1726:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    172a:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    172c:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    1730:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    1732:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    1736:	80 93 38 01 	sts	0x0138, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    173a:	60 93 39 01 	sts	0x0139, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    173e:	a0 91 57 01 	lds	r26, 0x0157
    1742:	b0 91 58 01 	lds	r27, 0x0158
    1746:	fe 91       	ld	r31, -X
    1748:	ee 91       	ld	r30, -X
    174a:	3e 91       	ld	r19, -X
    174c:	2e 91       	ld	r18, -X
    174e:	2d bf       	out	0x3d, r18	; 61
    1750:	3e bf       	out	0x3e, r19	; 62
    1752:	a0 93 57 01 	sts	0x0157, r26
    1756:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    175a:	08 95       	ret

0000175c <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    175c:	a0 91 57 01 	lds	r26, 0x0157
    1760:	b0 91 58 01 	lds	r27, 0x0158
    1764:	2d b7       	in	r18, 0x3d	; 61
    1766:	3e b7       	in	r19, 0x3e	; 62
    1768:	2d 93       	st	X+, r18
    176a:	3d 93       	st	X+, r19
    176c:	ed 93       	st	X+, r30
    176e:	fd 93       	st	X+, r31
    1770:	a0 93 57 01 	sts	0x0157, r26
    1774:	b0 93 58 01 	sts	0x0158, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1778:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    177a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    177c:	20 91 3a 01 	lds	r18, 0x013A
    1780:	e2 0f       	add	r30, r18
    1782:	20 e0       	ldi	r18, 0x00	; 0
    1784:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1786:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1788:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    178a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    178c:	20 91 3a 01 	lds	r18, 0x013A
    1790:	e2 0f       	add	r30, r18
    1792:	20 e0       	ldi	r18, 0x00	; 0
    1794:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1796:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1798:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    179a:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    179e:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    17a0:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    17a2:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    17a4:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    17a6:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    17a8:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    17aa:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    17ac:	2d e8       	ldi	r18, 0x8D	; 141
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    17ae:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    17b0:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    17b2:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    17b4:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    17b6:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    17b8:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    17ba:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    17bc:	0f 92       	push	r0
    17be:	0f b6       	in	r0, 0x3f	; 63
    17c0:	0f 92       	push	r0
    17c2:	1f 92       	push	r1
    17c4:	11 24       	eor	r1, r1
    17c6:	2f 92       	push	r2
    17c8:	3f 92       	push	r3
    17ca:	4f 92       	push	r4
    17cc:	5f 92       	push	r5
    17ce:	6f 92       	push	r6
    17d0:	7f 92       	push	r7
    17d2:	8f 92       	push	r8
    17d4:	9f 92       	push	r9
    17d6:	af 92       	push	r10
    17d8:	bf 92       	push	r11
    17da:	cf 92       	push	r12
    17dc:	df 92       	push	r13
    17de:	ef 92       	push	r14
    17e0:	ff 92       	push	r15
    17e2:	0f 93       	push	r16
    17e4:	1f 93       	push	r17
    17e6:	2f 93       	push	r18
    17e8:	3f 93       	push	r19
    17ea:	4f 93       	push	r20
    17ec:	5f 93       	push	r21
    17ee:	6f 93       	push	r22
    17f0:	7f 93       	push	r23
    17f2:	8f 93       	push	r24
    17f4:	9f 93       	push	r25
    17f6:	af 93       	push	r26
    17f8:	bf 93       	push	r27
    17fa:	cf 93       	push	r28
    17fc:	df 93       	push	r29
    17fe:	ef 93       	push	r30
    1800:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    1802:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    1804:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1806:	40 91 3a 01 	lds	r20, 0x013A
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    180a:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    180c:	e3 e4       	ldi	r30, 0x43	; 67
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    180e:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    1810:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    1812:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    1814:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    1816:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    1818:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    181a:	20 91 3a 01 	lds	r18, 0x013A
		INC   R18                                         ;increment task_id      (  1 clock ) 
    181e:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    1820:	20 93 3a 01 	sts	0x013A, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    1824:	20 91 3b 01 	lds	r18, 0x013B
		INC   R18                                         ;increment ntask        (  1 clock ) 
    1828:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    182a:	20 93 3b 01 	sts	0x013B, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    182e:	a0 91 57 01 	lds	r26, 0x0157
    1832:	b0 91 58 01 	lds	r27, 0x0158
    1836:	fe 91       	ld	r31, -X
    1838:	ee 91       	ld	r30, -X
    183a:	3e 91       	ld	r19, -X
    183c:	2e 91       	ld	r18, -X
    183e:	2d bf       	out	0x3d, r18	; 61
    1840:	3e bf       	out	0x3e, r19	; 62
    1842:	a0 93 57 01 	sts	0x0157, r26
    1846:	b0 93 58 01 	sts	0x0158, r27
		RET                                               ;return from subroutine (  4 clocks) 
    184a:	08 95       	ret

0000184c <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    184c:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    184e:	2f ef       	ldi	r18, 0xFF	; 255
    1850:	20 93 3c 01 	sts	0x013C, r18
    1854:	20 e0       	ldi	r18, 0x00	; 0
    1856:	20 93 3d 01 	sts	0x013D, r18
    185a:	58 2f       	mov	r21, r24

0000185c <_KER_SCH_LOOP54>:
    185c:	20 93 3a 01 	sts	0x013A, r18
    1860:	85 2f       	mov	r24, r21
    1862:	e9 e7       	ldi	r30, 0x79	; 121
    1864:	f1 e0       	ldi	r31, 0x01	; 1
    1866:	20 91 3a 01 	lds	r18, 0x013A
    186a:	22 0f       	add	r18, r18
    186c:	e2 0f       	add	r30, r18
    186e:	20 e0       	ldi	r18, 0x00	; 0
    1870:	f2 1f       	adc	r31, r18
    1872:	20 81       	ld	r18, Z
    1874:	31 81       	ldd	r19, Z+1	; 0x01
    1876:	42 2f       	mov	r20, r18
    1878:	43 2b       	or	r20, r19
    187a:	59 f0       	breq	.+22     	; 0x1892 <_VAL_NULL55>
    187c:	81 30       	cpi	r24, 0x01	; 1
    187e:	99 f0       	breq	.+38     	; 0x18a6 <_VAL_NOT_NULL55>
    1880:	41 e0       	ldi	r20, 0x01	; 1
    1882:	24 1b       	sub	r18, r20
    1884:	40 e0       	ldi	r20, 0x00	; 0
    1886:	34 0b       	sbc	r19, r20
    1888:	20 83       	st	Z, r18
    188a:	31 83       	std	Z+1, r19	; 0x01
    188c:	42 2f       	mov	r20, r18
    188e:	43 2b       	or	r20, r19
    1890:	51 f4       	brne	.+20     	; 0x18a6 <_VAL_NOT_NULL55>

00001892 <_VAL_NULL55>:
    1892:	e5 e6       	ldi	r30, 0x65	; 101
    1894:	f1 e0       	ldi	r31, 0x01	; 1
    1896:	20 91 3a 01 	lds	r18, 0x013A
    189a:	e2 0f       	add	r30, r18
    189c:	20 e0       	ldi	r18, 0x00	; 0
    189e:	f2 1f       	adc	r31, r18
    18a0:	81 e0       	ldi	r24, 0x01	; 1
    18a2:	80 83       	st	Z, r24
    18a4:	08 c0       	rjmp	.+16     	; 0x18b6 <_EXIT_SLP_TIME55>

000018a6 <_VAL_NOT_NULL55>:
    18a6:	e5 e6       	ldi	r30, 0x65	; 101
    18a8:	f1 e0       	ldi	r31, 0x01	; 1
    18aa:	20 91 3a 01 	lds	r18, 0x013A
    18ae:	e2 0f       	add	r30, r18
    18b0:	20 e0       	ldi	r18, 0x00	; 0
    18b2:	f2 1f       	adc	r31, r18
    18b4:	80 81       	ld	r24, Z

000018b6 <_EXIT_SLP_TIME55>:
    18b6:	81 30       	cpi	r24, 0x01	; 1
    18b8:	19 f0       	breq	.+6      	; 0x18c0 <_KER_CALC_PRIO54>
    18ba:	84 30       	cpi	r24, 0x04	; 4
    18bc:	09 f0       	breq	.+2      	; 0x18c0 <_KER_CALC_PRIO54>
    18be:	12 c0       	rjmp	.+36     	; 0x18e4 <_KER_SCH_NEXT54>

000018c0 <_KER_CALC_PRIO54>:
    18c0:	ef e6       	ldi	r30, 0x6F	; 111
    18c2:	f1 e0       	ldi	r31, 0x01	; 1
    18c4:	20 e0       	ldi	r18, 0x00	; 0
    18c6:	80 91 3a 01 	lds	r24, 0x013A
    18ca:	e8 0f       	add	r30, r24
    18cc:	f2 1f       	adc	r31, r18
    18ce:	80 81       	ld	r24, Z
    18d0:	20 91 3c 01 	lds	r18, 0x013C
    18d4:	82 17       	cp	r24, r18
    18d6:	30 f4       	brcc	.+12     	; 0x18e4 <_KER_SCH_NEXT54>
    18d8:	80 93 3c 01 	sts	0x013C, r24
    18dc:	20 91 3a 01 	lds	r18, 0x013A
    18e0:	20 93 3d 01 	sts	0x013D, r18

000018e4 <_KER_SCH_NEXT54>:
    18e4:	20 91 3a 01 	lds	r18, 0x013A
    18e8:	23 95       	inc	r18
    18ea:	30 91 3b 01 	lds	r19, 0x013B
    18ee:	23 17       	cp	r18, r19
    18f0:	08 f4       	brcc	.+2      	; 0x18f4 <_KER_SCH_EXIT54>
    18f2:	b4 cf       	rjmp	.-152    	; 0x185c <_KER_SCH_LOOP54>

000018f4 <_KER_SCH_EXIT54>:
    18f4:	20 91 3d 01 	lds	r18, 0x013D
    18f8:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    18fc:	e3 e4       	ldi	r30, 0x43	; 67
    18fe:	f1 e0       	ldi	r31, 0x01	; 1
    1900:	20 91 3a 01 	lds	r18, 0x013A
    1904:	22 0f       	add	r18, r18
    1906:	e2 0f       	add	r30, r18
    1908:	20 e0       	ldi	r18, 0x00	; 0
    190a:	f2 1f       	adc	r31, r18
    190c:	20 81       	ld	r18, Z
    190e:	31 81       	ldd	r19, Z+1	; 0x01
    1910:	2d bf       	out	0x3d, r18	; 61
    1912:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1914:	ff 91       	pop	r31
    1916:	ef 91       	pop	r30
    1918:	df 91       	pop	r29
    191a:	cf 91       	pop	r28
    191c:	bf 91       	pop	r27
    191e:	af 91       	pop	r26
    1920:	9f 91       	pop	r25
    1922:	8f 91       	pop	r24
    1924:	7f 91       	pop	r23
    1926:	6f 91       	pop	r22
    1928:	5f 91       	pop	r21
    192a:	4f 91       	pop	r20
    192c:	3f 91       	pop	r19
    192e:	2f 91       	pop	r18
    1930:	1f 91       	pop	r17
    1932:	0f 91       	pop	r16
    1934:	ff 90       	pop	r15
    1936:	ef 90       	pop	r14
    1938:	df 90       	pop	r13
    193a:	cf 90       	pop	r12
    193c:	bf 90       	pop	r11
    193e:	af 90       	pop	r10
    1940:	9f 90       	pop	r9
    1942:	8f 90       	pop	r8
    1944:	7f 90       	pop	r7
    1946:	6f 90       	pop	r6
    1948:	5f 90       	pop	r5
    194a:	4f 90       	pop	r4
    194c:	3f 90       	pop	r3
    194e:	2f 90       	pop	r2
    1950:	1f 90       	pop	r1
    1952:	0f 90       	pop	r0
    1954:	0f be       	out	0x3f, r0	; 63
    1956:	0f 90       	pop	r0
    1958:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    195a:	20 e0       	ldi	r18, 0x00	; 0
    195c:	20 93 70 00 	sts	0x0070, r18
    1960:	20 e2       	ldi	r18, 0x20	; 32
    1962:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1966:	20 e8       	ldi	r18, 0x80	; 128
    1968:	20 93 b3 00 	sts	0x00B3, r18
    196c:	20 e0       	ldi	r18, 0x00	; 0
    196e:	20 93 b4 00 	sts	0x00B4, r18
    1972:	22 e0       	ldi	r18, 0x02	; 2
    1974:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1978:	26 e0       	ldi	r18, 0x06	; 6
    197a:	20 93 b1 00 	sts	0x00B1, r18
    197e:	20 e0       	ldi	r18, 0x00	; 0
    1980:	20 93 b2 00 	sts	0x00B2, r18

00001984 <_KER_TC2_AUB65>:
    1984:	20 91 b6 00 	lds	r18, 0x00B6
    1988:	22 70       	andi	r18, 0x02	; 2
    198a:	e1 f7       	brne	.-8      	; 0x1984 <_KER_TC2_AUB65>

0000198c <_KER_TC2_BUB65>:
    198c:	20 91 b6 00 	lds	r18, 0x00B6
    1990:	21 70       	andi	r18, 0x01	; 1
    1992:	e1 f7       	brne	.-8      	; 0x198c <_KER_TC2_BUB65>

00001994 <_KER_OC2_AUB65>:
    1994:	20 91 b6 00 	lds	r18, 0x00B6
    1998:	28 70       	andi	r18, 0x08	; 8
    199a:	e1 f7       	brne	.-8      	; 0x1994 <_KER_OC2_AUB65>

0000199c <_KER_OC2_BUB65>:
    199c:	20 91 b6 00 	lds	r18, 0x00B6
    19a0:	24 70       	andi	r18, 0x04	; 4
    19a2:	e1 f7       	brne	.-8      	; 0x199c <_KER_OC2_BUB65>

000019a4 <_KER_TC2_UB65>:
    19a4:	20 91 b6 00 	lds	r18, 0x00B6
    19a8:	20 71       	andi	r18, 0x10	; 16
    19aa:	e1 f7       	brne	.-8      	; 0x19a4 <_KER_TC2_UB65>

000019ac <_KER_TC2_TOV265>:
    19ac:	20 91 37 00 	lds	r18, 0x0037
    19b0:	21 70       	andi	r18, 0x01	; 1
    19b2:	19 f0       	breq	.+6      	; 0x19ba <_KER_TC2_OCF2A65>
    19b4:	21 e0       	ldi	r18, 0x01	; 1
    19b6:	20 93 37 00 	sts	0x0037, r18

000019ba <_KER_TC2_OCF2A65>:
    19ba:	20 91 37 00 	lds	r18, 0x0037
    19be:	22 70       	andi	r18, 0x02	; 2
    19c0:	19 f0       	breq	.+6      	; 0x19c8 <_KER_TC2_OCF2B65>
    19c2:	22 e0       	ldi	r18, 0x02	; 2
    19c4:	20 93 37 00 	sts	0x0037, r18

000019c8 <_KER_TC2_OCF2B65>:
    19c8:	20 91 37 00 	lds	r18, 0x0037
    19cc:	24 70       	andi	r18, 0x04	; 4
    19ce:	19 f0       	breq	.+6      	; 0x19d6 <_KER_TC2_INTEN65>
    19d0:	24 e0       	ldi	r18, 0x04	; 4
    19d2:	20 93 37 00 	sts	0x0037, r18

000019d6 <_KER_TC2_INTEN65>:
    19d6:	22 e0       	ldi	r18, 0x02	; 2
    19d8:	20 93 70 00 	sts	0x0070, r18
    19dc:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    19de:	08 95       	ret

000019e0 <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    19e0:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    19e2:	29 e5       	ldi	r18, 0x59	; 89
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    19e4:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    19e6:	20 93 57 01 	sts	0x0157, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    19ea:	30 93 58 01 	sts	0x0158, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    19ee:	a0 91 57 01 	lds	r26, 0x0157
    19f2:	b0 91 58 01 	lds	r27, 0x0158
    19f6:	2d b7       	in	r18, 0x3d	; 61
    19f8:	3e b7       	in	r19, 0x3e	; 62
    19fa:	2d 93       	st	X+, r18
    19fc:	3d 93       	st	X+, r19
    19fe:	ed 93       	st	X+, r30
    1a00:	fd 93       	st	X+, r31
    1a02:	a0 93 57 01 	sts	0x0157, r26
    1a06:	b0 93 58 01 	sts	0x0158, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    1a0a:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    1a0c:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
    1a0e:	0e 94 66 0b 	call	0x16cc	; 0x16cc <Kernel_Tick_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    1a12:	8e e3       	ldi	r24, 0x3E	; 62
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    1a14:	9a e1       	ldi	r25, 0x1A	; 26
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    1a16:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    1a18:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    1a1a:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    1a1c:	0e 94 ae 0b 	call	0x175c	; 0x175c <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1a20:	a0 91 57 01 	lds	r26, 0x0157
    1a24:	b0 91 58 01 	lds	r27, 0x0158
    1a28:	fe 91       	ld	r31, -X
    1a2a:	ee 91       	ld	r30, -X
    1a2c:	3e 91       	ld	r19, -X
    1a2e:	2e 91       	ld	r18, -X
    1a30:	2d bf       	out	0x3d, r18	; 61
    1a32:	3e bf       	out	0x3e, r19	; 62
    1a34:	a0 93 57 01 	sts	0x0157, r26
    1a38:	b0 93 58 01 	sts	0x0158, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1a3c:	08 95       	ret

00001a3e <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1a3e:	26 e0       	ldi	r18, 0x06	; 6
    1a40:	20 93 53 00 	sts	0x0053, r18
    1a44:	20 93 41 01 	sts	0x0141, r18

00001a48 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    1a48:	20 91 7a 00 	lds	r18, 0x007A
    1a4c:	2f 77       	andi	r18, 0x7F	; 127
    1a4e:	20 93 7a 00 	sts	0x007A, r18
    1a52:	20 91 50 00 	lds	r18, 0x0050
    1a56:	20 68       	ori	r18, 0x80	; 128
    1a58:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1a5c:	20 91 53 00 	lds	r18, 0x0053
    1a60:	21 60       	ori	r18, 0x01	; 1
    1a62:	20 93 53 00 	sts	0x0053, r18
    1a66:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1a68:	0c 94 24 0d 	jmp	0x1a48	; 0x1a48 <_IDLE_LOOP>

00001a6c <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1a6c:	0f 92       	push	r0
    1a6e:	0f b6       	in	r0, 0x3f	; 63
    1a70:	f8 94       	cli
    1a72:	0f 92       	push	r0
    1a74:	1f 92       	push	r1
    1a76:	11 24       	eor	r1, r1
    1a78:	2f 92       	push	r2
    1a7a:	3f 92       	push	r3
    1a7c:	4f 92       	push	r4
    1a7e:	5f 92       	push	r5
    1a80:	6f 92       	push	r6
    1a82:	7f 92       	push	r7
    1a84:	8f 92       	push	r8
    1a86:	9f 92       	push	r9
    1a88:	af 92       	push	r10
    1a8a:	bf 92       	push	r11
    1a8c:	cf 92       	push	r12
    1a8e:	df 92       	push	r13
    1a90:	ef 92       	push	r14
    1a92:	ff 92       	push	r15
    1a94:	0f 93       	push	r16
    1a96:	1f 93       	push	r17
    1a98:	2f 93       	push	r18
    1a9a:	3f 93       	push	r19
    1a9c:	4f 93       	push	r20
    1a9e:	5f 93       	push	r21
    1aa0:	6f 93       	push	r22
    1aa2:	7f 93       	push	r23
    1aa4:	8f 93       	push	r24
    1aa6:	9f 93       	push	r25
    1aa8:	af 93       	push	r26
    1aaa:	bf 93       	push	r27
    1aac:	cf 93       	push	r28
    1aae:	df 93       	push	r29
    1ab0:	ef 93       	push	r30
    1ab2:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1ab4:	e3 e4       	ldi	r30, 0x43	; 67
    1ab6:	f1 e0       	ldi	r31, 0x01	; 1
    1ab8:	20 91 3a 01 	lds	r18, 0x013A
    1abc:	22 0f       	add	r18, r18
    1abe:	e2 0f       	add	r30, r18
    1ac0:	20 e0       	ldi	r18, 0x00	; 0
    1ac2:	f2 1f       	adc	r31, r18
    1ac4:	2d b7       	in	r18, 0x3d	; 61
    1ac6:	3e b7       	in	r19, 0x3e	; 62
    1ac8:	20 83       	st	Z, r18
    1aca:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1acc:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1ace:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1ad0:	20 91 3a 01 	lds	r18, 0x013A
    1ad4:	22 0f       	add	r18, r18
    1ad6:	e2 0f       	add	r30, r18
    1ad8:	20 e0       	ldi	r18, 0x00	; 0
    1ada:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1adc:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1ade:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1ae0:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1ae2:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1ae4:	20 91 3a 01 	lds	r18, 0x013A
    1ae8:	e2 0f       	add	r30, r18
    1aea:	20 e0       	ldi	r18, 0x00	; 0
    1aec:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    1aee:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1af0:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1af2:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1af4:	2f ef       	ldi	r18, 0xFF	; 255
    1af6:	20 93 3c 01 	sts	0x013C, r18
    1afa:	20 e0       	ldi	r18, 0x00	; 0
    1afc:	20 93 3d 01 	sts	0x013D, r18
    1b00:	58 2f       	mov	r21, r24

00001b02 <_KER_SCH_LOOP78>:
    1b02:	20 93 3a 01 	sts	0x013A, r18
    1b06:	85 2f       	mov	r24, r21
    1b08:	e9 e7       	ldi	r30, 0x79	; 121
    1b0a:	f1 e0       	ldi	r31, 0x01	; 1
    1b0c:	20 91 3a 01 	lds	r18, 0x013A
    1b10:	22 0f       	add	r18, r18
    1b12:	e2 0f       	add	r30, r18
    1b14:	20 e0       	ldi	r18, 0x00	; 0
    1b16:	f2 1f       	adc	r31, r18
    1b18:	20 81       	ld	r18, Z
    1b1a:	31 81       	ldd	r19, Z+1	; 0x01
    1b1c:	42 2f       	mov	r20, r18
    1b1e:	43 2b       	or	r20, r19
    1b20:	59 f0       	breq	.+22     	; 0x1b38 <_VAL_NULL79>
    1b22:	81 30       	cpi	r24, 0x01	; 1
    1b24:	99 f0       	breq	.+38     	; 0x1b4c <_VAL_NOT_NULL79>
    1b26:	41 e0       	ldi	r20, 0x01	; 1
    1b28:	24 1b       	sub	r18, r20
    1b2a:	40 e0       	ldi	r20, 0x00	; 0
    1b2c:	34 0b       	sbc	r19, r20
    1b2e:	20 83       	st	Z, r18
    1b30:	31 83       	std	Z+1, r19	; 0x01
    1b32:	42 2f       	mov	r20, r18
    1b34:	43 2b       	or	r20, r19
    1b36:	51 f4       	brne	.+20     	; 0x1b4c <_VAL_NOT_NULL79>

00001b38 <_VAL_NULL79>:
    1b38:	e5 e6       	ldi	r30, 0x65	; 101
    1b3a:	f1 e0       	ldi	r31, 0x01	; 1
    1b3c:	20 91 3a 01 	lds	r18, 0x013A
    1b40:	e2 0f       	add	r30, r18
    1b42:	20 e0       	ldi	r18, 0x00	; 0
    1b44:	f2 1f       	adc	r31, r18
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	80 83       	st	Z, r24
    1b4a:	08 c0       	rjmp	.+16     	; 0x1b5c <_EXIT_SLP_TIME79>

00001b4c <_VAL_NOT_NULL79>:
    1b4c:	e5 e6       	ldi	r30, 0x65	; 101
    1b4e:	f1 e0       	ldi	r31, 0x01	; 1
    1b50:	20 91 3a 01 	lds	r18, 0x013A
    1b54:	e2 0f       	add	r30, r18
    1b56:	20 e0       	ldi	r18, 0x00	; 0
    1b58:	f2 1f       	adc	r31, r18
    1b5a:	80 81       	ld	r24, Z

00001b5c <_EXIT_SLP_TIME79>:
    1b5c:	81 30       	cpi	r24, 0x01	; 1
    1b5e:	19 f0       	breq	.+6      	; 0x1b66 <_KER_CALC_PRIO78>
    1b60:	84 30       	cpi	r24, 0x04	; 4
    1b62:	09 f0       	breq	.+2      	; 0x1b66 <_KER_CALC_PRIO78>
    1b64:	12 c0       	rjmp	.+36     	; 0x1b8a <_KER_SCH_NEXT78>

00001b66 <_KER_CALC_PRIO78>:
    1b66:	ef e6       	ldi	r30, 0x6F	; 111
    1b68:	f1 e0       	ldi	r31, 0x01	; 1
    1b6a:	20 e0       	ldi	r18, 0x00	; 0
    1b6c:	80 91 3a 01 	lds	r24, 0x013A
    1b70:	e8 0f       	add	r30, r24
    1b72:	f2 1f       	adc	r31, r18
    1b74:	80 81       	ld	r24, Z
    1b76:	20 91 3c 01 	lds	r18, 0x013C
    1b7a:	82 17       	cp	r24, r18
    1b7c:	30 f4       	brcc	.+12     	; 0x1b8a <_KER_SCH_NEXT78>
    1b7e:	80 93 3c 01 	sts	0x013C, r24
    1b82:	20 91 3a 01 	lds	r18, 0x013A
    1b86:	20 93 3d 01 	sts	0x013D, r18

00001b8a <_KER_SCH_NEXT78>:
    1b8a:	20 91 3a 01 	lds	r18, 0x013A
    1b8e:	23 95       	inc	r18
    1b90:	30 91 3b 01 	lds	r19, 0x013B
    1b94:	23 17       	cp	r18, r19
    1b96:	08 f4       	brcc	.+2      	; 0x1b9a <_KER_SCH_EXIT78>
    1b98:	b4 cf       	rjmp	.-152    	; 0x1b02 <_KER_SCH_LOOP78>

00001b9a <_KER_SCH_EXIT78>:
    1b9a:	20 91 3d 01 	lds	r18, 0x013D
    1b9e:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1ba2:	e3 e4       	ldi	r30, 0x43	; 67
    1ba4:	f1 e0       	ldi	r31, 0x01	; 1
    1ba6:	20 91 3a 01 	lds	r18, 0x013A
    1baa:	22 0f       	add	r18, r18
    1bac:	e2 0f       	add	r30, r18
    1bae:	20 e0       	ldi	r18, 0x00	; 0
    1bb0:	f2 1f       	adc	r31, r18
    1bb2:	20 81       	ld	r18, Z
    1bb4:	31 81       	ldd	r19, Z+1	; 0x01
    1bb6:	2d bf       	out	0x3d, r18	; 61
    1bb8:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1bba:	ff 91       	pop	r31
    1bbc:	ef 91       	pop	r30
    1bbe:	df 91       	pop	r29
    1bc0:	cf 91       	pop	r28
    1bc2:	bf 91       	pop	r27
    1bc4:	af 91       	pop	r26
    1bc6:	9f 91       	pop	r25
    1bc8:	8f 91       	pop	r24
    1bca:	7f 91       	pop	r23
    1bcc:	6f 91       	pop	r22
    1bce:	5f 91       	pop	r21
    1bd0:	4f 91       	pop	r20
    1bd2:	3f 91       	pop	r19
    1bd4:	2f 91       	pop	r18
    1bd6:	1f 91       	pop	r17
    1bd8:	0f 91       	pop	r16
    1bda:	ff 90       	pop	r15
    1bdc:	ef 90       	pop	r14
    1bde:	df 90       	pop	r13
    1be0:	cf 90       	pop	r12
    1be2:	bf 90       	pop	r11
    1be4:	af 90       	pop	r10
    1be6:	9f 90       	pop	r9
    1be8:	8f 90       	pop	r8
    1bea:	7f 90       	pop	r7
    1bec:	6f 90       	pop	r6
    1bee:	5f 90       	pop	r5
    1bf0:	4f 90       	pop	r4
    1bf2:	3f 90       	pop	r3
    1bf4:	2f 90       	pop	r2
    1bf6:	1f 90       	pop	r1
    1bf8:	0f 90       	pop	r0
    1bfa:	0f be       	out	0x3f, r0	; 63
    1bfc:	0f 90       	pop	r0
    1bfe:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c00:	08 95       	ret

00001c02 <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1c02:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1c04:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1c06:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1c08:	20 91 3a 01 	lds	r18, 0x013A
    1c0c:	22 0f       	add	r18, r18
    1c0e:	e2 0f       	add	r30, r18
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1c14:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1c16:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1c18:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1c1a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1c1c:	20 91 3a 01 	lds	r18, 0x013A
    1c20:	e2 0f       	add	r30, r18
    1c22:	20 e0       	ldi	r18, 0x00	; 0
    1c24:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1c26:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1c28:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1c2a:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c2c:	08 95       	ret

00001c2e <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1c2e:	0f 92       	push	r0
    1c30:	0f b6       	in	r0, 0x3f	; 63
    1c32:	f8 94       	cli
    1c34:	0f 92       	push	r0
    1c36:	1f 92       	push	r1
    1c38:	11 24       	eor	r1, r1
    1c3a:	2f 92       	push	r2
    1c3c:	3f 92       	push	r3
    1c3e:	4f 92       	push	r4
    1c40:	5f 92       	push	r5
    1c42:	6f 92       	push	r6
    1c44:	7f 92       	push	r7
    1c46:	8f 92       	push	r8
    1c48:	9f 92       	push	r9
    1c4a:	af 92       	push	r10
    1c4c:	bf 92       	push	r11
    1c4e:	cf 92       	push	r12
    1c50:	df 92       	push	r13
    1c52:	ef 92       	push	r14
    1c54:	ff 92       	push	r15
    1c56:	0f 93       	push	r16
    1c58:	1f 93       	push	r17
    1c5a:	2f 93       	push	r18
    1c5c:	3f 93       	push	r19
    1c5e:	4f 93       	push	r20
    1c60:	5f 93       	push	r21
    1c62:	6f 93       	push	r22
    1c64:	7f 93       	push	r23
    1c66:	8f 93       	push	r24
    1c68:	9f 93       	push	r25
    1c6a:	af 93       	push	r26
    1c6c:	bf 93       	push	r27
    1c6e:	cf 93       	push	r28
    1c70:	df 93       	push	r29
    1c72:	ef 93       	push	r30
    1c74:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1c76:	e3 e4       	ldi	r30, 0x43	; 67
    1c78:	f1 e0       	ldi	r31, 0x01	; 1
    1c7a:	20 91 3a 01 	lds	r18, 0x013A
    1c7e:	22 0f       	add	r18, r18
    1c80:	e2 0f       	add	r30, r18
    1c82:	20 e0       	ldi	r18, 0x00	; 0
    1c84:	f2 1f       	adc	r31, r18
    1c86:	2d b7       	in	r18, 0x3d	; 61
    1c88:	3e b7       	in	r19, 0x3e	; 62
    1c8a:	20 83       	st	Z, r18
    1c8c:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1c8e:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1c90:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1c92:	20 91 3a 01 	lds	r18, 0x013A
    1c96:	e2 0f       	add	r30, r18
    1c98:	20 e0       	ldi	r18, 0x00	; 0
    1c9a:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1c9e:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1ca0:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1ca2:	2f ef       	ldi	r18, 0xFF	; 255
    1ca4:	20 93 3c 01 	sts	0x013C, r18
    1ca8:	20 e0       	ldi	r18, 0x00	; 0
    1caa:	20 93 3d 01 	sts	0x013D, r18
    1cae:	58 2f       	mov	r21, r24

00001cb0 <_KER_SCH_LOOP97>:
    1cb0:	20 93 3a 01 	sts	0x013A, r18
    1cb4:	85 2f       	mov	r24, r21
    1cb6:	e9 e7       	ldi	r30, 0x79	; 121
    1cb8:	f1 e0       	ldi	r31, 0x01	; 1
    1cba:	20 91 3a 01 	lds	r18, 0x013A
    1cbe:	22 0f       	add	r18, r18
    1cc0:	e2 0f       	add	r30, r18
    1cc2:	20 e0       	ldi	r18, 0x00	; 0
    1cc4:	f2 1f       	adc	r31, r18
    1cc6:	20 81       	ld	r18, Z
    1cc8:	31 81       	ldd	r19, Z+1	; 0x01
    1cca:	42 2f       	mov	r20, r18
    1ccc:	43 2b       	or	r20, r19
    1cce:	59 f0       	breq	.+22     	; 0x1ce6 <_VAL_NULL98>
    1cd0:	81 30       	cpi	r24, 0x01	; 1
    1cd2:	99 f0       	breq	.+38     	; 0x1cfa <_VAL_NOT_NULL98>
    1cd4:	41 e0       	ldi	r20, 0x01	; 1
    1cd6:	24 1b       	sub	r18, r20
    1cd8:	40 e0       	ldi	r20, 0x00	; 0
    1cda:	34 0b       	sbc	r19, r20
    1cdc:	20 83       	st	Z, r18
    1cde:	31 83       	std	Z+1, r19	; 0x01
    1ce0:	42 2f       	mov	r20, r18
    1ce2:	43 2b       	or	r20, r19
    1ce4:	51 f4       	brne	.+20     	; 0x1cfa <_VAL_NOT_NULL98>

00001ce6 <_VAL_NULL98>:
    1ce6:	e5 e6       	ldi	r30, 0x65	; 101
    1ce8:	f1 e0       	ldi	r31, 0x01	; 1
    1cea:	20 91 3a 01 	lds	r18, 0x013A
    1cee:	e2 0f       	add	r30, r18
    1cf0:	20 e0       	ldi	r18, 0x00	; 0
    1cf2:	f2 1f       	adc	r31, r18
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	80 83       	st	Z, r24
    1cf8:	08 c0       	rjmp	.+16     	; 0x1d0a <_EXIT_SLP_TIME98>

00001cfa <_VAL_NOT_NULL98>:
    1cfa:	e5 e6       	ldi	r30, 0x65	; 101
    1cfc:	f1 e0       	ldi	r31, 0x01	; 1
    1cfe:	20 91 3a 01 	lds	r18, 0x013A
    1d02:	e2 0f       	add	r30, r18
    1d04:	20 e0       	ldi	r18, 0x00	; 0
    1d06:	f2 1f       	adc	r31, r18
    1d08:	80 81       	ld	r24, Z

00001d0a <_EXIT_SLP_TIME98>:
    1d0a:	81 30       	cpi	r24, 0x01	; 1
    1d0c:	19 f0       	breq	.+6      	; 0x1d14 <_KER_CALC_PRIO97>
    1d0e:	84 30       	cpi	r24, 0x04	; 4
    1d10:	09 f0       	breq	.+2      	; 0x1d14 <_KER_CALC_PRIO97>
    1d12:	12 c0       	rjmp	.+36     	; 0x1d38 <_KER_SCH_NEXT97>

00001d14 <_KER_CALC_PRIO97>:
    1d14:	ef e6       	ldi	r30, 0x6F	; 111
    1d16:	f1 e0       	ldi	r31, 0x01	; 1
    1d18:	20 e0       	ldi	r18, 0x00	; 0
    1d1a:	80 91 3a 01 	lds	r24, 0x013A
    1d1e:	e8 0f       	add	r30, r24
    1d20:	f2 1f       	adc	r31, r18
    1d22:	80 81       	ld	r24, Z
    1d24:	20 91 3c 01 	lds	r18, 0x013C
    1d28:	82 17       	cp	r24, r18
    1d2a:	30 f4       	brcc	.+12     	; 0x1d38 <_KER_SCH_NEXT97>
    1d2c:	80 93 3c 01 	sts	0x013C, r24
    1d30:	20 91 3a 01 	lds	r18, 0x013A
    1d34:	20 93 3d 01 	sts	0x013D, r18

00001d38 <_KER_SCH_NEXT97>:
    1d38:	20 91 3a 01 	lds	r18, 0x013A
    1d3c:	23 95       	inc	r18
    1d3e:	30 91 3b 01 	lds	r19, 0x013B
    1d42:	23 17       	cp	r18, r19
    1d44:	08 f4       	brcc	.+2      	; 0x1d48 <_KER_SCH_EXIT97>
    1d46:	b4 cf       	rjmp	.-152    	; 0x1cb0 <_KER_SCH_LOOP97>

00001d48 <_KER_SCH_EXIT97>:
    1d48:	20 91 3d 01 	lds	r18, 0x013D
    1d4c:	20 93 3a 01 	sts	0x013A, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1d50:	e3 e4       	ldi	r30, 0x43	; 67
    1d52:	f1 e0       	ldi	r31, 0x01	; 1
    1d54:	20 91 3a 01 	lds	r18, 0x013A
    1d58:	22 0f       	add	r18, r18
    1d5a:	e2 0f       	add	r30, r18
    1d5c:	20 e0       	ldi	r18, 0x00	; 0
    1d5e:	f2 1f       	adc	r31, r18
    1d60:	20 81       	ld	r18, Z
    1d62:	31 81       	ldd	r19, Z+1	; 0x01
    1d64:	2d bf       	out	0x3d, r18	; 61
    1d66:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1d68:	ff 91       	pop	r31
    1d6a:	ef 91       	pop	r30
    1d6c:	df 91       	pop	r29
    1d6e:	cf 91       	pop	r28
    1d70:	bf 91       	pop	r27
    1d72:	af 91       	pop	r26
    1d74:	9f 91       	pop	r25
    1d76:	8f 91       	pop	r24
    1d78:	7f 91       	pop	r23
    1d7a:	6f 91       	pop	r22
    1d7c:	5f 91       	pop	r21
    1d7e:	4f 91       	pop	r20
    1d80:	3f 91       	pop	r19
    1d82:	2f 91       	pop	r18
    1d84:	1f 91       	pop	r17
    1d86:	0f 91       	pop	r16
    1d88:	ff 90       	pop	r15
    1d8a:	ef 90       	pop	r14
    1d8c:	df 90       	pop	r13
    1d8e:	cf 90       	pop	r12
    1d90:	bf 90       	pop	r11
    1d92:	af 90       	pop	r10
    1d94:	9f 90       	pop	r9
    1d96:	8f 90       	pop	r8
    1d98:	7f 90       	pop	r7
    1d9a:	6f 90       	pop	r6
    1d9c:	5f 90       	pop	r5
    1d9e:	4f 90       	pop	r4
    1da0:	3f 90       	pop	r3
    1da2:	2f 90       	pop	r2
    1da4:	1f 90       	pop	r1
    1da6:	0f 90       	pop	r0
    1da8:	0f be       	out	0x3f, r0	; 63
    1daa:	0f 90       	pop	r0
    1dac:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1dae:	08 95       	ret

00001db0 <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1db0:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1db2:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1db4:	08 95       	ret

00001db6 <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1db6:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1dba:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1dbc:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1dbe:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1dc2:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1dc6:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1dca:	08 95       	ret

00001dcc <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1dcc:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1dce:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1dd0:	e9 e7       	ldi	r30, 0x79	; 121
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1dd2:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1dd4:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1dd6:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1dd8:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1dda:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1ddc:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1dde:	08 95       	ret

00001de0 <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1de0:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1de2:	e5 e6       	ldi	r30, 0x65	; 101
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1de4:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1de6:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1de8:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1dea:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1dec:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1dee:	08 95       	ret

00001df0 <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1df0:	80 91 3b 01 	lds	r24, 0x013B
		RET                                               ;return from subroutine (  4 clocks) 
    1df4:	08 95       	ret

00001df6 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1df6:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1df8:	ef e6       	ldi	r30, 0x6F	; 111
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1dfa:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1dfc:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1dfe:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1e00:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1e02:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1e04:	08 95       	ret

00001e06 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1e06:	80 91 3c 01 	lds	r24, 0x013C
		RET                                               ;return from subroutine (  4 clocks) 
    1e0a:	08 95       	ret

00001e0c <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1e0c:	80 91 3d 01 	lds	r24, 0x013D
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1e10:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1e12:	08 95       	ret

00001e14 <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1e14:	80 91 3d 01 	lds	r24, 0x013D
		RET                                               ;return from subroutine (  4 clocks) 
    1e18:	08 95       	ret

00001e1a <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1e1a:	80 91 40 01 	lds	r24, 0x0140
		RET                                               ;return from subroutine (  4 clocks) 
    1e1e:	08 95       	ret

00001e20 <Kernel_Tick_Val_Get>:
;used registers          : R22, R23, R24, R25                                                  
;arg registers           : None                                                                
;return registers        : R25:R22(TickVal)                                                    
;unsafe access registers : R22, R23, R24, R25                                                  
Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
        IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
    1e20:	2f b7       	in	r18, 0x3f	; 63
		CLI                                               ;disable interrupt      (  1 clock ) 
    1e22:	f8 94       	cli
		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
    1e24:	60 91 33 01 	lds	r22, 0x0133
		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
    1e28:	70 91 34 01 	lds	r23, 0x0134
		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
    1e2c:	80 91 35 01 	lds	r24, 0x0135
		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
    1e30:	90 91 36 01 	lds	r25, 0x0136
		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
    1e34:	2f bf       	out	0x3f, r18	; 63
		RET                                               ;return from subroutine (  4 clocks) 
    1e36:	08 95       	ret

00001e38 <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1e38:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1e3a:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1e3e:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1e40:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1e44:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1e46:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1e4a:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1e4c:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1e50:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1e52:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e56:	08 95       	ret

00001e58 <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1e58:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1e5a:	80 93 c6 00 	sts	0x00C6, r24

00001e5e <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1e5e:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1e62:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1e64:	fc cf       	rjmp	.-8      	; 0x1e5e <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1e66:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e68:	08 95       	ret

00001e6a <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1e6a:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1e6c:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1e6e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1e72:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1e74:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1e78:	08 95       	ret

00001e7a <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1e7a:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1e7c:	80 93 c6 00 	sts	0x00C6, r24

00001e80 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1e80:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1e84:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1e86:	fc cf       	rjmp	.-8      	; 0x1e80 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1e88:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1e8c:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1e8e:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1e92:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1e94:	08 95       	ret

00001e96 <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e96:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1e9a:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1e9c:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1e9e:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1ea2:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1ea4:	08 95       	ret

00001ea6 <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1ea6:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1eaa:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1eac:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1eb0:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1eb2:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1eb6:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1eba:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1ebe:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1ec2:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1ec4:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1ec8:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1ecc:	08 95       	ret

00001ece <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1ece:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1ed0:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1ed2:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1ed4:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1ed6:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1ed8:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1eda:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1ede:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1ee0:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1ee2:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1ee4:	08 95       	ret

00001ee6 <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1ee6:	0e 94 67 0f 	call	0x1ece	; 0x1ece <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1eea:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1eec:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1eee:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1ef0:	d1 f7       	brne	.-12     	; 0x1ee6 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1ef2:	08 95       	ret

00001ef4 <__mulsi3>:
    1ef4:	62 9f       	mul	r22, r18
    1ef6:	d0 01       	movw	r26, r0
    1ef8:	73 9f       	mul	r23, r19
    1efa:	f0 01       	movw	r30, r0
    1efc:	82 9f       	mul	r24, r18
    1efe:	e0 0d       	add	r30, r0
    1f00:	f1 1d       	adc	r31, r1
    1f02:	64 9f       	mul	r22, r20
    1f04:	e0 0d       	add	r30, r0
    1f06:	f1 1d       	adc	r31, r1
    1f08:	92 9f       	mul	r25, r18
    1f0a:	f0 0d       	add	r31, r0
    1f0c:	83 9f       	mul	r24, r19
    1f0e:	f0 0d       	add	r31, r0
    1f10:	74 9f       	mul	r23, r20
    1f12:	f0 0d       	add	r31, r0
    1f14:	65 9f       	mul	r22, r21
    1f16:	f0 0d       	add	r31, r0
    1f18:	99 27       	eor	r25, r25
    1f1a:	72 9f       	mul	r23, r18
    1f1c:	b0 0d       	add	r27, r0
    1f1e:	e1 1d       	adc	r30, r1
    1f20:	f9 1f       	adc	r31, r25
    1f22:	63 9f       	mul	r22, r19
    1f24:	b0 0d       	add	r27, r0
    1f26:	e1 1d       	adc	r30, r1
    1f28:	f9 1f       	adc	r31, r25
    1f2a:	bd 01       	movw	r22, r26
    1f2c:	cf 01       	movw	r24, r30
    1f2e:	11 24       	eor	r1, r1
    1f30:	08 95       	ret

00001f32 <__udivmodsi4>:
    1f32:	a1 e2       	ldi	r26, 0x21	; 33
    1f34:	1a 2e       	mov	r1, r26
    1f36:	aa 1b       	sub	r26, r26
    1f38:	bb 1b       	sub	r27, r27
    1f3a:	fd 01       	movw	r30, r26
    1f3c:	0d c0       	rjmp	.+26     	; 0x1f58 <__udivmodsi4_ep>

00001f3e <__udivmodsi4_loop>:
    1f3e:	aa 1f       	adc	r26, r26
    1f40:	bb 1f       	adc	r27, r27
    1f42:	ee 1f       	adc	r30, r30
    1f44:	ff 1f       	adc	r31, r31
    1f46:	a2 17       	cp	r26, r18
    1f48:	b3 07       	cpc	r27, r19
    1f4a:	e4 07       	cpc	r30, r20
    1f4c:	f5 07       	cpc	r31, r21
    1f4e:	20 f0       	brcs	.+8      	; 0x1f58 <__udivmodsi4_ep>
    1f50:	a2 1b       	sub	r26, r18
    1f52:	b3 0b       	sbc	r27, r19
    1f54:	e4 0b       	sbc	r30, r20
    1f56:	f5 0b       	sbc	r31, r21

00001f58 <__udivmodsi4_ep>:
    1f58:	66 1f       	adc	r22, r22
    1f5a:	77 1f       	adc	r23, r23
    1f5c:	88 1f       	adc	r24, r24
    1f5e:	99 1f       	adc	r25, r25
    1f60:	1a 94       	dec	r1
    1f62:	69 f7       	brne	.-38     	; 0x1f3e <__udivmodsi4_loop>
    1f64:	60 95       	com	r22
    1f66:	70 95       	com	r23
    1f68:	80 95       	com	r24
    1f6a:	90 95       	com	r25
    1f6c:	9b 01       	movw	r18, r22
    1f6e:	ac 01       	movw	r20, r24
    1f70:	bd 01       	movw	r22, r26
    1f72:	cf 01       	movw	r24, r30
    1f74:	08 95       	ret

00001f76 <_exit>:
    1f76:	f8 94       	cli

00001f78 <__stop_program>:
    1f78:	ff cf       	rjmp	.-2      	; 0x1f78 <__stop_program>
