<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>harrychen.xyz</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_ethernet_clock_wrapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clocks_in</spirit:name>
      <spirit:busType spirit:vendor="harrychen.xyz" spirit:library="user" spirit:name="axi_ethernet_clocks_resets" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="harrychen.xyz" spirit:library="user" spirit:name="axi_ethernet_clocks_resets_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="master"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_lite_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_s_axi_lite_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ref_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_ref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>glbl_rst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_glbl_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mmcm_locked</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_mmcm_locked</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rxuserclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_rxuserclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rxuserclk2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_rxuserclk2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>userclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_userclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>userclk2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_userclk2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pma_reset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_pma_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0outclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gt0_pll0outclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0outrefclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gt0_pll0outrefclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll1outclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gt0_pll1outclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll1outrefclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gt0_pll1outrefclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0lock_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gt0_pll0lock_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0refclklost_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gt0_pll0refclklost_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gtref_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gtref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gtref_clk_buf</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_gtref_clk_buf</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_lite_resetn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_s_axi_lite_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clocks_out</spirit:name>
      <spirit:busType spirit:vendor="harrychen.xyz" spirit:library="user" spirit:name="axi_ethernet_clocks_resets" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="harrychen.xyz" spirit:library="user" spirit:name="axi_ethernet_clocks_resets_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_lite_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ref_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>glbl_rst</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>glbl_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mmcm_locked</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mmcm_locked</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rxuserclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rxuserclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rxuserclk2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rxuserclk2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>userclk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>userclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>userclk2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>userclk2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pma_reset</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pma_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0outclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt0_pll0outclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0outrefclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt0_pll0outrefclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll1outclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt0_pll1outclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll1outrefclk_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt0_pll1outrefclk_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0lock_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt0_pll0lock_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gt0_pll0refclklost_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gt0_pll0refclklost_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gtref_clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gtref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>gtref_clk_buf</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gtref_clk_buf</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>s_axi_lite_resetn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>_s_axi_lite_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>_s_axi_lite_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE._S_AXI_LITE_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_lite_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_lite_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_LITE_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_ethernet_clock_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>238f0e62</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_ethernet_clock_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>238f0e62</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>_s_axi_lite_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_s_axi_lite_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_ref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_glbl_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_mmcm_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_userclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_userclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_rxuserclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_rxuserclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_pma_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gtref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gtref_clk_buf</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gt0_pll0outclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gt0_pll0outrefclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gt0_pll1outclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gt0_pll1outrefclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gt0_pll0lock_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>_gt0_pll0refclklost_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_lite_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>glbl_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mmcm_locked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>userclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>userclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxuserclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rxuserclk2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pma_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gtref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gtref_clk_buf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt0_pll0outclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt0_pll0outrefclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt0_pll1outclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt0_pll1outrefclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt0_pll0lock_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gt0_pll0refclklost_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_ethernet_clock_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_238f0e62</spirit:userFileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_ethernet_clock_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_ethernet_clock_wrapper_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Clock Wrapper of AXI Ethernet Subsystem</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_ethernet_clock_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI Ethernet Clock Wrapper</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-11-19T13:02:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b724f4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e06653e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aff1171_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31715205_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2165ab_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2168e71_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec45b90_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccf6312_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b86d0c7_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1530ec35_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ed6f9e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f20ae4f_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b56342e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1807b1a_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a068916_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78afb516_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de6f8e9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744a6157_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b2a2ba_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c52b9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fadc4a1_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4a6933_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3150a7f6_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200e8246_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c241041_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24afa300_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5695c9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b8bf04_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abed320_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ebc2d5_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c06514e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be5a129_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d04438d_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfce878_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6313ed_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88e16ae_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30293567_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3534dca4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122846c5_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162c5962_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac4a5dc_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3e62db_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d15588c_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403ea585_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9205ce_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612924c7_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcd6926_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a7c750_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32830702_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7981614c_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d426ef8_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bb9286_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554605d0_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4a1371_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dda6e61_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5ed958_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d317243_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5b1ffa_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e82d7_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6d7796_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5688238c_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689e5286_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d63ab4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393863c3_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a239b98_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2f5e6f_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fad4754_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12462be0_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7f5bae_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568ac308_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16137cd4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1640c538_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696e2f81_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b452208_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530b9f27_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e33ab_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff328b9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528f1cba_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5810c6af_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/axi_ethernet_clock_wrapper_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9cf01158"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0d585f2c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="47bf69dd"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2c34d123"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
