Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot design_1_wrapper_func_impl xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry8_v of entity unisim.CARRY8 [\CARRY8(1,10)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(is_s_inverted='1')\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(is_r_inverted='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100011111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.design_1_audio_pipeline_0_1_ctrl_bus [design_1_audio_pipeline_0_1_ctrl...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_1_audio_pipeline_0_1_fifo [design_1_audio_pipeline_0_1_fifo...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.design_1_audio_pipeline_0_1_i2s_master [design_1_audio_pipeline_0_1_i2s_...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_clr_inverted='1')\]
Compiling architecture structure of entity xil_defaultlib.design_1_audio_pipeline_0_1_audio_pipeline [design_1_audio_pipeline_0_1_audi...]
Compiling architecture structure of entity xil_defaultlib.design_1_audio_pipeline_0_1 [design_1_audio_pipeline_0_1_defa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010101110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001000100...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_smple_sm [design_1_axi_dma_0_0_axi_dma_smp...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100010001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011000100")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if [design_1_axi_dma_0_0_axi_dma_s2m...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101001111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr [design_1_axi_dma_0_0_axi_dma_s2m...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_s2mm_mngr [design_1_axi_dma_0_0_axi_dma_s2m...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100101001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000110010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100001111...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_lite_if [design_1_axi_dma_0_0_axi_dma_lit...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100011000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001000000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101010")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_register_s2mm [design_1_axi_dma_0_0_axi_dma_reg...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_dma_reg_module [design_1_axi_dma_0_0_axi_dma_reg...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010110011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001100101011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000100101101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_skid_buf [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000011111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101111000011111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101011111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100010101111...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\ [\design_1_axi_dma_0_0_axi_datamo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000001001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010000101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001110000000")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture ramb36e2_v of entity unisim.RAMB36E2 [\RAMB36E2(clock_domains="COMMON"...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000100000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_memory_base__parameterized0\ [\design_1_axi_dma_0_0_xpm_memory...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111101")(0...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized6\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized7\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_fifo_reg_bit_6 [design_1_axi_dma_0_0_xpm_fifo_re...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_7\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_8\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_fifo_rst_9 [design_1_axi_dma_0_0_xpm_fifo_rs...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_fifo_base__parameterized0\ [\design_1_axi_dma_0_0_xpm_fifo_b...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1\ [\design_1_axi_dma_0_0_xpm_fifo_s...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_sync_fifo_fg__parameterized0\ [\design_1_axi_dma_0_0_sync_fifo_...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\ [\design_1_axi_dma_0_0_axi_datamo...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011110101000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000000101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001100110011010...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized1\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture ram32m16_v of entity unisim.RAM32M16 [ram32m16_default]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_memory_base [design_1_axi_dma_0_0_xpm_memory_...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100101100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001011010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011110111000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001100110011111...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized2\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized3\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_fifo_reg_bit [design_1_axi_dma_0_0_xpm_fifo_re...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011001111001001...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_4\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_5\ [\design_1_axi_dma_0_0_xpm_counte...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_fifo_rst [design_1_axi_dma_0_0_xpm_fifo_rs...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_fifo_base [design_1_axi_dma_0_0_xpm_fifo_ba...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_xpm_fifo_sync [design_1_axi_dma_0_0_xpm_fifo_sy...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_sync_fifo_fg [design_1_axi_dma_0_0_sync_fifo_f...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_sfifo_autord [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110110011000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101100000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_indet_btt [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110101111101011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000111100000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011000000110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000101000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001010001011100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000110011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100010000001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011101110001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011101110001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010100010101000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101000001010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1101")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111010101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111001111110011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101011101010101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101110101010")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_ibttcc [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000011010000110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101011100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000110010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000101010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010101010101011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000011110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110000000000001111...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000100000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101010101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\ [\design_1_axi_dma_0_0_cntr_incr_...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010001000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_dynshreg_f__parameterized2\ [\design_1_axi_dma_0_0_dynshreg_f...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\ [\design_1_axi_dma_0_0_srl_fifo_r...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_srl_fifo_f__parameterized2\ [\design_1_axi_dma_0_0_srl_fifo_f...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4\ [\design_1_axi_dma_0_0_axi_datamo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100111101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_slice [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101011001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000111111111...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_s2mm_scatter [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001001000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100101101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110000000000...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\ [\design_1_axi_dma_0_0_cntr_incr_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_dynshreg_f__parameterized1\ [\design_1_axi_dma_0_0_dynshreg_f...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\ [\design_1_axi_dma_0_0_srl_fifo_r...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_srl_fifo_f__parameterized1\ [\design_1_axi_dma_0_0_srl_fifo_f...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3\ [\design_1_axi_dma_0_0_axi_datamo...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_s2mm_realign [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101100101011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2\ [\design_1_axi_dma_0_0_cntr_incr_...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_dynshreg_f__parameterized3\ [\design_1_axi_dma_0_0_dynshreg_f...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\ [\design_1_axi_dma_0_0_srl_fifo_r...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_srl_fifo_f__parameterized3\ [\design_1_axi_dma_0_0_srl_fifo_f...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5\ [\design_1_axi_dma_0_0_axi_datamo...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011111111")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_addr_cntl [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111100001000...]
Compiling architecture structure of entity xil_defaultlib.\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0\ [\design_1_axi_dma_0_0_axi_datamo...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000001111...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0',is_s_inverted='1'...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_fifo [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_cmd_status [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.design_1_axi_dma_0_0_axi_datamover_reset [design_1_axi_dma_0_0_axi_datamov...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000011111111")(0...]
