INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/MF_BattelShifter/MF_BattelShifter.srcs/sources_1/new/barrel_shifter_right.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/MF_BattelShifter/MF_BattelShifter.srcs/sources_1/new/top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Nana/6111Projects/MF_BattelShifter/MF_BattelShifter.srcs/sim_1/new/top_level_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_tb
