-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity complex_mag_stream_pown_generic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    base_r : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of complex_mag_stream_pown_generic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv52_B17217F7D1C : STD_LOGIC_VECTOR (51 downto 0) := "0000000010110001011100100001011111110111110100011100";
    constant ap_const_lv36_B17217F7D : STD_LOGIC_VECTOR (35 downto 0) := "101100010111001000010111111101111101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_182 : STD_LOGIC_VECTOR (8 downto 0) := "110000010";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv27_4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_382 : STD_LOGIC_VECTOR (9 downto 0) := "1110000010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_7F800000 : STD_LOGIC_VECTOR (31 downto 0) := "01111111100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv25_B8A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000101110001010";

attribute shreg_extract : string;
    signal pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log0_lut_table_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log0_lut_table_array_q0 : STD_LOGIC_VECTOR (55 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0 : STD_LOGIC_VECTOR (51 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0 : STD_LOGIC_VECTOR (48 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0 : STD_LOGIC_VECTOR (43 downto 0);
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bs_exp_reg_1396_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_exp_reg_1396_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal bs_sig_fu_391_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bs_sig_reg_1403 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_reg_1411 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1411_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_reg_1427_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_reg_1434_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_frac_2_fu_466_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal b_frac_2_reg_1440 : STD_LOGIC_VECTOR (24 downto 0);
    signal b_frac_tilde_inverse_reg_1445 : STD_LOGIC_VECTOR (5 downto 0);
    signal log_sum_reg_1450 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter2_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter3_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter4_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter5_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter6_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter7_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter8_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter9_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_reg_1450_pp0_iter10_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal trunc_ln909_fu_485_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln909_reg_1455 : STD_LOGIC_VECTOR (24 downto 0);
    signal a_reg_1461 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_1461_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_1461_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_1461_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_1461_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_1461_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_1461_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln39_fu_499_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln39_reg_1467 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln39_reg_1467_pp0_iter3_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln39_reg_1467_pp0_iter4_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1_reg_1472 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln42_1_fu_537_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal select_ln42_fu_553_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal select_ln42_reg_1482 : STD_LOGIC_VECTOR (43 downto 0);
    signal select_ln42_reg_1482_pp0_iter4_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_563_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal mul_ln44_reg_1492 : STD_LOGIC_VECTOR (42 downto 0);
    signal z2_reg_1497 : STD_LOGIC_VECTOR (40 downto 0);
    signal z2_reg_1497_pp0_iter6_reg : STD_LOGIC_VECTOR (40 downto 0);
    signal z2_reg_1497_pp0_iter7_reg : STD_LOGIC_VECTOR (40 downto 0);
    signal a_1_reg_1503 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_1503_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_1503_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_1503_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_reg_1509 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_3_reg_1509_pp0_iter6_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_3_reg_1509_pp0_iter7_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_371_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal mul_ln44_1_reg_1524 : STD_LOGIC_VECTOR (46 downto 0);
    signal z3_reg_1529 : STD_LOGIC_VECTOR (43 downto 0);
    signal z3_reg_1529_pp0_iter9_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal z3_reg_1529_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal z3_reg_1529_pp0_iter11_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal z3_reg_1529_pp0_iter12_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal z3_reg_1529_pp0_iter13_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal a_3_reg_1535 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_reg_1541 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_reg_1541_pp0_iter9_reg : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_reg_1541_pp0_iter10_reg : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_reg_1541_pp0_iter11_reg : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_reg_1541_pp0_iter12_reg : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_reg_1541_pp0_iter13_reg : STD_LOGIC_VECTOR (37 downto 0);
    signal logn_reg_1571 : STD_LOGIC_VECTOR (51 downto 0);
    signal add_ln142_1_fu_739_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal add_ln142_1_reg_1576 : STD_LOGIC_VECTOR (49 downto 0);
    signal x_is_0_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_1581_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_exp_fu_760_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_reg_1586 : STD_LOGIC_VECTOR (8 downto 0);
    signal log_sum_1_fu_777_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_1_reg_1591 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_1_reg_1591_pp0_iter12_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_1_reg_1591_pp0_iter13_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_1_reg_1591_pp0_iter14_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_1_reg_1591_pp0_iter15_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_1_reg_1591_pp0_iter16_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_375_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln44_2_reg_1601 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_5_reg_1606 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_5_reg_1606_pp0_iter15_reg : STD_LOGIC_VECTOR (38 downto 0);
    signal zk_trunc_reg_1611 : STD_LOGIC_VECTOR (22 downto 0);
    signal lshr_ln_reg_1616 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_357_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal Elog2_reg_1621 : STD_LOGIC_VECTOR (51 downto 0);
    signal lshr_ln915_1_reg_1626 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_6_reg_1631 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_8_reg_1636 : STD_LOGIC_VECTOR (41 downto 0);
    signal m_fix_reg_1641 : STD_LOGIC_VECTOR (26 downto 0);
    signal m_fix_reg_1641_pp0_iter18_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal m_fix_reg_1641_pp0_iter19_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal m_fix_reg_1641_pp0_iter20_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal m_fix_reg_1641_pp0_iter21_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal m_fix_reg_1641_pp0_iter22_reg : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_10_reg_1646 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1646_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1656_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1006_reg_1661_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_fu_1060_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_reg_1671 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_reg_1671_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_reg_1671_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_reg_1671_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_reg_1671_pp0_iter24_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_reg_1671_pp0_iter25_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal m_fix_a_reg_1683 : STD_LOGIC_VECTOR (26 downto 0);
    signal m_diff_lo_fu_1096_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal m_diff_lo_reg_1688 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_Z1_reg_1703 : STD_LOGIC_VECTOR (26 downto 0);
    signal exp_Z1P_m_1_reg_1708 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_Z1_hi_reg_1713 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln994_fu_1153_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln994_reg_1718 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln994_fu_1164_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln994_reg_1723 : STD_LOGIC_VECTOR (35 downto 0);
    signal or_ln824_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln824_reg_1728 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1035_fu_1237_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1035_reg_1733 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1000_fu_1261_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal select_ln1000_reg_1738 : STD_LOGIC_VECTOR (22 downto 0);
    signal and_ln1006_fu_1280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1006_reg_1743 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1023_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1023_reg_1748 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln895_fu_413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln46_fu_711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_1_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_2_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln989_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln159_fu_1115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal grp_fu_357_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln915_fu_367_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln915_fu_856_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal mul_ln915_fu_367_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_371_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_371_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_375_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_375_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_fu_379_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index0_fu_403_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln18_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_frac_1_fu_455_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln878_fu_462_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal b_frac_fu_446_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal b_frac1_fu_479_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal b_frac1_fu_479_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_frac1_fu_479_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_s_fu_518_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln42_fu_525_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal z1_fu_511_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln42_2_cast_fu_529_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_2_fu_541_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln42_2_fu_549_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_563_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal grp_fu_563_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln44_2_fu_569_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln44_fu_576_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln44_fu_580_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln44_2_fu_585_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sub_ln44_fu_588_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln40_fu_632_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln44_3_fu_643_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal eZ_fu_635_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln44_3_fu_650_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln44_4_fu_654_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal shl_ln_fu_664_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln44_1_fu_658_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln44_7_fu_671_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal sub_ln44_1_fu_675_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln134_1_fu_731_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal zext_ln134_2_fu_735_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal select_ln877_1_fu_753_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln16_fu_745_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln134_fu_766_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln142_fu_774_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal add_ln142_fu_769_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal zext_ln40_1_fu_787_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal shl_ln44_4_fu_798_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal eZ_1_fu_790_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal zext_ln44_9_fu_805_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln44_10_fu_809_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln44_1_fu_819_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal add_ln44_2_fu_813_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln44_11_fu_826_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sub_ln44_2_fu_830_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln915_fu_367_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal shl_ln1_fu_871_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln915_1_fu_878_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal sub_ln915_fu_881_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln2_fu_897_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln918_fu_904_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln918_1_fu_908_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal add_ln918_fu_911_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal zext_ln918_fu_917_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal add_ln918_1_fu_920_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal m_fix_hi_fu_956_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal m_fix_back_fu_993_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal m_frac_l_fu_986_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1006_fu_1000_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln3_fu_1010_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1385_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln941_fu_1037_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_cast_fu_1021_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln941_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln941_1_fu_1046_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_1030_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln941_fu_1052_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_362_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sub_ln952_fu_1082_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal m_diff_hi_fu_1086_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal Z2_ind_fu_1105_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln160_fu_1120_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln160_1_fu_1123_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln160_fu_1127_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln994_fu_1164_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln994_fu_1164_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln4_fu_1174_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln994_2_fu_1181_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln994_1_fu_1184_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_12_fu_1190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_1_fu_1198_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_2_fu_1203_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_1210_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1006_1_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1241_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_9_fu_1251_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln824_1_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1006_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln824_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1006_1_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1006_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_exp_fu_1318_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_fu_1323_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln313_fu_1330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln18_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln824_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_2_fu_1357_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_2_fu_1357_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_2_fu_1357_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_2_fu_1357_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal retval_2_fu_1357_p12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1385_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal retval_2_fu_1357_p13 : STD_LOGIC_VECTOR (31 downto 0);
    signal base_r_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal b_frac1_fu_479_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal b_frac1_fu_479_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_371_p00 : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_371_p10 : STD_LOGIC_VECTOR (46 downto 0);
    signal grp_fu_375_p00 : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_375_p10 : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_563_p10 : STD_LOGIC_VECTOR (42 downto 0);
    signal mul_ln994_fu_1164_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln994_fu_1164_p10 : STD_LOGIC_VECTOR (35 downto 0);
    signal retval_2_fu_1357_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal retval_2_fu_1357_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal retval_2_fu_1357_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal retval_2_fu_1357_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal retval_2_fu_1357_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component complex_mag_stream_mul_9s_45ns_52_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (44 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component complex_mag_stream_mul_10s_36s_36_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component complex_mag_stream_mul_23ns_23ns_45_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (22 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component complex_mag_stream_mul_41ns_6ns_47_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (46 downto 0) );
    end component;


    component complex_mag_stream_mul_44ns_6ns_50_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (43 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;


    component complex_mag_stream_mul_25ns_6ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component complex_mag_stream_mul_39ns_4ns_43_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (38 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component complex_mag_stream_mul_18ns_18ns_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component complex_mag_stream_sparsemux_11_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (48 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0);

    pow_reduce_anonymous_namespace_log0_lut_table_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
    generic map (
        DataWidth => 56,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log0_lut_table_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log0_lut_table_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
    generic map (
        DataWidth => 52,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
    generic map (
        DataWidth => 49,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
    generic map (
        DataWidth => 44,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0);

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arg8j
    generic map (
        DataWidth => 27,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0);

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U : component complex_mag_stream_pown_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrahbi
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0);

    mul_9s_45ns_52_5_1_U1 : component complex_mag_stream_mul_9s_45ns_52_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 9,
        din1_WIDTH => 45,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => b_exp_reg_1586,
        din1 => grp_fu_357_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_357_p2);

    mul_10s_36s_36_2_1_U2 : component complex_mag_stream_mul_10s_36s_36_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 10,
        din1_WIDTH => 36,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_exp_reg_1671,
        din1 => ap_const_lv36_B17217F7D,
        ce => ap_const_logic_1,
        dout => grp_fu_362_p2);

    mul_23ns_23ns_45_1_1_U3 : component complex_mag_stream_mul_23ns_23ns_45_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 23,
        din1_WIDTH => 23,
        dout_WIDTH => 45)
    port map (
        din0 => mul_ln915_fu_367_p0,
        din1 => mul_ln915_fu_367_p1,
        dout => mul_ln915_fu_367_p2);

    mul_41ns_6ns_47_2_1_U4 : component complex_mag_stream_mul_41ns_6ns_47_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 41,
        din1_WIDTH => 6,
        dout_WIDTH => 47)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_371_p0,
        din1 => grp_fu_371_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_371_p2);

    mul_44ns_6ns_50_5_1_U5 : component complex_mag_stream_mul_44ns_6ns_50_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 44,
        din1_WIDTH => 6,
        dout_WIDTH => 50)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_375_p0,
        din1 => grp_fu_375_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_375_p2);

    mul_25ns_6ns_31_1_1_U6 : component complex_mag_stream_mul_25ns_6ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 6,
        dout_WIDTH => 31)
    port map (
        din0 => b_frac1_fu_479_p0,
        din1 => b_frac1_fu_479_p1,
        dout => b_frac1_fu_479_p2);

    mul_39ns_4ns_43_2_1_U7 : component complex_mag_stream_mul_39ns_4ns_43_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 39,
        din1_WIDTH => 4,
        dout_WIDTH => 43)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_563_p0,
        din1 => grp_fu_563_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_563_p2);

    mul_18ns_18ns_36_1_1_U8 : component complex_mag_stream_mul_18ns_18ns_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln994_fu_1164_p0,
        din1 => mul_ln994_fu_1164_p1,
        dout => mul_ln994_fu_1164_p2);

    sparsemux_11_4_32_1_1_U9 : component complex_mag_stream_sparsemux_11_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0001",
        din3_WIDTH => 32,
        CASE4 => "0000",
        din4_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_7FFFFFFF,
        din1 => retval_2_fu_1357_p4,
        din2 => retval_2_fu_1357_p6,
        din3 => ap_const_lv32_0,
        din4 => retval_2_fu_1357_p10,
        def => retval_2_fu_1357_p11,
        sel => retval_2_fu_1357_p12,
        dout => retval_2_fu_1357_p13);

    mac_muladd_13s_12ns_16s_25_4_1_U10 : component complex_mag_stream_mac_muladd_13s_12ns_16s_25_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 12,
        din2_WIDTH => 16,
        dout_WIDTH => 25)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => m_fix_hi_fu_956_p4,
        din1 => grp_fu_1385_p1,
        din2 => shl_ln3_fu_1010_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1385_p3);





    base_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            base_r_int_reg <= base_r;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Elog2_reg_1621 <= grp_fu_357_p2;
                a_1_reg_1503 <= sub_ln44_fu_588_p2(43 downto 38);
                a_1_reg_1503_pp0_iter6_reg <= a_1_reg_1503;
                a_1_reg_1503_pp0_iter7_reg <= a_1_reg_1503_pp0_iter6_reg;
                a_1_reg_1503_pp0_iter8_reg <= a_1_reg_1503_pp0_iter7_reg;
                a_3_reg_1535 <= sub_ln44_1_fu_675_p2(49 downto 44);
                a_reg_1461 <= b_frac1_fu_479_p2(24 downto 21);
                a_reg_1461_pp0_iter3_reg <= a_reg_1461;
                a_reg_1461_pp0_iter4_reg <= a_reg_1461_pp0_iter3_reg;
                a_reg_1461_pp0_iter5_reg <= a_reg_1461_pp0_iter4_reg;
                a_reg_1461_pp0_iter6_reg <= a_reg_1461_pp0_iter5_reg;
                a_reg_1461_pp0_iter7_reg <= a_reg_1461_pp0_iter6_reg;
                a_reg_1461_pp0_iter8_reg <= a_reg_1461_pp0_iter7_reg;
                add_ln142_1_reg_1576 <= add_ln142_1_fu_739_p2;
                add_ln994_reg_1718 <= add_ln994_fu_1153_p2;
                and_ln1006_reg_1743 <= and_ln1006_fu_1280_p2;
                and_ln1023_reg_1748 <= and_ln1023_fu_1298_p2;
                b_exp_reg_1586 <= b_exp_fu_760_p2;
                b_frac_2_reg_1440 <= b_frac_2_fu_466_p3;
                b_frac_tilde_inverse_reg_1445 <= pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
                bs_exp_reg_1396 <= data_fu_379_p1(30 downto 23);
                bs_exp_reg_1396_pp0_iter10_reg <= bs_exp_reg_1396_pp0_iter9_reg;
                bs_exp_reg_1396_pp0_iter1_reg <= bs_exp_reg_1396;
                bs_exp_reg_1396_pp0_iter2_reg <= bs_exp_reg_1396_pp0_iter1_reg;
                bs_exp_reg_1396_pp0_iter3_reg <= bs_exp_reg_1396_pp0_iter2_reg;
                bs_exp_reg_1396_pp0_iter4_reg <= bs_exp_reg_1396_pp0_iter3_reg;
                bs_exp_reg_1396_pp0_iter5_reg <= bs_exp_reg_1396_pp0_iter4_reg;
                bs_exp_reg_1396_pp0_iter6_reg <= bs_exp_reg_1396_pp0_iter5_reg;
                bs_exp_reg_1396_pp0_iter7_reg <= bs_exp_reg_1396_pp0_iter6_reg;
                bs_exp_reg_1396_pp0_iter8_reg <= bs_exp_reg_1396_pp0_iter7_reg;
                bs_exp_reg_1396_pp0_iter9_reg <= bs_exp_reg_1396_pp0_iter8_reg;
                bs_sig_reg_1403 <= bs_sig_fu_391_p1;
                exp_Z1P_m_1_reg_1708 <= add_ln160_fu_1127_p2(18 downto 1);
                exp_Z1_hi_reg_1713 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0(26 downto 9);
                exp_Z1_reg_1703 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
                icmp_ln1006_reg_1661 <= icmp_ln1006_fu_1004_p2;
                icmp_ln1006_reg_1661_pp0_iter19_reg <= icmp_ln1006_reg_1661;
                icmp_ln1006_reg_1661_pp0_iter20_reg <= icmp_ln1006_reg_1661_pp0_iter19_reg;
                icmp_ln1006_reg_1661_pp0_iter21_reg <= icmp_ln1006_reg_1661_pp0_iter20_reg;
                icmp_ln1006_reg_1661_pp0_iter22_reg <= icmp_ln1006_reg_1661_pp0_iter21_reg;
                icmp_ln1006_reg_1661_pp0_iter23_reg <= icmp_ln1006_reg_1661_pp0_iter22_reg;
                icmp_ln1006_reg_1661_pp0_iter24_reg <= icmp_ln1006_reg_1661_pp0_iter23_reg;
                icmp_ln1006_reg_1661_pp0_iter25_reg <= icmp_ln1006_reg_1661_pp0_iter24_reg;
                log_sum_1_reg_1591 <= log_sum_1_fu_777_p2;
                log_sum_1_reg_1591_pp0_iter12_reg <= log_sum_1_reg_1591;
                log_sum_1_reg_1591_pp0_iter13_reg <= log_sum_1_reg_1591_pp0_iter12_reg;
                log_sum_1_reg_1591_pp0_iter14_reg <= log_sum_1_reg_1591_pp0_iter13_reg;
                log_sum_1_reg_1591_pp0_iter15_reg <= log_sum_1_reg_1591_pp0_iter14_reg;
                log_sum_1_reg_1591_pp0_iter16_reg <= log_sum_1_reg_1591_pp0_iter15_reg;
                log_sum_reg_1450 <= pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
                log_sum_reg_1450_pp0_iter10_reg <= log_sum_reg_1450_pp0_iter9_reg;
                log_sum_reg_1450_pp0_iter2_reg <= log_sum_reg_1450;
                log_sum_reg_1450_pp0_iter3_reg <= log_sum_reg_1450_pp0_iter2_reg;
                log_sum_reg_1450_pp0_iter4_reg <= log_sum_reg_1450_pp0_iter3_reg;
                log_sum_reg_1450_pp0_iter5_reg <= log_sum_reg_1450_pp0_iter4_reg;
                log_sum_reg_1450_pp0_iter6_reg <= log_sum_reg_1450_pp0_iter5_reg;
                log_sum_reg_1450_pp0_iter7_reg <= log_sum_reg_1450_pp0_iter6_reg;
                log_sum_reg_1450_pp0_iter8_reg <= log_sum_reg_1450_pp0_iter7_reg;
                log_sum_reg_1450_pp0_iter9_reg <= log_sum_reg_1450_pp0_iter8_reg;
                logn_reg_1571 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
                lshr_ln915_1_reg_1626 <= sub_ln915_fu_881_p2(62 downto 24);
                lshr_ln_reg_1616 <= mul_ln915_fu_367_p2(44 downto 1);
                m_diff_lo_reg_1688 <= m_diff_lo_fu_1096_p1;
                m_fix_a_reg_1683 <= grp_fu_362_p2(35 downto 9);
                m_fix_reg_1641 <= add_ln918_1_fu_920_p2(54 downto 28);
                m_fix_reg_1641_pp0_iter18_reg <= m_fix_reg_1641;
                m_fix_reg_1641_pp0_iter19_reg <= m_fix_reg_1641_pp0_iter18_reg;
                m_fix_reg_1641_pp0_iter20_reg <= m_fix_reg_1641_pp0_iter19_reg;
                m_fix_reg_1641_pp0_iter21_reg <= m_fix_reg_1641_pp0_iter20_reg;
                m_fix_reg_1641_pp0_iter22_reg <= m_fix_reg_1641_pp0_iter21_reg;
                mul_ln44_1_reg_1524 <= grp_fu_371_p2;
                mul_ln44_2_reg_1601 <= grp_fu_375_p2;
                mul_ln44_reg_1492 <= grp_fu_563_p2;
                mul_ln994_reg_1723 <= mul_ln994_fu_1164_p2;
                or_ln824_reg_1728 <= or_ln824_fu_1170_p2;
                r_exp_reg_1671 <= r_exp_fu_1060_p3;
                r_exp_reg_1671_pp0_iter21_reg <= r_exp_reg_1671;
                r_exp_reg_1671_pp0_iter22_reg <= r_exp_reg_1671_pp0_iter21_reg;
                r_exp_reg_1671_pp0_iter23_reg <= r_exp_reg_1671_pp0_iter22_reg;
                r_exp_reg_1671_pp0_iter24_reg <= r_exp_reg_1671_pp0_iter23_reg;
                r_exp_reg_1671_pp0_iter25_reg <= r_exp_reg_1671_pp0_iter24_reg;
                select_ln1000_reg_1738 <= select_ln1000_fu_1261_p3;
                    select_ln42_reg_1482(38 downto 13) <= select_ln42_fu_553_p3(38 downto 13);    select_ln42_reg_1482(43 downto 42) <= select_ln42_fu_553_p3(43 downto 42);
                    select_ln42_reg_1482_pp0_iter4_reg(38 downto 13) <= select_ln42_reg_1482(38 downto 13);    select_ln42_reg_1482_pp0_iter4_reg(43 downto 42) <= select_ln42_reg_1482(43 downto 42);
                tmp_10_reg_1646 <= add_ln918_1_fu_920_p2(63 downto 63);
                tmp_10_reg_1646_pp0_iter18_reg <= tmp_10_reg_1646;
                tmp_14_reg_1656 <= add_ln918_1_fu_920_p2(64 downto 64);
                tmp_14_reg_1656_pp0_iter18_reg <= tmp_14_reg_1656;
                tmp_14_reg_1656_pp0_iter19_reg <= tmp_14_reg_1656_pp0_iter18_reg;
                tmp_14_reg_1656_pp0_iter20_reg <= tmp_14_reg_1656_pp0_iter19_reg;
                tmp_14_reg_1656_pp0_iter21_reg <= tmp_14_reg_1656_pp0_iter20_reg;
                tmp_14_reg_1656_pp0_iter22_reg <= tmp_14_reg_1656_pp0_iter21_reg;
                tmp_14_reg_1656_pp0_iter23_reg <= tmp_14_reg_1656_pp0_iter22_reg;
                tmp_14_reg_1656_pp0_iter24_reg <= tmp_14_reg_1656_pp0_iter23_reg;
                tmp_14_reg_1656_pp0_iter25_reg <= tmp_14_reg_1656_pp0_iter24_reg;
                tmp_14_reg_1656_pp0_iter26_reg <= tmp_14_reg_1656_pp0_iter25_reg;
                tmp_1_reg_1472 <= b_frac1_fu_479_p2(24 downto 24);
                tmp_3_reg_1509 <= sub_ln44_fu_588_p2(37 downto 3);
                tmp_3_reg_1509_pp0_iter6_reg <= tmp_3_reg_1509;
                tmp_3_reg_1509_pp0_iter7_reg <= tmp_3_reg_1509_pp0_iter6_reg;
                tmp_4_reg_1541 <= sub_ln44_1_fu_675_p2(43 downto 6);
                tmp_4_reg_1541_pp0_iter10_reg <= tmp_4_reg_1541_pp0_iter9_reg;
                tmp_4_reg_1541_pp0_iter11_reg <= tmp_4_reg_1541_pp0_iter10_reg;
                tmp_4_reg_1541_pp0_iter12_reg <= tmp_4_reg_1541_pp0_iter11_reg;
                tmp_4_reg_1541_pp0_iter13_reg <= tmp_4_reg_1541_pp0_iter12_reg;
                tmp_4_reg_1541_pp0_iter9_reg <= tmp_4_reg_1541;
                tmp_5_reg_1606 <= sub_ln44_2_fu_830_p2(62 downto 24);
                tmp_5_reg_1606_pp0_iter15_reg <= tmp_5_reg_1606;
                tmp_6_reg_1631 <= add_ln918_1_fu_920_p2(64 downto 22);
                tmp_8_reg_1636 <= add_ln918_1_fu_920_p2(63 downto 22);
                tmp_reg_1411 <= data_fu_379_p1(22 downto 22);
                tmp_reg_1411_pp0_iter10_reg <= tmp_reg_1411_pp0_iter9_reg;
                tmp_reg_1411_pp0_iter1_reg <= tmp_reg_1411;
                tmp_reg_1411_pp0_iter2_reg <= tmp_reg_1411_pp0_iter1_reg;
                tmp_reg_1411_pp0_iter3_reg <= tmp_reg_1411_pp0_iter2_reg;
                tmp_reg_1411_pp0_iter4_reg <= tmp_reg_1411_pp0_iter3_reg;
                tmp_reg_1411_pp0_iter5_reg <= tmp_reg_1411_pp0_iter4_reg;
                tmp_reg_1411_pp0_iter6_reg <= tmp_reg_1411_pp0_iter5_reg;
                tmp_reg_1411_pp0_iter7_reg <= tmp_reg_1411_pp0_iter6_reg;
                tmp_reg_1411_pp0_iter8_reg <= tmp_reg_1411_pp0_iter7_reg;
                tmp_reg_1411_pp0_iter9_reg <= tmp_reg_1411_pp0_iter8_reg;
                trunc_ln1035_reg_1733 <= trunc_ln1035_fu_1237_p1;
                trunc_ln39_reg_1467 <= trunc_ln39_fu_499_p1;
                trunc_ln39_reg_1467_pp0_iter3_reg <= trunc_ln39_reg_1467;
                trunc_ln39_reg_1467_pp0_iter4_reg <= trunc_ln39_reg_1467_pp0_iter3_reg;
                trunc_ln909_reg_1455 <= trunc_ln909_fu_485_p1;
                x_is_0_reg_1581 <= x_is_0_fu_748_p2;
                x_is_0_reg_1581_pp0_iter12_reg <= x_is_0_reg_1581;
                x_is_0_reg_1581_pp0_iter13_reg <= x_is_0_reg_1581_pp0_iter12_reg;
                x_is_0_reg_1581_pp0_iter14_reg <= x_is_0_reg_1581_pp0_iter13_reg;
                x_is_0_reg_1581_pp0_iter15_reg <= x_is_0_reg_1581_pp0_iter14_reg;
                x_is_0_reg_1581_pp0_iter16_reg <= x_is_0_reg_1581_pp0_iter15_reg;
                x_is_0_reg_1581_pp0_iter17_reg <= x_is_0_reg_1581_pp0_iter16_reg;
                x_is_0_reg_1581_pp0_iter18_reg <= x_is_0_reg_1581_pp0_iter17_reg;
                x_is_0_reg_1581_pp0_iter19_reg <= x_is_0_reg_1581_pp0_iter18_reg;
                x_is_0_reg_1581_pp0_iter20_reg <= x_is_0_reg_1581_pp0_iter19_reg;
                x_is_0_reg_1581_pp0_iter21_reg <= x_is_0_reg_1581_pp0_iter20_reg;
                x_is_0_reg_1581_pp0_iter22_reg <= x_is_0_reg_1581_pp0_iter21_reg;
                x_is_0_reg_1581_pp0_iter23_reg <= x_is_0_reg_1581_pp0_iter22_reg;
                x_is_0_reg_1581_pp0_iter24_reg <= x_is_0_reg_1581_pp0_iter23_reg;
                x_is_0_reg_1581_pp0_iter25_reg <= x_is_0_reg_1581_pp0_iter24_reg;
                x_is_NaN_reg_1427 <= x_is_NaN_fu_429_p2;
                x_is_NaN_reg_1427_pp0_iter10_reg <= x_is_NaN_reg_1427_pp0_iter9_reg;
                x_is_NaN_reg_1427_pp0_iter11_reg <= x_is_NaN_reg_1427_pp0_iter10_reg;
                x_is_NaN_reg_1427_pp0_iter12_reg <= x_is_NaN_reg_1427_pp0_iter11_reg;
                x_is_NaN_reg_1427_pp0_iter13_reg <= x_is_NaN_reg_1427_pp0_iter12_reg;
                x_is_NaN_reg_1427_pp0_iter14_reg <= x_is_NaN_reg_1427_pp0_iter13_reg;
                x_is_NaN_reg_1427_pp0_iter15_reg <= x_is_NaN_reg_1427_pp0_iter14_reg;
                x_is_NaN_reg_1427_pp0_iter16_reg <= x_is_NaN_reg_1427_pp0_iter15_reg;
                x_is_NaN_reg_1427_pp0_iter17_reg <= x_is_NaN_reg_1427_pp0_iter16_reg;
                x_is_NaN_reg_1427_pp0_iter18_reg <= x_is_NaN_reg_1427_pp0_iter17_reg;
                x_is_NaN_reg_1427_pp0_iter19_reg <= x_is_NaN_reg_1427_pp0_iter18_reg;
                x_is_NaN_reg_1427_pp0_iter20_reg <= x_is_NaN_reg_1427_pp0_iter19_reg;
                x_is_NaN_reg_1427_pp0_iter21_reg <= x_is_NaN_reg_1427_pp0_iter20_reg;
                x_is_NaN_reg_1427_pp0_iter22_reg <= x_is_NaN_reg_1427_pp0_iter21_reg;
                x_is_NaN_reg_1427_pp0_iter23_reg <= x_is_NaN_reg_1427_pp0_iter22_reg;
                x_is_NaN_reg_1427_pp0_iter24_reg <= x_is_NaN_reg_1427_pp0_iter23_reg;
                x_is_NaN_reg_1427_pp0_iter25_reg <= x_is_NaN_reg_1427_pp0_iter24_reg;
                x_is_NaN_reg_1427_pp0_iter26_reg <= x_is_NaN_reg_1427_pp0_iter25_reg;
                x_is_NaN_reg_1427_pp0_iter2_reg <= x_is_NaN_reg_1427;
                x_is_NaN_reg_1427_pp0_iter3_reg <= x_is_NaN_reg_1427_pp0_iter2_reg;
                x_is_NaN_reg_1427_pp0_iter4_reg <= x_is_NaN_reg_1427_pp0_iter3_reg;
                x_is_NaN_reg_1427_pp0_iter5_reg <= x_is_NaN_reg_1427_pp0_iter4_reg;
                x_is_NaN_reg_1427_pp0_iter6_reg <= x_is_NaN_reg_1427_pp0_iter5_reg;
                x_is_NaN_reg_1427_pp0_iter7_reg <= x_is_NaN_reg_1427_pp0_iter6_reg;
                x_is_NaN_reg_1427_pp0_iter8_reg <= x_is_NaN_reg_1427_pp0_iter7_reg;
                x_is_NaN_reg_1427_pp0_iter9_reg <= x_is_NaN_reg_1427_pp0_iter8_reg;
                x_is_inf_reg_1434 <= x_is_inf_fu_440_p2;
                x_is_inf_reg_1434_pp0_iter10_reg <= x_is_inf_reg_1434_pp0_iter9_reg;
                x_is_inf_reg_1434_pp0_iter11_reg <= x_is_inf_reg_1434_pp0_iter10_reg;
                x_is_inf_reg_1434_pp0_iter12_reg <= x_is_inf_reg_1434_pp0_iter11_reg;
                x_is_inf_reg_1434_pp0_iter13_reg <= x_is_inf_reg_1434_pp0_iter12_reg;
                x_is_inf_reg_1434_pp0_iter14_reg <= x_is_inf_reg_1434_pp0_iter13_reg;
                x_is_inf_reg_1434_pp0_iter15_reg <= x_is_inf_reg_1434_pp0_iter14_reg;
                x_is_inf_reg_1434_pp0_iter16_reg <= x_is_inf_reg_1434_pp0_iter15_reg;
                x_is_inf_reg_1434_pp0_iter17_reg <= x_is_inf_reg_1434_pp0_iter16_reg;
                x_is_inf_reg_1434_pp0_iter18_reg <= x_is_inf_reg_1434_pp0_iter17_reg;
                x_is_inf_reg_1434_pp0_iter19_reg <= x_is_inf_reg_1434_pp0_iter18_reg;
                x_is_inf_reg_1434_pp0_iter20_reg <= x_is_inf_reg_1434_pp0_iter19_reg;
                x_is_inf_reg_1434_pp0_iter21_reg <= x_is_inf_reg_1434_pp0_iter20_reg;
                x_is_inf_reg_1434_pp0_iter22_reg <= x_is_inf_reg_1434_pp0_iter21_reg;
                x_is_inf_reg_1434_pp0_iter23_reg <= x_is_inf_reg_1434_pp0_iter22_reg;
                x_is_inf_reg_1434_pp0_iter24_reg <= x_is_inf_reg_1434_pp0_iter23_reg;
                x_is_inf_reg_1434_pp0_iter25_reg <= x_is_inf_reg_1434_pp0_iter24_reg;
                x_is_inf_reg_1434_pp0_iter26_reg <= x_is_inf_reg_1434_pp0_iter25_reg;
                x_is_inf_reg_1434_pp0_iter2_reg <= x_is_inf_reg_1434;
                x_is_inf_reg_1434_pp0_iter3_reg <= x_is_inf_reg_1434_pp0_iter2_reg;
                x_is_inf_reg_1434_pp0_iter4_reg <= x_is_inf_reg_1434_pp0_iter3_reg;
                x_is_inf_reg_1434_pp0_iter5_reg <= x_is_inf_reg_1434_pp0_iter4_reg;
                x_is_inf_reg_1434_pp0_iter6_reg <= x_is_inf_reg_1434_pp0_iter5_reg;
                x_is_inf_reg_1434_pp0_iter7_reg <= x_is_inf_reg_1434_pp0_iter6_reg;
                x_is_inf_reg_1434_pp0_iter8_reg <= x_is_inf_reg_1434_pp0_iter7_reg;
                x_is_inf_reg_1434_pp0_iter9_reg <= x_is_inf_reg_1434_pp0_iter8_reg;
                z2_reg_1497 <= sub_ln44_fu_588_p2(43 downto 3);
                z2_reg_1497_pp0_iter6_reg <= z2_reg_1497;
                z2_reg_1497_pp0_iter7_reg <= z2_reg_1497_pp0_iter6_reg;
                z3_reg_1529 <= sub_ln44_1_fu_675_p2(49 downto 6);
                z3_reg_1529_pp0_iter10_reg <= z3_reg_1529_pp0_iter9_reg;
                z3_reg_1529_pp0_iter11_reg <= z3_reg_1529_pp0_iter10_reg;
                z3_reg_1529_pp0_iter12_reg <= z3_reg_1529_pp0_iter11_reg;
                z3_reg_1529_pp0_iter13_reg <= z3_reg_1529_pp0_iter12_reg;
                z3_reg_1529_pp0_iter9_reg <= z3_reg_1529;
                zk_trunc_reg_1611 <= sub_ln44_2_fu_830_p2(62 downto 40);
            end if;
        end if;
    end process;
    select_ln42_reg_1482(12 downto 0) <= "0000000000000";
    select_ln42_reg_1482(41 downto 39) <= "000";
    select_ln42_reg_1482_pp0_iter4_reg(12 downto 0) <= "0000000000000";
    select_ln42_reg_1482_pp0_iter4_reg(41 downto 39) <= "000";
    Z2_ind_fu_1105_p4 <= sub_ln952_fu_1082_p2(17 downto 13);
    add_ln142_1_fu_739_p2 <= std_logic_vector(unsigned(zext_ln134_1_fu_731_p1) + unsigned(zext_ln134_2_fu_735_p1));
    add_ln142_fu_769_p2 <= std_logic_vector(unsigned(zext_ln134_fu_766_p1) + unsigned(log_sum_reg_1450_pp0_iter10_reg));
    add_ln160_fu_1127_p2 <= std_logic_vector(unsigned(zext_ln160_fu_1120_p1) + unsigned(zext_ln160_1_fu_1123_p1));
    add_ln44_1_fu_658_p2 <= std_logic_vector(unsigned(zext_ln44_3_fu_650_p1) + unsigned(zext_ln44_4_fu_654_p1));
    add_ln44_2_fu_813_p2 <= std_logic_vector(unsigned(zext_ln44_9_fu_805_p1) + unsigned(zext_ln44_10_fu_809_p1));
    add_ln44_fu_580_p2 <= std_logic_vector(unsigned(zext_ln44_fu_576_p1) + unsigned(select_ln42_reg_1482_pp0_iter4_reg));
    add_ln918_1_fu_920_p2 <= std_logic_vector(unsigned(add_ln918_fu_911_p2) + unsigned(zext_ln918_fu_917_p1));
    add_ln918_fu_911_p2 <= std_logic_vector(signed(sext_ln918_fu_904_p1) + signed(sext_ln918_1_fu_908_p1));
    add_ln941_1_fu_1046_p2 <= std_logic_vector(unsigned(tmp_cast_fu_1021_p4) + unsigned(ap_const_lv10_1));
    add_ln994_1_fu_1184_p2 <= std_logic_vector(unsigned(shl_ln4_fu_1174_p3) + unsigned(zext_ln994_2_fu_1181_p1));
    add_ln994_fu_1153_p2 <= std_logic_vector(unsigned(exp_Z1_reg_1703) + unsigned(ap_const_lv27_4));
    and_ln1006_fu_1280_p2 <= (xor_ln824_fu_1274_p2 and or_ln1006_fu_1226_p2);
    and_ln1023_fu_1298_p2 <= (xor_ln1006_fu_1292_p2 and icmp_ln1023_fu_1231_p2);
    and_ln824_fu_1343_p2 <= (xor_ln18_fu_1338_p2 and or_ln824_reg_1728);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= retval_2_fu_1357_p13;
    b_exp_fu_760_p2 <= std_logic_vector(unsigned(select_ln877_1_fu_753_p3) + unsigned(zext_ln16_fu_745_p1));
    b_frac1_fu_479_p0 <= b_frac1_fu_479_p00(25 - 1 downto 0);
    b_frac1_fu_479_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_2_reg_1440),31));
    b_frac1_fu_479_p1 <= b_frac1_fu_479_p10(6 - 1 downto 0);
    b_frac1_fu_479_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_tilde_inverse_reg_1445),31));
    b_frac_1_fu_455_p3 <= (ap_const_lv1_1 & bs_sig_reg_1403);
    b_frac_2_fu_466_p3 <= 
        zext_ln878_fu_462_p1 when (tmp_reg_1411(0) = '1') else 
        b_frac_fu_446_p4;
    b_frac_fu_446_p4 <= ((ap_const_lv1_1 & bs_sig_reg_1403) & ap_const_lv1_0);
    bs_sig_fu_391_p1 <= data_fu_379_p1(23 - 1 downto 0);
    data_fu_379_p1 <= base_r_int_reg;
    eZ_1_fu_790_p3 <= (ap_const_lv1_1 & zext_ln40_1_fu_787_p1);
    eZ_fu_635_p3 <= (ap_const_lv1_1 & zext_ln40_fu_632_p1);
    grp_fu_1385_p1 <= ap_const_lv25_B8A(12 - 1 downto 0);
    grp_fu_357_p1 <= ap_const_lv52_B17217F7D1C(45 - 1 downto 0);
    grp_fu_371_p0 <= grp_fu_371_p00(41 - 1 downto 0);
    grp_fu_371_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z2_reg_1497),47));
    grp_fu_371_p1 <= grp_fu_371_p10(6 - 1 downto 0);
    grp_fu_371_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_1_reg_1503),47));
    grp_fu_375_p0 <= grp_fu_375_p00(44 - 1 downto 0);
    grp_fu_375_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z3_reg_1529),50));
    grp_fu_375_p1 <= grp_fu_375_p10(6 - 1 downto 0);
    grp_fu_375_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_3_reg_1535),50));
    grp_fu_563_p0 <= zext_ln42_1_fu_537_p1(39 - 1 downto 0);
    grp_fu_563_p1 <= grp_fu_563_p10(4 - 1 downto 0);
    grp_fu_563_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_reg_1461),43));
    icmp_ln1006_1_fu_1220_p2 <= "1" when (signed(tmp_13_fu_1210_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln1006_fu_1004_p2 <= "0" when (m_frac_l_fu_986_p3 = sext_ln1006_fu_1000_p1) else "1";
    icmp_ln1023_fu_1231_p2 <= "1" when (signed(r_exp_2_fu_1203_p3) < signed(ap_const_lv10_382)) else "0";
    icmp_ln18_1_fu_424_p2 <= "0" when (bs_sig_reg_1403 = ap_const_lv23_0) else "1";
    icmp_ln18_2_fu_435_p2 <= "1" when (bs_sig_reg_1403 = ap_const_lv23_0) else "0";
    icmp_ln18_fu_419_p2 <= "1" when (bs_exp_reg_1396 = ap_const_lv8_FF) else "0";
    icmp_ln941_fu_1040_p2 <= "0" when (trunc_ln941_fu_1037_p1 = ap_const_lv15_0) else "1";
    index0_fu_403_p4 <= data_fu_379_p1(22 downto 17);
    log_sum_1_fu_777_p2 <= std_logic_vector(unsigned(zext_ln142_fu_774_p1) + unsigned(add_ln142_fu_769_p2));
    m_diff_hi_fu_1086_p4 <= sub_ln952_fu_1082_p2(26 downto 18);
    m_diff_lo_fu_1096_p1 <= sub_ln952_fu_1082_p2(18 - 1 downto 0);
    m_fix_back_fu_993_p3 <= (tmp_8_reg_1636 & ap_const_lv1_0);
    m_fix_hi_fu_956_p4 <= add_ln918_1_fu_920_p2(63 downto 51);
    m_frac_l_fu_986_p3 <= (tmp_6_reg_1631 & ap_const_lv1_0);
    mul_ln915_fu_367_p0 <= zext_ln915_fu_856_p1(23 - 1 downto 0);
    mul_ln915_fu_367_p1 <= zext_ln915_fu_856_p1(23 - 1 downto 0);
    mul_ln994_fu_1164_p0 <= mul_ln994_fu_1164_p00(18 - 1 downto 0);
    mul_ln994_fu_1164_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_reg_1708),36));
    mul_ln994_fu_1164_p1 <= mul_ln994_fu_1164_p10(18 - 1 downto 0);
    mul_ln994_fu_1164_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_reg_1713),36));
    or_ln1006_1_fu_1286_p2 <= (or_ln824_1_fu_1269_p2 or or_ln1006_fu_1226_p2);
    or_ln1006_fu_1226_p2 <= (icmp_ln1006_reg_1661_pp0_iter25_reg or icmp_ln1006_1_fu_1220_p2);
    or_ln824_1_fu_1269_p2 <= (x_is_NaN_reg_1427_pp0_iter25_reg or or_ln824_fu_1170_p2);
    or_ln824_fu_1170_p2 <= (x_is_inf_reg_1434_pp0_iter25_reg or x_is_0_reg_1581_pp0_iter25_reg);
    out_exp_fu_1318_p2 <= std_logic_vector(unsigned(trunc_ln1035_reg_1733) + unsigned(ap_const_lv8_7F));
    pow_reduce_anonymous_namespace_log0_lut_table_array_address0 <= zext_ln895_fu_413_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 <= zext_ln895_fu_413_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 <= zext_ln46_2_fu_727_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 <= zext_ln46_fu_711_p1(4 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 <= zext_ln46_1_fu_719_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 <= zext_ln989_fu_1100_p1(9 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 <= zext_ln159_fu_1115_p1(5 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    r_exp_1_fu_1198_p2 <= std_logic_vector(signed(r_exp_reg_1671_pp0_iter25_reg) + signed(ap_const_lv10_3FF));
    r_exp_2_fu_1203_p3 <= 
        r_exp_reg_1671_pp0_iter25_reg when (tmp_12_fu_1190_p3(0) = '1') else 
        r_exp_1_fu_1198_p2;
    r_exp_fu_1060_p3 <= 
        select_ln941_fu_1052_p3 when (tmp_11_fu_1030_p3(0) = '1') else 
        tmp_cast_fu_1021_p4;
    retval_2_fu_1357_p10 <= zext_ln313_fu_1330_p1;
    retval_2_fu_1357_p11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    retval_2_fu_1357_p12 <= (((x_is_NaN_reg_1427_pp0_iter26_reg & and_ln824_fu_1343_p2) & and_ln1006_reg_1743) & and_ln1023_reg_1748);
    retval_2_fu_1357_p4 <= 
        ap_const_lv32_7F800000 when (x_is_inf_reg_1434_pp0_iter26_reg(0) = '1') else 
        ap_const_lv32_0;
    retval_2_fu_1357_p6 <= 
        ap_const_lv32_0 when (tmp_14_reg_1656_pp0_iter26_reg(0) = '1') else 
        ap_const_lv32_7F800000;
    select_ln1000_fu_1261_p3 <= 
        tmp_7_fu_1241_p4 when (tmp_12_fu_1190_p3(0) = '1') else 
        tmp_9_fu_1251_p4;
    select_ln42_fu_553_p3 <= 
        tmp_2_fu_541_p3 when (tmp_1_reg_1472(0) = '1') else 
        zext_ln42_2_fu_549_p1;
    select_ln877_1_fu_753_p3 <= 
        ap_const_lv9_182 when (tmp_reg_1411_pp0_iter10_reg(0) = '1') else 
        ap_const_lv9_181;
    select_ln941_fu_1052_p3 <= 
        add_ln941_1_fu_1046_p2 when (icmp_ln941_fu_1040_p2(0) = '1') else 
        tmp_cast_fu_1021_p4;
        sext_ln1006_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_back_fu_993_p3),44));

        sext_ln918_1_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(log_sum_1_reg_1591_pp0_iter16_reg),65));

        sext_ln918_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_897_p3),65));

    shl_ln1_fu_871_p3 <= (tmp_5_reg_1606_pp0_iter15_reg & ap_const_lv24_0);
    shl_ln2_fu_897_p3 <= (Elog2_reg_1621 & ap_const_lv12_0);
    shl_ln3_fu_1010_p3 <= (tmp_10_reg_1646_pp0_iter18_reg & ap_const_lv15_4000);
    shl_ln44_1_fu_819_p3 <= (mul_ln44_2_reg_1601 & ap_const_lv6_0);
    shl_ln44_2_fu_569_p3 <= (trunc_ln39_reg_1467_pp0_iter4_reg & ap_const_lv22_0);
    shl_ln44_3_fu_643_p3 <= (tmp_3_reg_1509_pp0_iter7_reg & ap_const_lv14_0);
    shl_ln44_4_fu_798_p3 <= (tmp_4_reg_1541_pp0_iter13_reg & ap_const_lv24_0);
    shl_ln4_fu_1174_p3 <= (add_ln994_reg_1718 & ap_const_lv17_0);
    shl_ln_fu_664_p3 <= (mul_ln44_1_reg_1524 & ap_const_lv1_0);
    sub_ln44_1_fu_675_p2 <= std_logic_vector(unsigned(add_ln44_1_fu_658_p2) - unsigned(zext_ln44_7_fu_671_p1));
    sub_ln44_2_fu_830_p2 <= std_logic_vector(unsigned(add_ln44_2_fu_813_p2) - unsigned(zext_ln44_11_fu_826_p1));
    sub_ln44_fu_588_p2 <= std_logic_vector(unsigned(add_ln44_fu_580_p2) - unsigned(zext_ln44_2_fu_585_p1));
    sub_ln915_fu_881_p2 <= std_logic_vector(unsigned(shl_ln1_fu_871_p3) - unsigned(zext_ln915_1_fu_878_p1));
    sub_ln952_fu_1082_p2 <= std_logic_vector(unsigned(m_fix_reg_1641_pp0_iter22_reg) - unsigned(m_fix_a_reg_1683));
    t_fu_1323_p3 <= (out_exp_fu_1318_p2 & select_ln1000_reg_1738);
    tmp_11_fu_1030_p3 <= grp_fu_1385_p3(24 downto 24);
    tmp_12_fu_1190_p3 <= add_ln994_1_fu_1184_p2(43 downto 43);
    tmp_13_fu_1210_p4 <= r_exp_2_fu_1203_p3(9 downto 7);
    tmp_2_fu_541_p3 <= (ap_const_lv1_1 & zext_ln42_1_fu_537_p1);
    tmp_7_fu_1241_p4 <= add_ln994_1_fu_1184_p2(42 downto 20);
    tmp_9_fu_1251_p4 <= add_ln994_1_fu_1184_p2(41 downto 19);
    tmp_cast_fu_1021_p4 <= grp_fu_1385_p3(24 downto 15);
    tmp_s_fu_518_p3 <= (trunc_ln909_reg_1455 & ap_const_lv13_0);
    trunc_ln1035_fu_1237_p1 <= r_exp_2_fu_1203_p3(8 - 1 downto 0);
    trunc_ln39_fu_499_p1 <= b_frac1_fu_479_p2(21 - 1 downto 0);
    trunc_ln909_fu_485_p1 <= b_frac1_fu_479_p2(25 - 1 downto 0);
    trunc_ln941_fu_1037_p1 <= grp_fu_1385_p3(15 - 1 downto 0);
    x_is_0_fu_748_p2 <= "1" when (bs_exp_reg_1396_pp0_iter10_reg = ap_const_lv8_0) else "0";
    x_is_NaN_fu_429_p2 <= (icmp_ln18_fu_419_p2 and icmp_ln18_1_fu_424_p2);
    x_is_inf_fu_440_p2 <= (icmp_ln18_fu_419_p2 and icmp_ln18_2_fu_435_p2);
    xor_ln1006_fu_1292_p2 <= (or_ln1006_1_fu_1286_p2 xor ap_const_lv1_1);
    xor_ln18_fu_1338_p2 <= (x_is_NaN_reg_1427_pp0_iter26_reg xor ap_const_lv1_1);
    xor_ln824_fu_1274_p2 <= (or_ln824_1_fu_1269_p2 xor ap_const_lv1_1);
    z1_fu_511_p3 <= (trunc_ln909_reg_1455 & ap_const_lv14_0);
    zext_ln134_1_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0),50));
    zext_ln134_2_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0),50));
    zext_ln134_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(logn_reg_1571),56));
    zext_ln142_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln142_1_reg_1576),56));
    zext_ln159_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_ind_fu_1105_p4),64));
    zext_ln160_1_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0),19));
    zext_ln160_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_lo_reg_1688),19));
    zext_ln16_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bs_exp_reg_1396_pp0_iter10_reg),9));
    zext_ln313_fu_1330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_1323_p3),32));
    zext_ln40_1_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z3_reg_1529_pp0_iter13_reg),56));
    zext_ln40_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z2_reg_1497_pp0_iter7_reg),48));
    zext_ln42_1_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z1_fu_511_p3),43));
    zext_ln42_2_cast_fu_529_p3 <= (ap_const_lv1_1 & zext_ln42_fu_525_p1);
    zext_ln42_2_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln42_2_cast_fu_529_p3),44));
    zext_ln42_fu_525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_518_p3),42));
    zext_ln44_10_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_1_fu_790_p3),63));
    zext_ln44_11_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_1_fu_819_p3),63));
    zext_ln44_2_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln44_reg_1492),44));
    zext_ln44_3_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_3_fu_643_p3),50));
    zext_ln44_4_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_fu_635_p3),50));
    zext_ln44_7_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_664_p3),50));
    zext_ln44_9_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_4_fu_798_p3),63));
    zext_ln44_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_2_fu_569_p3),44));
    zext_ln46_1_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_1_reg_1503_pp0_iter8_reg),64));
    zext_ln46_2_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_3_reg_1535),64));
    zext_ln46_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_reg_1461_pp0_iter8_reg),64));
    zext_ln878_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_1_fu_455_p3),25));
    zext_ln895_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index0_fu_403_p4),64));
    zext_ln915_1_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1616),63));
    zext_ln915_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zk_trunc_reg_1611),45));
    zext_ln918_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln915_1_reg_1626),65));
    zext_ln989_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_fu_1086_p4),64));
    zext_ln994_2_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln994_reg_1723),44));
end behav;
