<p align="center">
  <img src="https://raw.githubusercontent.com/Amirtha941/systemverilog-vlsi-verification/main/banner.gif" alt="SystemVerilog VLSI Verification Banner" width="900"/>
</p>


# ğŸ“ SystemVerilog & VLSI Verification Journey

[![GitHub Repo Size](https://img.shields.io/github/repo-size/Amirtha941/systemverilog-vlsi-verification?color=blue&style=for-the-badge)](https://github.com/Amirtha941/systemverilog-vlsi-verification)
[![GitHub Stars](https://img.shields.io/github/stars/Amirtha941/systemverilog-vlsi-verification?color=yellow&style=for-the-badge)](https://github.com/Amirtha941/systemverilog-vlsi-verification/stargazers)
[![GitHub Last Commit](https://img.shields.io/github/last-commit/Amirtha941/systemverilog-vlsi-verification?color=green&style=for-the-badge)](https://github.com/Amirtha941/systemverilog-vlsi-verification/commits/main)
[![Job Ready](https://img.shields.io/badge/VLSI-Verification%20Ready-green?style=for-the-badge)]()

---

## ğŸ’¡ About This Repository

This repository documents my **daily learning journey** and **projects** in **SystemVerilog and VLSI verification**.  

- ğŸ¯ **Goal:** Become job-ready for VLSI verification roles at NVIDIA, Intel, Qualcomm, etc.  
- ğŸ“ Maintain **daily logs** summarizing concepts studied.  
- ğŸ› ï¸ Implement **mini-projects** to apply concepts practically.  
- ğŸ”„ **Revise Verilog** alongside SystemVerilog for a strong design foundation.  

This repo serves as a **learning diary + project portfolio**.

---

## ğŸ“… Phase 1: Daily Log Tracker

| Day | Date | Topics / Concepts Studied | Practical / Module Implemented | Status |
|-----|------|--------------------------|-------------------------------|--------|
| 1   | 19/10/2025 | SystemVerilog: Built in functions | --- | ![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 2   | 20/10/2025 | SystemVerilog: Format Specifiers| ---|![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 3   | 21/10/2025 | SystemVerilog: Strings | ---|![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 4   | 23/10/2025 | SystemVerilog: enum | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 5   | 24/10/2025| SystemVerilog: Datatypes | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github) |
| 6   | 25/10/2025| SystemVerilog: Copy Assignments | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 7   | 26/10/2025| SystemVerilog: Functions | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 8   | 27/10/2025| SystemVerilog: Tasks | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 9   | 28/10/2025| SystemVerilog: Exercise 1 |4 bit counter |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|


---

<p align="center">
  <img src="https://raw.githubusercontent.com/Amirtha941/systemverilog-vlsi-verification/main/banner-phase2.gif" alt="Phase 2 Restart Banner" width="850"/>
</p>

<h2 align="center">ğŸ” Phase 2 â€“ Restarting My SystemVerilog Journey</h2>

<p align="center">
  <em>Fresh focus â€¢ Stronger consistency â€¢ Deeper understanding âš¡</em>
</p>

After a short break for exams, Iâ€™m restarting my **SystemVerilog & VLSI Verification** streak from **Day 1** â€” new mindset, same mission ğŸš€  
_(Previous streak: Days 1â€“9 âœ… Completed)_

---

## ğŸ“… Phase 2: Daily Log Tracker (Restart from 09 Nov 2025)

| Day | Date | Topics / Concepts Studied | Practical / Module Implemented | Status |
|-----|------|---------------------------|--------------------------------|--------|
| 1 | 10/11/2025 | SystemVerilog: Inheritance | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)  |
| 2 | 11/11/2025 | SystemVerilog: Polymorphism | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github) |
| 2 | 12/11/2025 | SystemVerilog: Loops | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github) |

<p align="center">
  <img src="https://raw.githubusercontent.com/Amirtha941/systemverilog-vlsi-verification/main/banner-phase3.gif" 
       alt="Phase 3 Restart Banner" width="850"/>
</p>

<h2 align="center">ğŸš€Phase 3 â€“ A Fresh Restart</h2>

<p align="center">
  <em>Not a pause â€” just a different direction. Hackathons, projects, and parallel learning kept me growing.  
  Now Iâ€™m back to SystemVerilog from Day 1 â€” sharper, clearer, and more focused than ever ğŸ”¥</em>
</p>

## ğŸ“… Phase 3: Daily Log Tracker (Restart from 17 Nov 2025)

| Day | Date | Topics / Concepts Studied | Practical / Module Implemented | Status |
|-----|------|---------------------------|--------------------------------|--------|
| 1 | 17/11/2025 | SystemVerilog: Arrays Part-1 | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)  |
| 2 | 18/11/2025 | SystemVerilog: Packed and Unpacked Arrays(Part 1) | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|
| 3 | 19/11/2025 | SystemVerilog: Associative arrays | --- |![Completed](https://img.shields.io/badge/Completed-%2300C851?style=for-the-badge&logo=github)|



---

<p align="center">
  <img src="https://raw.githubusercontent.com/Amirtha941/systemverilog-vlsi-verification/main/banner-phase4.gif" alt="Phase 4 Banner" width="850"/>
</p>

<h2 align="center">ğŸš€ Phase 4 â€” Practical SystemVerilog Verification</h2>
<p align="center"><em>Hands-on coding â€¢ Testbenches â€¢ Digital design fundamentals</em></p>

During Phase 3, I focused entirely on **SystemVerilog theory** (syntax, OOP, randomization, assertions, coverage, interfaces, clocking blocks, etc.)  
Now, in **Phase 4**, I'm shifting to **full practical verification** â€” writing testbenches, building architectures, and implementing real modules.

This phase boosts both **digital design fundamentals** and **SystemVerilog coding skills**.

---

## ğŸ“… Phase 4: Practical Log Tracker (Starting: 06 Dec 2025)

| Day | Date | Module / Concept | Testbench Component | Status |
|-----|------|------------------|---------------------|--------|
| 1 | 06/12/2025 | Half Adder | Driver + Monitor | |
| 2 | 07/12/2025 | Full Adder | Scoreboard | |
| 3 | 08/12/2025 | 4-bit Adder | Interface + TB integration | |
| 4 | 09/12/2025 | Subtractor | Functional coverage | |
| 5 | 10/12/2025 | Comparator | Assertions | |
| 6 | 11/12/2025 | MUX (2:1 / 4:1) | Constrained random TB | |
| 7 | 12/12/2025 | Decoder (3:8) | Self-checking TB | |
| 8 | 13/12/2025 | Counter (4-bit) | Scoreboard refinement | |
| 9 | 14/12/2025 | FSM (Moore) | Reference model | |
| 10 | 15/12/2025 | FSM (Mealy) | Coverage closure | |

---

## ğŸ§© Phase 4 Goals
- Build **modular testbenches** for small digital blocks  
- Strengthen **Driver â†” Monitor â†” Scoreboard** concepts  
- Learn how to write **self-checking testbenches**  
- Start using **randomization + coverage + assertions** in real examples  
- Prepare solid foundation for **UVM (Phase 5)**  

---

## ğŸ›  Deliverables in Phase 4
Each module will include:

- SystemVerilog **Design Code (DUT)**
- **Complete Testbench Architecture**
- **Driver / Monitor / Scoreboard implementation**
- **Waveform screenshots**
- **Assertions**
- **Functional coverage**
- Explanation of TB flow

---




## ğŸ§© How I Use This Repo

- **Daily Logs:** Summarize concepts studied and key takeaways.  
- **Project Commits:** Upload modules/project code once completed.  
- **Waveforms & Coverage:** Include screenshots or `.vcd` files for verification evidence.  

> Learning by doing is the main focus â€” concepts are reinforced through practical implementation.

---

## ğŸ›  Tools & Technology Stack

![SystemVerilog](https://img.shields.io/badge/SystemVerilog-%23FF3E00?style=for-the-badge&logo=systemverilog)
![VLSI](https://img.shields.io/badge/VLSI-%23FF6F00?style=for-the-badge&logo=chip)
![EDA Tools](https://img.shields.io/badge/EDA%20Tools-%2300BFFF?style=for-the-badge)
![Learning](https://img.shields.io/badge/Learning-%F0%9F%92%9D-blue?style=for-the-badge)

- **HDL:** Verilog, SystemVerilog  
- **Simulation:** Synopsys VCS, ModelSim, QuestaSim  
- **Waveform Viewer:** Verdi, GTKWave  
- **Editor/IDE:** VS Code, Sublime Text  
- **Version Control:** Git & GitHub  


