

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_120_17'
================================================================
* Date:           Fri May 10 16:12:27 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_13 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_17  |        4|        4|         1|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 4 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 5 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 7 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 8 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 9 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 10 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 11 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 12 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 13 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 14 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 15 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 16 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 17 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 18 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 19 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 20 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 21 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 22 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 8, i5 %k_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc246"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.21>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [d5.cpp:120]   --->   Operation 27 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_5, i32 3" [d5.cpp:120]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %tmp, void %for.inc297.1.1.preheader.exitStub, void %for.inc246.split" [d5.cpp:120]   --->   Operation 29 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr" [d5.cpp:126]   --->   Operation 30 'load' 'arr_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_1_load = load i5 %k_1" [d5.cpp:120]   --->   Operation 31 'load' 'k_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [d5.cpp:122]   --->   Operation 32 'specpipeline' 'specpipeline_ln122' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d5.cpp:120]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [d5.cpp:120]   --->   Operation 34 'specloopname' 'specloopname_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i5 %k_1_load" [d5.cpp:120]   --->   Operation 35 'trunc' 'trunc_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%tmp_77 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_5" [d5.cpp:126]   --->   Operation 36 'mux' 'tmp_77' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %tmp_77" [d5.cpp:126]   --->   Operation 37 'zext' 'zext_ln126' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.54ns)   --->   "%tmp_78 = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 0, i32 %arg2_r_10_reload_read, i32 0, i32 %arg2_r_12_reload_read, i32 0, i32 %arg2_r_14_reload_read, i4 %trunc_ln120" [d5.cpp:126]   --->   Operation 38 'mux' 'tmp_78' <Predicate = (tmp)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i32 %tmp_78" [d5.cpp:126]   --->   Operation 39 'zext' 'zext_ln126_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%tmp_79 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_5" [d5.cpp:126]   --->   Operation 40 'mux' 'tmp_79' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i32 %tmp_79" [d5.cpp:126]   --->   Operation 41 'zext' 'zext_ln126_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln126 = add i5 %k_1_load, i5 2" [d5.cpp:126]   --->   Operation 42 'add' 'add_ln126' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "%tmp_80 = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i32 0, i32 %arg2_r_11_reload_read, i32 0, i32 %arg2_r_13_reload_read, i32 0, i32 %arg2_r_15_reload_read, i4 %trunc_ln120" [d5.cpp:126]   --->   Operation 43 'mux' 'tmp_80' <Predicate = (tmp)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i32 %tmp_80" [d5.cpp:126]   --->   Operation 44 'zext' 'zext_ln126_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 45 '%mul_ln126 = mul i64 %zext_ln126_1, i64 %zext_ln126'
ST_2 : Operation 45 [1/1] (2.10ns)   --->   "%mul_ln126 = mul i64 %zext_ln126_1, i64 %zext_ln126" [d5.cpp:126]   --->   Operation 45 'mul' 'mul_ln126' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 46 '%mul_ln126_1 = mul i64 %zext_ln126_3, i64 %zext_ln126_2'
ST_2 : Operation 46 [1/1] (2.10ns)   --->   "%mul_ln126_1 = mul i64 %zext_ln126_3, i64 %zext_ln126_2" [d5.cpp:126]   --->   Operation 46 'mul' 'mul_ln126_1' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_1 = add i64 %mul_ln126_1, i64 %mul_ln126" [d5.cpp:126]   --->   Operation 47 'add' 'add_ln126_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_87 = add i64 %arr_load, i64 %add_ln126_1" [d5.cpp:126]   --->   Operation 48 'add' 'arr_87' <Predicate = (tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln120 = add i4 %i_5, i4 14" [d5.cpp:120]   --->   Operation 49 'add' 'add_ln120' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln120 = store i4 %add_ln120, i4 %i" [d5.cpp:120]   --->   Operation 50 'store' 'store_ln120' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln120 = store i5 %add_ln126, i5 %k_1" [d5.cpp:120]   --->   Operation 51 'store' 'store_ln120' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln120 = store i64 %arr_87, i64 %arr" [d5.cpp:120]   --->   Operation 52 'store' 'store_ln120' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc246" [d5.cpp:120]   --->   Operation 53 'br' 'br_ln120' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arr_load_5 = load i64 %arr"   --->   Operation 54 'load' 'arr_load_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add245_1263_out, i64 %arr_load_5"   --->   Operation 55 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0.000 ns)
	'store' operation ('store_ln0') of constant 15 on local variable 'i' [37]  (0.427 ns)

 <State 2>: 5.213ns
The critical path consists of the following:
	'load' operation ('k_1_load', d5.cpp:120) on local variable 'k' [47]  (0.000 ns)
	'mux' operation ('tmp_78', d5.cpp:126) [54]  (0.547 ns)
	multiplexor before operation 'mul' with delay (1.318 ns)
'mul' operation ('mul_ln126', d5.cpp:126) [61]  (2.102 ns)
	'add' operation ('add_ln126_1', d5.cpp:126) [63]  (0.000 ns)
	'add' operation ('arr', d5.cpp:126) [64]  (0.819 ns)
	'store' operation ('store_ln120', d5.cpp:120) of variable 'arr', d5.cpp:126 on local variable 'arr' [68]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
