#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar 16 15:55:38 2021
# Process ID: 14588
# Current directory: F:/Desk/Success Vivado/Exp1_GPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4524 F:\Desk\Success Vivado\Exp1_GPIO\Exp1_GPIO.xpr
# Log file: F:/Desk/Success Vivado/Exp1_GPIO/vivado.log
# Journal file: F:/Desk/Success Vivado/Exp1_GPIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.xpr}
INFO: [Project 1-313] Project file moved from 'F:/Desk/Exp1_GPIO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/Success Vivado/Exp1_GPIO/ORGIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 877.168 ; gain = 126.055
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.258 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_bd_design {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd}
Adding cell -- ZJUCLIP:user:Arraykeys:1.0 - U9
Adding cell -- ZJUCLIP:user:EnterT32:1.0 - M4
Adding cell -- ZJUCLIP:user:SWOUT:1.0 - SWTap
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_D
Adding cell -- ZJUCLIP:user:PIO:1.0 - U71
Adding cell -- ZJUCLIP:user:GPIO:1.0 - U7
Adding cell -- ZJUCLIP:user:DSEGIO:1.0 - U5
Adding cell -- ZJUCLIP:user:Disp2Hex:1.0 - U61
Adding cell -- ZJUCLIP:user:Display:1.0 - U6
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - RAM_B
Adding cell -- ZJUCLIP:user:Clkdiv:1.0 - U8
Adding cell -- ZJUCLIP:user:DIVO:1.0 - DIVTap
WARNING: [BD 41-1731] Type mismatch between connected pins: /U9/rst(undef) and /clk/rst(rst)
Successfully read diagram <Exp1_GPIO> from BD file <F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1662.410 ; gain = 82.715
set_property location {3.5 1036 812} [get_bd_cells RAM]
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /U9/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
WARNING: [BD 41-927] Following properties on pin /M4/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
WARNING: [BD 41-927] Following properties on pin /clk/U8/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
WARNING: [BD 41-927] Following properties on pin /Display/U5/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
WARNING: [BD 41-927] Following properties on pin /Display/U6/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
WARNING: [BD 41-927] Following properties on pin /GPIO/U71/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
WARNING: [BD 41-927] Following properties on pin /GPIO/U7/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=Exp1_GPIO_clk_0 
reset_run synth_1
save_bd_design
Wrote  : <F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd> 
Wrote  : <F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/ui/bd_9f231cfa.ui> 
launch_runs impl_1 -jobs 8
INFO: [BD 41-1662] The design 'Exp1_GPIO.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/synth/Exp1_GPIO.v
VHDL Output written to : F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/sim/Exp1_GPIO.v
VHDL Output written to : F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/hdl/Exp1_GPIO_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block M4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SWTap .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ROM_D .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO/U71 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO/U7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Display/U5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Display/U61 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Display/U6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM/RAM_B .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk/U8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk/DIVTap .
Exporting to file F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/hw_handoff/Exp1_GPIO.hwh
Generated Block Design Tcl file F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/hw_handoff/Exp1_GPIO_bd.tcl
Generated Hardware Definition File F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/synth/Exp1_GPIO.hwdef
[Tue Mar 16 16:25:12 2021] Launched synth_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/synth_1/runme.log
[Tue Mar 16 16:25:12 2021] Launched impl_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 16 16:32:00 2021] Launched impl_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 16 16:33:44 2021] Launched impl_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/runme.log
open_bd_design {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 16 16:41:50 2021] Launched synth_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/synth_1/runme.log
[Tue Mar 16 16:41:50 2021] Launched impl_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 16 16:43:09 2021] Launched synth_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/synth_1/runme.log
[Tue Mar 16 16:43:09 2021] Launched impl_1...
Run output will be captured here: F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/runme.log
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property location {2 394 1121} [get_bd_cells dist_mem_gen_0]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.957 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.957 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.runs/impl_1/Exp1_GPIO_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1997.957 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
save_bd_design
Wrote  : <F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd> 
Wrote  : <F:/Desk/Success Vivado/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/ui/bd_9f231cfa.ui> 
close_project
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
create_project GPIO_5359 {F:/Desk/Success Vivado/GPIO_5359} -part xc7k160tffg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
file mkdir F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new
can't create directory "F:/Desk/Success": file already exists
file mkdir F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new
can't create directory "F:/Desk/Success": file already exists
file mkdir F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new
can't create directory "F:/Desk/Success": file already exists
file mkdir F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new
can't create directory "F:/Desk/Success": file already exists
file mkdir F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new
can't create directory "F:/Desk/Success": file already exists
file mkdir F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new
can't create directory "F:/Desk/Success": file already exists
file mkdir {F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new}
close [ open {F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new/GPIO_5359.v} w ]
add_files {{F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new/GPIO_5359.v}}
update_compile_order -fileset sources_1
import_files -norecurse {{F:/Desk/Success Vivado/ALU_5359/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/new/MUX8T1_32.v}}
update_compile_order -fileset sources_1
close [ open {F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new/MUX8T1_8.v} w ]
add_files {{F:/Desk/Success Vivado/GPIO_5359/GPIO_5359.srcs/sources_1/new/MUX8T1_8.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir {f:/desk/success vivado/gpio_5359/gpio_5359.srcs/sources_1} -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{f:/desk/success vivado/gpio_5359/gpio_5359.srcs/sources_1}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/desk/success vivado/gpio_5359/gpio_5359.srcs/sources_1'.
close_project
