v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
L 4 2120 -540 2460 -540 {}
L 4 2460 -540 2460 -500 {}
L 4 2120 -500 2460 -500 {}
L 4 2120 -540 2120 -500 {}
L 4 2280 -540 2280 -500 {}
L 4 2120 -500 2460 -500 {}
L 4 2460 -500 2460 -460 {}
L 4 2120 -460 2460 -460 {}
L 4 2120 -500 2120 -460 {}
L 4 2280 -500 2280 -460 {}
L 4 2120 -460 2460 -460 {}
L 4 2460 -460 2460 -420 {}
L 4 2120 -420 2460 -420 {}
L 4 2120 -460 2120 -420 {}
L 4 2280 -460 2280 -420 {}
L 4 2120 -420 2460 -420 {}
L 4 2460 -420 2460 -380 {}
L 4 2120 -380 2460 -380 {}
L 4 2120 -420 2120 -380 {}
L 4 2280 -420 2280 -380 {}
L 4 2120 -380 2460 -380 {}
L 4 2120 -380 2460 -380 {}
L 4 2460 -380 2460 -340 {}
L 4 2120 -340 2460 -340 {}
L 4 2120 -380 2120 -340 {}
L 4 2280 -380 2280 -340 {}
L 4 2120 -340 2460 -340 {}
L 4 2460 -340 2460 -300 {}
L 4 2120 -300 2460 -300 {}
L 4 2120 -340 2120 -300 {}
L 4 2280 -340 2280 -300 {}
L 4 2120 -300 2460 -300 {}
L 4 2460 -300 2460 -260 {}
L 4 2120 -260 2460 -260 {}
L 4 2120 -300 2120 -260 {}
L 4 2280 -300 2280 -260 {}
L 4 2120 -260 2460 -260 {}
L 4 2460 -260 2460 -220 {}
L 4 2120 -220 2460 -220 {}
L 4 2120 -260 2120 -220 {}
L 4 2280 -260 2280 -220 {}
L 4 2120 -220 2460 -220 {}
L 4 2460 -220 2460 -180 {}
L 4 2120 -180 2460 -180 {}
L 4 2120 -220 2120 -180 {}
L 4 2280 -220 2280 -180 {}
L 4 2120 -180 2460 -180 {}
L 4 2120 -180 2460 -180 {}
L 4 2460 -180 2460 -140 {}
L 4 2120 -140 2460 -140 {}
L 4 2120 -180 2120 -140 {}
L 4 2280 -180 2280 -140 {}
L 4 2120 -140 2120 -100 {}
L 4 2460 -140 2460 -100 {}
L 4 2120 -100 2460 -100 {}
L 4 2280 -140 2280 -100 {}
L 4 2120 -100 2120 -60 {}
L 4 2460 -100 2460 -60 {}
L 4 2280 -100 2280 -60 {}
L 4 2120 -60 2460 -60 {}
L 4 2120 -60 2120 -20 {}
L 4 2120 -20 2460 -20 {}
L 4 2460 -60 2460 -20 {}
L 4 2280 -60 2280 -20 {}
L 4 2120 -20 2120 20 {}
L 4 2120 20 2460 20 {}
L 4 2280 -20 2280 20 {}
L 4 2460 -20 2460 20 {}
L 4 -470 -530 -470 40 {}
L 4 -470 -530 80 -530 {}
L 4 -470 40 70 40 {}
L 4 70 40 80 40 {}
L 4 80 -530 80 40 {}
T {specifications tt 27 Cยบ degrees} 1930 -620 0 0 1 1 {}
T {UGBW} 2160 -530 0 0 0.4 0.4 {}
T {19Mhz} 2340 -530 0 0 0.4 0.4 {}
T {CMRR} 2160 -490 0 0 0.4 0.4 {}
T {86 db} 2340 -490 0 0 0.4 0.4 {}
T {dc gain} 2160 -450 0 0 0.4 0.4 {}
T {34 db} 2340 -450 0 0 0.4 0.4 {}
T {ICMR} 2160 -410 0 0 0.4 0.4 {}
T {} 2340 -410 0 0 0.4 0.4 {}
T {0 V - 1.4 V} 2320 -410 0 0 0.4 0.4 {}
T {OUTPUT range} 2130 -370 0 0 0.35 0.35 {}
T {} 2340 -370 0 0 0.4 0.4 {}
T {0.2 V - 1.6 V} 2310 -370 0 0 0.4 0.4 {}
T {phase margin} 2130 -330 0 0 0.4 0.4 {}
T {81ยบ} 2350 -330 0 0 0.4 0.4 {}
T {PSSR+} 2160 -290 0 0 0.4 0.4 {}
T {36 db} 2340 -290 0 0 0.4 0.4 {}
T {66 db} 2340 -250 0 0 0.4 0.4 {}
T {offset at 900mV} 2130 -210 0 0 0.3 0.3 {}
T {Power} 2170 -170 0 0 0.35 0.35 {}
T {PSSR-} 2160 -250 0 0 0.4 0.4 {}
T {4 mV} 2340 -210 0 0 0.4 0.4 {}
T {714 uW} 2340 -170 0 0 0.4 0.4 {}
T {VDD} 2170 -130 0 0 0.35 0.35 {}
T {1.8 V} 2340 -110 2 1 0.4 0.4 {}
T {Cp} 2170 -90 0 0 0.35 0.35 {}
T {3p F} 2340 -70 2 1 0.4 0.4 {}
T {CMRR1} 2160 -50 0 0 0.4 0.4 {}
T {53 dB} 2340 -30 2 1 0.4 0.4 {}
T {linear offset} 2130 -10 0 0 0.4 0.4 {}
T {-150 mV - 150 mV} 2280 10 2 1 0.4 0.4 {}
T {Based this paper:
A DIFFERENTIAL SUMMING AMPLIFIER FOR ANALOG VLSI SYSTEMS} -460 -880 0 0 1 1 {}
T {Put an Isource of 15 uA} 90 50 0 0 1 1 {}
T {self bias generator} -440 -600 0 0 1 1 {}
N -550 -1590 -480 -1590 {
lab=VDD}
N -550 -1550 -480 -1550 {
lab=VSS}
N -550 -1510 -480 -1510 {
lab=VIN1-}
N -550 -1470 -480 -1470 {
lab=VIN1+}
N -550 -1430 -480 -1430 {
lab=VOUT}
N -550 -1390 -480 -1390 {
lab=VIN2-}
N -550 -1350 -480 -1350 {
lab=VIN2+}
N 280 -540 350 -540 {
lab=VDD}
N 280 -540 280 -500 {
lab=VDD}
N 320 -470 320 -390 {
lab=VB1}
N 280 -390 320 -390 {
lab=VB1}
N 280 -440 280 -190 {
lab=VB1}
N 280 30 350 30 {
lab=VSS}
N 280 -130 280 30 {
lab=VSS}
N 350 -540 990 -540 {
lab=VDD}
N 1340 -540 1340 -490 {
lab=VDD}
N 760 -540 760 -490 {
lab=VDD}
N 800 -460 950 -460 {
lab=VB1}
N 760 -430 760 -320 {
lab=VCFsdsd}
N 650 -320 760 -320 {
lab=VCFsdsd}
N 990 -540 1180 -540 {
lab=VDD}
N 950 -460 1140 -460 {
lab=VB1}
N 760 -320 870 -320 {
lab=VCFsdsd}
N 650 -290 870 -290 {
lab=VDD}
N 540 -290 610 -290 {
lab=VIN1-}
N 910 -290 980 -290 {
lab=VIN1+}
N 1180 -540 1340 -540 {
lab=VDD}
N 1140 -460 1300 -460 {
lab=VB1}
N 1340 -430 1340 -320 {
lab=#net1}
N 1230 -320 1340 -320 {
lab=#net1}
N 1340 -320 1450 -320 {
lab=#net1}
N 1230 -290 1450 -290 {
lab=VDD}
N 1120 -290 1190 -290 {
lab=VIN2-}
N 1490 -290 1560 -290 {
lab=VIN2+}
N 350 30 660 30 {
lab=VSS}
N 650 -260 650 -50 {
lab=VCF}
N 650 -50 650 -30 {
lab=VCF}
N 610 -60 610 -0 {
lab=VCF}
N 610 -60 650 -60 {
lab=VCF}
N 1230 -260 1230 -160 {
lab=VCF}
N 650 -160 1230 -160 {
lab=VCF}
N 490 -0 610 -0 {
lab=VCF}
N 450 -370 450 -30 {
lab=VC}
N 1450 -260 1450 -50 {
lab=VCFff}
N 660 30 1450 30 {
lab=VSS}
N 1450 -80 1490 -80 {
lab=VCFff}
N 1490 -80 1490 -20 {
lab=VCFff}
N 1490 -20 1610 -20 {
lab=VCFff}
N 1450 30 1650 30 {
lab=VSS}
N 1650 10 1650 30 {
lab=VSS}
N 870 -260 870 -180 {
lab=VCFff}
N 870 -180 1450 -180 {
lab=VCFff}
N 450 -540 450 -430 {
lab=VDD}
N 490 -400 490 -350 {
lab=VC}
N 450 -350 490 -350 {
lab=VC}
N 1650 -370 1650 -50 {
lab=VOUT}
N 490 -400 1610 -400 {
lab=VC}
N 1340 -540 1650 -540 {
lab=VDD}
N 1650 -540 1650 -430 {
lab=VDD}
N 1650 -430 1650 -400 {
lab=VDD}
N 650 -0 730 -0 {
lab=VSS}
N 730 -0 730 30 {
lab=VSS}
N 390 0 450 0 {
lab=VSS}
N 390 0 390 30 {
lab=VSS}
N 1390 -20 1450 -20 {
lab=VSS}
N 1390 -20 1390 30 {
lab=VSS}
N 1650 -20 1710 -20 {
lab=VSS}
N 1710 -20 1710 30 {
lab=VSS}
N 1650 30 1710 30 {
lab=VSS}
N 1450 10 1450 30 {
lab=VSS}
N 390 -400 450 -400 {
lab=VDD}
N 390 -450 390 -400 {
lab=VDD}
N 390 -450 440 -450 {
lab=VDD}
N 440 -450 450 -450 {
lab=VDD}
N 680 -460 760 -460 {
lab=VDD}
N 680 -540 680 -460 {
lab=VDD}
N 1340 -460 1440 -460 {
lab=VDD}
N 1440 -540 1440 -460 {
lab=VDD}
N 190 -470 280 -470 {
lab=VDD}
N 190 -540 190 -470 {
lab=VDD}
N 190 -540 280 -540 {
lab=VDD}
N -270 -470 -90 -470 {
lab=VDD}
N -270 -470 -270 -440 {
lab=VDD}
N -90 -470 -90 -440 {
lab=VDD}
N -230 -440 -130 -440 {
lab=#net2}
N -270 -410 -270 -320 {
lab=#net2}
N -90 -410 -90 -320 {
lab=#net3}
N -230 -290 -130 -290 {
lab=#net3}
N -180 -440 -180 -380 {
lab=#net2}
N -270 -380 -180 -380 {
lab=#net2}
N -180 -350 -180 -290 {
lab=#net3}
N -180 -350 -90 -350 {
lab=#net3}
N -230 -170 -130 -170 {
lab=#net4}
N -270 -260 -270 -200 {
lab=#net5}
N -90 -260 -90 -200 {
lab=#net4}
N -180 -230 -180 -170 {
lab=#net4}
N -180 -230 -90 -230 {
lab=#net4}
N -270 -140 -270 -100 {
lab=#net6}
N -90 -140 -90 -90 {
lab=VSS}
N -270 -40 -270 0 {
lab=VSS}
N -310 -70 -290 -70 {
lab=VSS}
N -300 -290 -270 -290 {
lab=VSS}
N -300 -170 -270 -170 {
lab=VSS}
N -90 -290 -60 -290 {
lab=VSS}
N -90 -170 -60 -170 {
lab=VSS}
N -90 -90 -90 0 {
lab=VSS}
N -310 -70 -310 0 {
lab=VSS}
N -310 0 -260 0 {
lab=VSS}
N -260 0 -40 0 {
lab=VSS}
N 280 -160 280 -130 {
lab=VSS}
N -90 -220 230 -220 {
lab=#net4}
N 230 -220 230 -160 {
lab=#net4}
N 230 -160 240 -160 {
lab=#net4}
C {devices/iopin.sym} -550 -1590 0 1 {name=p1 lab=VDD}
C {devices/lab_pin.sym} -480 -1590 2 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/iopin.sym} -550 -1550 0 1 {name=p6 lab=VSS}
C {devices/lab_pin.sym} -480 -1550 2 0 {name=p7 sig_type=std_logic lab=VSS}
C {devices/iopin.sym} -550 -1510 0 1 {name=p12 lab=VIN1-}
C {devices/lab_pin.sym} -480 -1510 2 0 {name=p13 sig_type=std_logic lab=VIN1-}
C {devices/iopin.sym} -550 -1470 0 1 {name=p17 lab=VIN1+}
C {devices/lab_pin.sym} -480 -1470 2 0 {name=p18 sig_type=std_logic lab=VIN1+}
C {devices/iopin.sym} -550 -1430 0 1 {name=p19 lab=VOUT}
C {devices/lab_pin.sym} -480 -1430 2 0 {name=p20 sig_type=std_logic lab=VOUT}
C {devices/iopin.sym} -550 -1390 0 1 {name=p2 lab=VIN2-}
C {devices/lab_pin.sym} -480 -1390 2 0 {name=p3 sig_type=std_logic lab=VIN2-}
C {devices/iopin.sym} -550 -1350 0 1 {name=p5 lab=VIN2+}
C {devices/lab_pin.sym} -480 -1350 2 0 {name=p8 sig_type=std_logic lab=VIN2+}
C {devices/lab_pin.sym} 310 -540 1 0 {name=p9 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 300 -470 0 1 {name=M1
L=1
W=3
nf=4 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 330 30 1 0 {name=p10 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 320 -420 2 0 {name=p11 sig_type=std_logic lab=VB1}
C {devices/ngspice_get_value.sym} 190 -450 0 1 {name=r14 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} 190 -400 0 1 {name=r20 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 160 -500 0 1 {name=r21 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 780 -460 0 1 {name=M2
L=1
W=3
nf=4 mult=16
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1320 -460 0 0 {name=M3
L=1
W=3
nf=4 mult=16
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 1000 -460 3 0 {name=p14 sig_type=std_logic lab=VB1}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 630 -290 0 0 {name=M4
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} 760 -290 3 0 {name=p15 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 540 -290 2 1 {name=p16 sig_type=std_logic lab=VIN1-}
C {devices/lab_pin.sym} 980 -290 2 0 {name=p21 sig_type=std_logic lab=VIN1+}
C {devices/lab_pin.sym} 1340 -290 3 0 {name=p22 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1120 -290 2 1 {name=p23 sig_type=std_logic lab=VIN2-}
C {devices/lab_pin.sym} 1560 -290 2 0 {name=p24 sig_type=std_logic lab=VIN2+}
C {sky130_fd_pr/nfet_01v8_nf.sym} 630 0 0 0 {name=M8
L=2
W=1  
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 470 0 0 1 {name=M9
L=2
W=1
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1470 -20 0 1 {name=M10
L=2
W=1
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 1630 -20 0 0 {name=M11
L=2
W=1 
nf=4 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 1650 -270 2 0 {name=p25 sig_type=std_logic lab=VOUT}
C {devices/lab_pin.sym} 450 -230 2 1 {name=p26 sig_type=std_logic lab=VC}
C {devices/lab_pin.sym} 650 -210 2 1 {name=p27 sig_type=std_logic lab=VCF}
C {devices/lab_pin.sym} 1450 -220 2 1 {name=p28 sig_type=std_logic lab=VCFff}
C {devices/lab_pin.sym} 760 -370 2 1 {name=p29 sig_type=std_logic lab=VCFsdsd}
C {sky130_fd_pr/pfet_01v8_nf.sym} 470 -400 0 1 {name=M12
L=1
W=4
nf=4 mult=2
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_nf.sym} 1630 -400 0 0 {name=M13
L=1
W=4
nf=4 mult=2
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1210 -290 0 0 {name=M5
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 890 -290 0 1 {name=M6
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} 1470 -290 0 1 {name=M7
L=2
W=4
nf=4 mult=4
model=pfet_01v8_lvt
spiceprefix=X
}
C {devices/lab_pin.sym} -300 -290 0 0 {name=p30 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -60 -290 0 1 {name=p31 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -300 -170 0 0 {name=p32 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -60 -170 0 1 {name=p33 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_xhigh_po_0p35.sym} -270 -70 0 0 {name=R10
W=0.35
L=0.4
model=res_xhigh_po_0p35
spiceprefix=X
 mult=2}
C {sky130_fd_pr/nfet_01v8_nf.sym} -250 -290 0 1 {name=M14
L=3
W=2
nf=2 mult=4
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} -110 -290 0 0 {name=M15
L=3
W=2
nf=2 mult=4
model=nfet_01v8
spiceprefix=X
}
C {devices/ngspice_get_value.sym} -320 -400 0 1 {name=r1 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -320 -430 0 1 {name=r15 node=@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -320 -470 0 1 {name=r11 node=@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -20 -400 0 0 {name=r2 node=v(@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -20 -440 0 0 {name=r3 node=@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -20 -480 0 0 {name=r4 node=@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -350 -240 0 1 {name=r5 node=v(@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -350 -280 0 1 {name=r6 node=@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -350 -320 0 1 {name=r7 node=@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -20 -260 0 0 {name=r8 node=v(@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -20 -290 0 0 {name=r9 node=@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -20 -330 0 0 {name=r12 node=@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {sky130_fd_pr/nfet_01v8_nf.sym} -250 -170 0 1 {name=M16
L=2
W=3
nf=2 mult=8
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} -110 -170 0 0 {name=M17
L=2
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/ngspice_get_value.sym} -350 -110 0 1 {name=r13 node=v(@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -350 -150 0 1 {name=r16 node=@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -350 -190 0 1 {name=r17 node=@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -10 -130 0 0 {name=r18 node=v(@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[vth])
descr="vth="}
C {devices/ngspice_get_value.sym} -10 -170 0 0 {name=r19 node=@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[gds]
descr="gds="}
C {devices/ngspice_get_value.sym} -10 -210 0 0 {name=r22 node=@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[gmbs]
descr="gmbs="}
C {devices/ngspice_get_value.sym} -390 -440 0 1 {name=r23 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -390 -410 0 1 {name=r24 node=v(@m.$\{path\}xm1.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} 50 -450 0 1 {name=r25 node=v(@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 50 -420 0 1 {name=r26 node=v(@m.$\{path\}xm2.msky130_fd_pr__pfet_01v8_lvt[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -430 -280 0 1 {name=r27 node=v(@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -430 -250 0 1 {name=r28 node=v(@m.$\{path\}xm4.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} 30 -310 0 0 {name=r29 node=v(@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 30 -280 0 0 {name=r30 node=v(@m.$\{path\}xm3.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} -410 -150 0 1 {name=r31 node=v(@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} -410 -120 0 1 {name=r32 node=v(@m.$\{path\}xm6.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {devices/ngspice_get_value.sym} 40 -180 0 0 {name=r33 node=v(@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[vds])
descr="vds="}
C {devices/ngspice_get_value.sym} 40 -150 0 0 {name=r34 node=v(@m.$\{path\}xm5.msky130_fd_pr__nfet_01v8[vgs])
descr="vgs="}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} -110 -440 0 0 {name=M18
L=3
W=4
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8_lvt_nf.sym} -250 -440 0 1 {name=M19
L=3
W=4
nf=2 mult=2
model=pfet_01v8_lvt
spiceprefix=X
}
C {sky130_fd_pr/nfet_01v8_nf.sym} 260 -160 0 0 {name=M20
L=2
W=3
nf=2 mult=2
model=nfet_01v8
spiceprefix=X
}
C {devices/title-3.sym} -780 460 0 0 {name=l1 author="Vasco Luz" rev=1.0 lock=false}
C {devices/lab_pin.sym} -170 -470 1 0 {name=p34 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -190 0 1 0 {name=p35 sig_type=std_logic lab=VSS}
