AArch64 S+dmb.sypl+dmb.stap
"DMB.SYdWWPL RfeLA DMB.STdRWAP Wse"
Cycle=RfeLA DMB.STdRWAP Wse DMB.SYdWWPL
Relax=
Safe=Wse DMB.STdRW DMB.SYdWW RfeLA
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMB.SYdWWPL RfeLA DMB.STdRWAP Wse
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#2    | LDAR W0,[X1] ;
 STR W0,[X1]  | DMB ST       ;
 DMB SY       | MOV W2,#1    ;
 MOV W2,#1    | STR W2,[X3]  ;
 STLR W2,[X3] |              ;
exists
(x=2 /\ 1:X0=1)
