INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/aha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4to16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector_2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_numbers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab4/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
