============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Y_22S720/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     321squarial
   Run Date =   Sat Oct  8 16:38:14 2022

   Run on =     LAPTOP-0TRO264C
============================================================
RUN-1002 : start command "open_project game.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../sources/rtl/top.v
HDL-1007 : analyze verilog file ../../sources/rtl/key/key.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/alu.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/bus.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/cpu.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/debug.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/decode.v
HDL-1007 : analyze included file ../../sources/rtl/mcu/parameter.vh in ../../sources/rtl/mcu/decode.v(22)
HDL-1007 : back to file '../../sources/rtl/mcu/decode.v' in ../../sources/rtl/mcu/decode.v(22)
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/execute.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/fetch.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/ram.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/rom.v
HDL-1007 : analyze verilog file ../../sources/rtl/mcu/timer.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/uart.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/uart_rx.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/uart_tx.v
HDL-1007 : analyze verilog file ../../sources/rtl/uart/ubus.v
HDL-1007 : analyze verilog file ../../sources/rtl/vga/vram.v
HDL-1007 : analyze verilog file ../../sources/rtl/vga/vga.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(56)
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/game_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 4 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net vga_clk_dup_1 driven by BUFG (816 clock/control pins, 2 other pins).
SYN-4019 : Net clk_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1585 instances
RUN-0007 : 605 luts, 792 seqs, 91 mslices, 51 lslices, 37 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1846 nets
RUN-1001 : 1165 nets have 2 pins
RUN-1001 : 501 nets have [3 - 5] pins
RUN-1001 : 121 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     460     
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |     77      
RUN-1001 :   Yes  |  No   |  No   |     211     
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |     44      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  19   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 24
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1583 instances, 605 luts, 792 seqs, 142 slices, 25 macros(142 instances: 91 mslices 51 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6782, tnet num: 1822, tinst num: 1583, tnode num: 8829, tedge num: 10612.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.459461s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (88.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 417143
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1583.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 292302, overlap = 9
PHY-3002 : Step(2): len = 248679, overlap = 4.5
PHY-3002 : Step(3): len = 152488, overlap = 11.25
PHY-3002 : Step(4): len = 142688, overlap = 11.25
PHY-3002 : Step(5): len = 121083, overlap = 9
PHY-3002 : Step(6): len = 109043, overlap = 11.25
PHY-3002 : Step(7): len = 100183, overlap = 11.25
PHY-3002 : Step(8): len = 98381.6, overlap = 11.25
PHY-3002 : Step(9): len = 77088.7, overlap = 9
PHY-3002 : Step(10): len = 71603.6, overlap = 9
PHY-3002 : Step(11): len = 69121.1, overlap = 9
PHY-3002 : Step(12): len = 66006, overlap = 9
PHY-3002 : Step(13): len = 60261, overlap = 9
PHY-3002 : Step(14): len = 56708.4, overlap = 11.25
PHY-3002 : Step(15): len = 53998.3, overlap = 11.875
PHY-3002 : Step(16): len = 51434.4, overlap = 10
PHY-3002 : Step(17): len = 49898.8, overlap = 13.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000233973
PHY-3002 : Step(18): len = 50241.3, overlap = 9.09375
PHY-3002 : Step(19): len = 50258.5, overlap = 9.09375
PHY-3002 : Step(20): len = 50292, overlap = 7.0625
PHY-3002 : Step(21): len = 53592.2, overlap = 12.2188
PHY-3002 : Step(22): len = 53708.3, overlap = 12.2188
PHY-3002 : Step(23): len = 53234.7, overlap = 7.71875
PHY-3002 : Step(24): len = 52406.3, overlap = 3.21875
PHY-3002 : Step(25): len = 52237.3, overlap = 3.34375
PHY-3002 : Step(26): len = 52275, overlap = 3.34375
PHY-3002 : Step(27): len = 52230, overlap = 3.34375
PHY-3002 : Step(28): len = 51698.3, overlap = 7.84375
PHY-3002 : Step(29): len = 51351.8, overlap = 7.9375
PHY-3002 : Step(30): len = 50857.9, overlap = 10.1875
PHY-3002 : Step(31): len = 50581.7, overlap = 10.1875
PHY-3002 : Step(32): len = 50643.1, overlap = 5.8125
PHY-3002 : Step(33): len = 50377, overlap = 9.5625
PHY-3002 : Step(34): len = 50135, overlap = 8.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000467947
PHY-3002 : Step(35): len = 50331.8, overlap = 8.9375
PHY-3002 : Step(36): len = 50291.8, overlap = 8.9375
PHY-3002 : Step(37): len = 50202.2, overlap = 8.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000935894
PHY-3002 : Step(38): len = 50251.5, overlap = 4.53125
PHY-3002 : Step(39): len = 50226.8, overlap = 4.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011465s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (272.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037497s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000183287
PHY-3002 : Step(40): len = 49874.1, overlap = 11.9688
PHY-3002 : Step(41): len = 50320.9, overlap = 11.9688
PHY-3002 : Step(42): len = 46970.6, overlap = 11.4062
PHY-3002 : Step(43): len = 46345.2, overlap = 13
PHY-3002 : Step(44): len = 46387.9, overlap = 15.125
PHY-3002 : Step(45): len = 43190.8, overlap = 17.8438
PHY-3002 : Step(46): len = 40328.2, overlap = 19.8438
PHY-3002 : Step(47): len = 40233.9, overlap = 20.2812
PHY-3002 : Step(48): len = 39317.2, overlap = 22.6875
PHY-3002 : Step(49): len = 39717.1, overlap = 22.5312
PHY-3002 : Step(50): len = 39765.1, overlap = 24.4688
PHY-3002 : Step(51): len = 37994.3, overlap = 27.9688
PHY-3002 : Step(52): len = 37222.4, overlap = 26.5312
PHY-3002 : Step(53): len = 37368.7, overlap = 25.5938
PHY-3002 : Step(54): len = 36334, overlap = 23.1562
PHY-3002 : Step(55): len = 36168.7, overlap = 21.0625
PHY-3002 : Step(56): len = 35833.5, overlap = 20.1562
PHY-3002 : Step(57): len = 34790.7, overlap = 18.2188
PHY-3002 : Step(58): len = 34656.5, overlap = 15.7188
PHY-3002 : Step(59): len = 33942.2, overlap = 15.2188
PHY-3002 : Step(60): len = 33128.8, overlap = 16.4375
PHY-3002 : Step(61): len = 33043.9, overlap = 15.4375
PHY-3002 : Step(62): len = 32866.5, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000366574
PHY-3002 : Step(63): len = 31975.4, overlap = 14.3125
PHY-3002 : Step(64): len = 32013.2, overlap = 15.0625
PHY-3002 : Step(65): len = 32091, overlap = 15.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000733148
PHY-3002 : Step(66): len = 31347.2, overlap = 16.2188
PHY-3002 : Step(67): len = 31277.7, overlap = 16.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037754s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59569e-05
PHY-3002 : Step(68): len = 32315.3, overlap = 62.0625
PHY-3002 : Step(69): len = 32843.5, overlap = 57.7812
PHY-3002 : Step(70): len = 33358.5, overlap = 52.6875
PHY-3002 : Step(71): len = 34115.4, overlap = 46.4688
PHY-3002 : Step(72): len = 34524.9, overlap = 36.7812
PHY-3002 : Step(73): len = 34407.2, overlap = 36
PHY-3002 : Step(74): len = 34350.7, overlap = 36.4375
PHY-3002 : Step(75): len = 33983.7, overlap = 40.0312
PHY-3002 : Step(76): len = 33966.7, overlap = 40.5
PHY-3002 : Step(77): len = 33217.8, overlap = 41.9062
PHY-3002 : Step(78): len = 33247.4, overlap = 43.125
PHY-3002 : Step(79): len = 32535.7, overlap = 46.4375
PHY-3002 : Step(80): len = 32231.7, overlap = 48.3125
PHY-3002 : Step(81): len = 31935.8, overlap = 47.375
PHY-3002 : Step(82): len = 32022.2, overlap = 47.7188
PHY-3002 : Step(83): len = 31822, overlap = 47.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.19138e-05
PHY-3002 : Step(84): len = 32286.6, overlap = 44.7812
PHY-3002 : Step(85): len = 32628.7, overlap = 44.75
PHY-3002 : Step(86): len = 32718.5, overlap = 46.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.38276e-05
PHY-3002 : Step(87): len = 33123.9, overlap = 45
PHY-3002 : Step(88): len = 33388.4, overlap = 43.5
PHY-3002 : Step(89): len = 33614.7, overlap = 41.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127655
PHY-3002 : Step(90): len = 33750.3, overlap = 42.1875
PHY-3002 : Step(91): len = 34016, overlap = 40.9062
PHY-3002 : Step(92): len = 34350.6, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000255311
PHY-3002 : Step(93): len = 34476.4, overlap = 40.9688
PHY-3002 : Step(94): len = 34534.1, overlap = 41.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000510621
PHY-3002 : Step(95): len = 34915.6, overlap = 37.3125
PHY-3002 : Step(96): len = 35064.4, overlap = 37.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00102124
PHY-3002 : Step(97): len = 35174.4, overlap = 37.2812
PHY-3002 : Step(98): len = 35281.3, overlap = 37.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00196101
PHY-3002 : Step(99): len = 35481.4, overlap = 36.1562
PHY-3002 : Step(100): len = 35528.6, overlap = 35.5312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00317291
PHY-3002 : Step(101): len = 35616.9, overlap = 35.4688
PHY-3002 : Step(102): len = 35697.3, overlap = 35.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00513377
PHY-3002 : Step(103): len = 35790.5, overlap = 35.2188
PHY-3002 : Step(104): len = 35830.4, overlap = 35.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00830644
PHY-3002 : Step(105): len = 35913.9, overlap = 35
PHY-3002 : Step(106): len = 35928.9, overlap = 33.2188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0134398
PHY-3002 : Step(107): len = 35980.4, overlap = 32.9375
PHY-3002 : Step(108): len = 36020.8, overlap = 33.0625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0217456
PHY-3002 : Step(109): len = 36042, overlap = 33.0938
PHY-3002 : Step(110): len = 36065.4, overlap = 33.0625
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0351844
PHY-3002 : Step(111): len = 36075, overlap = 30.75
PHY-3002 : Step(112): len = 36070.6, overlap = 30.9375
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0569284
PHY-3002 : Step(113): len = 36085.9, overlap = 30.7812
PHY-3002 : Step(114): len = 36085.9, overlap = 30.7812
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.0921101
PHY-3002 : Step(115): len = 36078.5, overlap = 30.9062
PHY-3002 : Step(116): len = 36093, overlap = 31.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6782, tnet num: 1822, tinst num: 1583, tnode num: 8829, tedge num: 10612.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 73.91 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1846.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 39176, over cnt = 204(0%), over = 713, worst = 21
PHY-1001 : End global iterations;  0.126137s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (111.5%)

PHY-1001 : Congestion index: top1 = 37.72, top5 = 22.40, top10 = 13.71, top15 = 9.59.
PHY-1001 : End incremental global routing;  0.212955s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (110.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045478s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.290042s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (107.7%)

OPT-1001 : Current memory(MB): used = 163, reserve = 139, peak = 163.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1315/1846.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 39176, over cnt = 204(0%), over = 713, worst = 21
PHY-1002 : len = 42488, over cnt = 147(0%), over = 379, worst = 14
PHY-1002 : len = 47040, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 47232, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 47432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.167545s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.6%)

PHY-1001 : Congestion index: top1 = 35.26, top5 = 23.73, top10 = 15.36, top15 = 10.80.
OPT-1001 : End congestion update;  0.239410s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (104.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036257s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.275821s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 165, reserve = 141, peak = 165.
OPT-1001 : End physical optimization;  0.989684s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (102.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 605 LUT to BLE ...
SYN-4008 : Packed 605 LUT and 309 SEQ to BLE.
SYN-4003 : Packing 483 remaining SEQ's ...
SYN-4005 : Packed 254 SEQ with LUT/SLICE
SYN-4006 : 78 single LUT's are left
SYN-4006 : 229 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 834/1022 primitive instances ...
PHY-3001 : End packing;  0.090278s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 651 instances
RUN-1001 : 303 mslices, 302 lslices, 37 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1564 nets
RUN-1001 : 884 nets have 2 pins
RUN-1001 : 497 nets have [3 - 5] pins
RUN-1001 : 121 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 649 instances, 605 slices, 25 macros(142 instances: 91 mslices 51 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 36924.6, Over = 48.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5830, tnet num: 1540, tinst num: 649, tnode num: 7372, tedge num: 9686.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.505514s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.92731e-05
PHY-3002 : Step(117): len = 35586.2, overlap = 48.5
PHY-3002 : Step(118): len = 35190.4, overlap = 46
PHY-3002 : Step(119): len = 34183.5, overlap = 46.25
PHY-3002 : Step(120): len = 33736.4, overlap = 46.5
PHY-3002 : Step(121): len = 33669.4, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.85462e-05
PHY-3002 : Step(122): len = 35267.9, overlap = 45
PHY-3002 : Step(123): len = 35570.6, overlap = 43.75
PHY-3002 : Step(124): len = 35515.4, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117092
PHY-3002 : Step(125): len = 36582, overlap = 41.25
PHY-3002 : Step(126): len = 36950, overlap = 40.75
PHY-3002 : Step(127): len = 37437.3, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069128s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (180.8%)

PHY-3001 : Trial Legalized: Len = 51289.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032898s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000283781
PHY-3002 : Step(128): len = 43367.2, overlap = 11.75
PHY-3002 : Step(129): len = 42316.2, overlap = 16
PHY-3002 : Step(130): len = 39998.4, overlap = 20.75
PHY-3002 : Step(131): len = 38967.2, overlap = 21.25
PHY-3002 : Step(132): len = 38624.6, overlap = 23.75
PHY-3002 : Step(133): len = 38479.2, overlap = 25.25
PHY-3002 : Step(134): len = 38433.8, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000567562
PHY-3002 : Step(135): len = 38754.4, overlap = 25.25
PHY-3002 : Step(136): len = 38872.3, overlap = 25.25
PHY-3002 : Step(137): len = 38895.9, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00113512
PHY-3002 : Step(138): len = 39042.2, overlap = 24.75
PHY-3002 : Step(139): len = 39116.4, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009036s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.9%)

PHY-3001 : Legalized: Len = 44770.6, Over = 0
PHY-3001 : End spreading;  0.006802s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 44770.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5830, tnet num: 1540, tinst num: 649, tnode num: 7372, tedge num: 9686.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/1564.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 50128, over cnt = 148(0%), over = 232, worst = 4
PHY-1002 : len = 51032, over cnt = 76(0%), over = 106, worst = 4
PHY-1002 : len = 51776, over cnt = 30(0%), over = 38, worst = 2
PHY-1002 : len = 52192, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 52312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.226146s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (89.8%)

PHY-1001 : Congestion index: top1 = 31.19, top5 = 22.47, top10 = 16.17, top15 = 11.69.
PHY-1001 : End incremental global routing;  0.312854s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (89.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045746s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.398499s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (86.3%)

OPT-1001 : Current memory(MB): used = 169, reserve = 144, peak = 169.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1345/1564.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 52312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.19, top5 = 22.47, top10 = 16.17, top15 = 11.69.
OPT-1001 : End congestion update;  0.088056s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044235s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.132415s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 169, reserve = 144, peak = 169.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037159s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1345/1564.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 52312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020043s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

PHY-1001 : Congestion index: top1 = 31.19, top5 = 22.47, top10 = 16.17, top15 = 11.69.
PHY-1001 : End incremental global routing;  0.093430s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047095s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1345/1564.
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 52312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (160.7%)

PHY-1001 : Congestion index: top1 = 31.19, top5 = 22.47, top10 = 16.17, top15 = 11.69.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033307s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.339846s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (95.6%)

RUN-1003 : finish command "place" in  6.670314s wall, 8.171875s user + 1.265625s system = 9.437500s CPU (141.5%)

RUN-1004 : used memory is 160 MB, reserved memory is 135 MB, peak memory is 169 MB
RUN-1002 : start command "export_db game_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Y_22S720/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 651 instances
RUN-1001 : 303 mslices, 302 lslices, 37 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1564 nets
RUN-1001 : 884 nets have 2 pins
RUN-1001 : 497 nets have [3 - 5] pins
RUN-1001 : 121 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5830, tnet num: 1540, tinst num: 649, tnode num: 7372, tedge num: 9686.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 303 mslices, 302 lslices, 37 pads, 3 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 49824, over cnt = 147(0%), over = 233, worst = 4
PHY-1002 : len = 50720, over cnt = 78(0%), over = 109, worst = 4
PHY-1002 : len = 51640, over cnt = 22(0%), over = 28, worst = 2
PHY-1002 : len = 52056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.228431s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (130.0%)

PHY-1001 : Congestion index: top1 = 30.65, top5 = 22.32, top10 = 16.11, top15 = 11.66.
PHY-1001 : End global routing;  0.313916s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 180, reserve = 156, peak = 180.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net vga_clk_dup_1 will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 442, reserve = 422, peak = 442.
PHY-1001 : End build detailed router design. 5.967206s wall, 5.609375s user + 0.125000s system = 5.734375s CPU (96.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 24288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.453579s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 474, reserve = 455, peak = 474.
PHY-1001 : End phase 1; 0.459680s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (95.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Patch 944 net; 0.871536s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (96.8%)

PHY-1022 : len = 102128, over cnt = 88(0%), over = 89, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 476, reserve = 456, peak = 476.
PHY-1001 : End initial routed; 1.030012s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (113.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1390(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.524938s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 478, reserve = 458, peak = 478.
PHY-1001 : End phase 2; 1.555039s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (109.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 102128, over cnt = 88(0%), over = 89, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.008585s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 102120, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.116934s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 102280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.032154s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1390(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.561442s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (94.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 40 feed throughs used by 32 nets
PHY-1001 : End commit to database; 0.220015s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 491, reserve = 471, peak = 491.
PHY-1001 : End phase 3; 1.130942s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (95.3%)

PHY-1003 : Routed, final wirelength = 102280
PHY-1001 : Current memory(MB): used = 491, reserve = 471, peak = 491.
PHY-1001 : End export database. 0.010908s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.3%)

PHY-1001 : End detail routing;  9.410547s wall, 9.078125s user + 0.171875s system = 9.250000s CPU (98.3%)

RUN-1003 : finish command "route" in  10.338383s wall, 10.015625s user + 0.203125s system = 10.218750s CPU (98.8%)

RUN-1004 : used memory is 449 MB, reserved memory is 430 MB, peak memory is 491 MB
RUN-1002 : start command "report_area -io_info -file game_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20BG256***

IO Statistics
#IO                        37
  #input                    8
  #output                  29
  #inout                    0

Utilization Statistics
#lut                      925   out of  19600    4.72%
#reg                      816   out of  19600    4.16%
#le                      1153
  #lut only               337   out of   1153   29.23%
  #reg only               228   out of   1153   19.77%
  #lut&reg                588   out of   1153   51.00%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.12%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    1   out of     16    6.25%
#pad                       37   out of    188   19.68%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet          Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf    GCLK               pll                u_pll/pll_inst.clkc0    483
#2        clk_dup_1         GeneralRouting     io                 clk_syn_2.di            1


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk          INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
    key[5]         INPUT        G12        LVCMOS25          N/A          PULLUP      NONE    
    key[4]         INPUT        H16        LVCMOS25          N/A           N/A        NONE    
    key[3]         INPUT        J13        LVCMOS25          N/A          PULLUP      NONE    
    key[2]         INPUT        F12        LVCMOS25          N/A           N/A        NONE    
    key[1]         INPUT        J16        LVCMOS25          N/A           N/A        NONE    
    key[0]         INPUT        H14        LVCMOS25          N/A          PULLUP      NONE    
      rx           INPUT        F16        LVCMOS25          N/A          PULLUP      NONE    
      led         OUTPUT         M3        LVCMOS25           8            NONE       NONE    
      tx          OUTPUT        E16        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
    vga_hs        OUTPUT         J3        LVCMOS25           8            NONE       NONE    
  vga_rgb[23]     OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_rgb[22]     OUTPUT         L3        LVCMOS25           8            NONE       NONE    
  vga_rgb[21]     OUTPUT         M2        LVCMOS25           8            NONE       NONE    
  vga_rgb[20]     OUTPUT         M1        LVCMOS25           8            NONE       NONE    
  vga_rgb[19]     OUTPUT         L4        LVCMOS25           8            NONE       NONE    
  vga_rgb[18]     OUTPUT         K5        LVCMOS25           8            NONE       NONE    
  vga_rgb[17]     OUTPUT         K3        LVCMOS25           8            NONE       NONE    
  vga_rgb[16]     OUTPUT         K6        LVCMOS25           8            NONE       NONE    
  vga_rgb[15]     OUTPUT         H5        LVCMOS25           8            NONE       NONE    
  vga_rgb[14]     OUTPUT         H1        LVCMOS25           8            NONE       NONE    
  vga_rgb[13]     OUTPUT         J6        LVCMOS25           8            NONE       NONE    
  vga_rgb[12]     OUTPUT         H3        LVCMOS25           8            NONE       NONE    
  vga_rgb[11]     OUTPUT         J1        LVCMOS25           8            NONE       NONE    
  vga_rgb[10]     OUTPUT         K1        LVCMOS25           8            NONE       NONE    
  vga_rgb[9]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
  vga_rgb[8]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_rgb[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  vga_rgb[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
  vga_rgb[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
  vga_rgb[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
  vga_rgb[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
  vga_rgb[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
  vga_rgb[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
  vga_rgb[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_vs        OUTPUT         J4        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------+
|Instance      |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------+
|top           |top     |1153   |789     |136     |816     |3       |1       |
|  u_bus       |bus     |27     |26      |0       |24      |0       |0       |
|  u_cpu       |cpu     |555    |456     |40      |393     |0       |1       |
|    u_alu     |alu     |115    |97      |15      |52      |0       |1       |
|    u_debug   |debug   |113    |60      |11      |81      |0       |0       |
|    u_decode  |decode  |60     |55      |0       |56      |0       |0       |
|    u_execute |execute |165    |156     |0       |139     |0       |0       |
|    u_fetch   |fetch   |60     |53      |7       |39      |0       |0       |
|    u_timer   |timer   |42     |35      |7       |26      |0       |0       |
|  u_key       |key     |33     |19      |0       |32      |0       |0       |
|  u_pll       |pll     |0      |0       |0       |0       |0       |0       |
|  u_ram       |ram     |14     |14      |0       |8       |0       |0       |
|  u_rom       |rom     |0      |0       |0       |0       |1       |0       |
|  u_uart      |uart    |269    |152     |18      |231     |0       |0       |
|    u_uart_rx |uart_rx |78     |46      |9       |57      |0       |0       |
|    u_uart_tx |uart_tx |65     |33      |9       |49      |0       |0       |
|    u_ubus    |ubus    |126    |73      |0       |125     |0       |0       |
|  u_vga       |vga     |121    |67      |53      |43      |0       |0       |
|  u_vram      |vram    |116    |46      |16      |81      |2       |0       |
+----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       846   
    #2         2       361   
    #3         3        93   
    #4         4        43   
    #5        5-10     128   
    #6       11-50      52   
  Average     2.50           

RUN-1002 : start command "export_db game_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid game_inst.bid"
RUN-1002 : start command "bitgen -bit game.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 649
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1564, pip num: 11637
BIT-1002 : Init feedthrough with 4 threads.
BIT-1002 : Init feedthrough completely, num: 40
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 769 valid insts, and 34576 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file game.bit.
RUN-1003 : finish command "bitgen -bit game.bit" in  3.946096s wall, 10.468750s user + 0.140625s system = 10.609375s CPU (268.9%)

RUN-1004 : used memory is 461 MB, reserved memory is 446 MB, peak memory is 597 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_163814.log"
