

================================================================
== Vivado HLS Report for 'dut_big_mult_v3small_71_24_17_s'
================================================================
* Date:           Sun Dec 11 21:30:30 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   46|   46|   46|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   25|   25|         5|          -|          -|     5|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2434|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       0|      0|
|Memory           |        0|      -|     164|      8|
|Multiplexer      |        -|      -|       -|    157|
|Register         |        -|      -|     325|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     489|   2599|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+---+----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+-----------------------+---------+-------+---+----+
    |dut_mul_41s_24ns_41_4_U1  |dut_mul_41s_24ns_41_4  |        0|      3|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+
    |Total                     |                       |        0|      3|  0|   0|
    +--------------------------+-----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |                Module                | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+
    |pp_V_U   |dut_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    |pps_V_U  |dut_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                                      |        0| 164|   8|    10|   82|     2|          410|
    +---------+--------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Ui_1_fu_436_p2         |     +    |      0|  0|    7|           5|           7|
    |i_5_fu_370_p2          |     +    |      0|  0|    3|           3|           1|
    |i_6_fu_211_p2          |     +    |      0|  0|    3|           3|           1|
    |tmp_41_fu_233_p2       |     +    |      0|  0|    7|           5|           7|
    |tmp_46_fu_359_p2       |     +    |      0|  0|    3|           3|           2|
    |tmp_48_fu_390_p2       |     +    |      0|  0|   41|          41|          41|
    |tmp_50_fu_403_p2       |     +    |      0|  0|    3|           3|           1|
    |tmp_52_fu_262_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_53_fu_268_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_54_fu_274_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_58_fu_303_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_70_fu_464_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_74_fu_494_p2       |     -    |      0|  0|    7|           7|           7|
    |p_Result_26_fu_328_p2  |    and   |      0|  0|   98|          71|          71|
    |p_demorgan_fu_548_p2   |    and   |      0|  0|  136|          95|          95|
    |tmp_84_fu_560_p2       |    and   |      0|  0|  136|          95|          95|
    |tmp_85_fu_566_p2       |    and   |      0|  0|  136|          95|          95|
    |exitcond3_fu_205_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond4_fu_348_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond_fu_397_p2     |   icmp   |      0|  0|    2|           3|           4|
    |tmp_43_fu_247_p2       |   icmp   |      0|  0|    3|           7|           7|
    |tmp_68_fu_454_p2       |   icmp   |      0|  0|   11|          32|          32|
    |tmp_s_fu_217_p2        |   icmp   |      0|  0|    2|           3|           4|
    |tmp_61_fu_313_p2       |   lshr   |      0|  0|  216|          71|          71|
    |tmp_62_fu_322_p2       |   lshr   |      0|  0|  216|           2|          71|
    |tmp_82_fu_542_p2       |   lshr   |      0|  0|  295|           2|          95|
    |p_Result_25_fu_572_p2  |    or    |      0|  0|  136|          95|          95|
    |Ui_fu_239_p3           |  select  |      0|  0|    7|           1|           7|
    |tmp_55_fu_280_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_56_fu_288_p3       |  select  |      0|  0|   71|           1|          71|
    |tmp_57_fu_295_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_71_fu_470_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_72_fu_478_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_73_fu_486_p3       |  select  |      0|  0|    7|           1|           7|
    |tmp_80_fu_528_p3       |  select  |      0|  0|   95|           1|          95|
    |tmp_78_fu_512_p2       |    shl   |      0|  0|  295|          95|          95|
    |tmp_81_fu_536_p2       |    shl   |      0|  0|  295|           2|          95|
    |tmp_83_fu_554_p2       |    xor   |      0|  0|  136|          95|           2|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 2434|         882|        1243|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   6|         13|    1|         13|
    |ap_return       |  95|          2|   95|        190|
    |i_1_reg_166     |   3|          2|    3|          6|
    |i_2_reg_189     |   3|          2|    3|          6|
    |i_reg_154       |   3|          2|    3|          6|
    |pp_V_address0   |   3|          4|    3|         12|
    |pps_V_address0  |   3|          6|    3|         18|
    |pps_V_d0        |  41|          3|   41|        123|
    +----------------+----+-----------+-----+-----------+
    |Total           | 157|         34|  152|        374|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  12|   0|   12|          0|
    |ap_return_preg    |  95|   0|   95|          0|
    |i_1_reg_166       |   3|   0|    3|          0|
    |i_2_reg_189       |   3|   0|    3|          0|
    |i_5_reg_651       |   3|   0|    3|          0|
    |i_6_reg_608       |   3|   0|    3|          0|
    |i_reg_154         |   3|   0|    3|          0|
    |p_Val2_s_reg_177  |  95|   0|   95|          0|
    |tmp_45_reg_636    |   3|   0|   64|         61|
    |tmp_50_reg_659    |   3|   0|    3|          0|
    |tmp_58_reg_613    |   7|   0|    7|          0|
    |tmp_61_reg_618    |  71|   0|   71|          0|
    |tmp_reg_600       |  24|   0|   41|         17|
    +------------------+----+----+-----+-----------+
    |Total             | 325|   0|  403|         78|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------+-----+-----+------------+----------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|ap_return  | out |   95| ap_ctrl_hs | dut_big_mult_v3small<71, 24, 17> | return value |
|a_V        |  in |   71|   ap_none  |                a_V               |    scalar    |
|b_V        |  in |   24|   ap_none  |                b_V               |    scalar    |
+-----------+-----+-----+------------+----------------------------------+--------------+

