# Copyright:    Public domain.
# Filename:     PTC-ADAPT-Self-Test-Program.lvdc
# Purpose:      This is LVDC ground test software "PTC ADAPT Self-Test
#		Program" (1965) for the Programmable Test Controller, as 
#               transcribed directly from the assembly listing. 
#               The transcription does not include individual line 
#               numbers, but does indicate the range of card sequence 
#               numbers for each page of the listing.
# Assembler:    yaASM.py
# Contact:      Ron Burkey <info@sandroid.org>.
# Website:     	http://www.ibiblio.org/apollo/LVDC.html#PTC_ADAPT_Self-Test_Program
# Page images: 	http://www.ibiblio.org/apollo/ScansForConversion/PTC%20ADAPT%20Self-Test%20Program.zip
# Mod history:  2020-04-12 RSB  Began transcribing from page images.
#
# White space (blank lines and spaces within lines) in this transcript
# are not necessarily the same as for the original punch cards.  
# Specifically, for convenience in working with modern text-editor
# software, I've put the operator and operand fields at 
# 8-position tab stops, namely columns 9 and 17, and trailing comments
# usually at column 41.  (And you need to have tabs configured to 8 to
# view this file properly aligned.)  None of which would agree with the 
# original punch cards.  A convenient set of tab stops to duplicate
# what appears in the original program listing would have the first 
# two fields combining to fill 15 characters (at widths of 7 and 8 
# columns respectively), and all subsequent tab stops at 5-column 
# intervals.  Unfortunately, text editors that can duplicate an uneven
# set of tab stops like that aren't too common, thus I've pragmatically
# opted for default uniform 8-column tab stops adopted by most modern 
# text-editing programs.
#
# On the other hand, I've attempted to preserve the spaces 
# _within_ the 1965 program comments, except where those
# comments are obviously intended to align with inline comments
# suffixed to lines of code. In this transcription, as in the 
# original, full-line comments are prefixed by '*' in column 1.
# As in the original, inline comments trailing code on the same line 
# are not marked by any special leading character.
#
# In contrast, comments I've added later (in 2020) that are not present
# in the original printout at all are instead prefixed by '#' in column 1.
#
# In the original printout, almost all lines have a SEQUENCE number at the
# end, reflecting corresponding numbers on the punch cards.  Those SEQUENCE
# numbers are _not_ preserved here on a line-by-line basis, but I've added
# a comment for each PAGE change that appeared in the original printout, 
# and those PAGE-change comments do list the range of SEQUENCE numbers 
# found on the corresponding PAGE of the printout.
#
# Regarding the PAGE numbers:  The original assembly listing presumably had
# page numbers at the top, generated by the assembler, but the listing
# which has come down to us is not that original printout.  Rather, it was
# embedded in a document, "SATURN V Laboratory Maintenance Instruction
# for LTE", Volume V, "Programmable Test Controller", Figure 7-13.
# (http://www.ibiblio.org/apollo/Documents/19730064346_1973064346.pdf,
# beginning at PDF page 434, marked "V-7-250".)  In that document figure, 
# the headings that were presumably at the tops of the pages
# have been removed, so there are no assembler-generated page numbers.
# Instead, the figure captions from the document, list a "sheet" number
# for each page, and those sheet numbers have been used here as the PAGE
# numbers.

# PAGE 1, SEQUENCE 20-580

*	TAPE 6001236
	DOG	0,17,0
	BSS	15
H17P2	HPC	L17P2
ZERO	OCT	000000000
BB	OCT	000000010
H2P1	HPC	L2P1
H9P3	HPC	L9P3
H43P2	HPC	L43P2
H8P1A	HPC	L8B1
H95P1	HPC	L95P1
H95P7	HPC	L95P7
HJAJ5	HPC	JAJ5
HJAJ5B	HPC	JAJ5B
K1	OCT	000000002
K77	OCT	777777776
K1303	OCT	130300000
K324	OCT	000001520
KS1	OCT	002000000
KS2	OCT	000000100
KX1	OCT	000777776
KX2	OCT	270000000
KX3	OCT	260000000
KX4	OCT	250000000
KX5	OCT	240000000
KX6	OCT	777000000
KX7	OCT	000037740
KX8	OCT	777740036
LC2	OCT	000000000
LC3	OCT	000000000
LC5	OCT	000000000
LC7	OCT	000000000
LC8	OCT	000000000
LCR2	OCT	000000000
LCR3	OCT	000000000
LCR4	OCT	000000000
LCR5	OCT	000000000
LCR6	OCT	000000000
LCR7	OCT	000000000
LCR8	OCT	000000000
LCR9	OCT	000000000
LCR10	OCT	000000000
LCR11	OCT	000000000
LCR12	OCT	000000000
VAR1	OCT	000000000
VAR2	OCT	000000000
VAR3	OCT	000000000
VAR4	OCT	000000000
VAR5	OCT	000000000
INTIND	OCT	000000000
TEMP	OCT	000000000
TEMP1	OCT	000000000
STOP	OCT	000000000
CTR	OCT	000000000
CTR3	OCT	000000000
HRTRN	OCT	000000000
CHAR	OCT	610000000		A

# PAGE 2, SEQUENCE 590-1150

	OCT	620000000		B
	OCT	630000000		C
	OCT	640000000		D
	OCT	650000000		E
	OCT	660000000		F
	OCT	670000000		G
C7	OCT	700000000		H
	OCT	710000000		I
C9	OCT	410000000		J
	OCT	420000000		K
	OCT	430000000		L
	OCT	440000000		M
	OCT	450000000		N
	OCT	460000000		O
	OCT	470000000		P
	OCT	500000000		Q
	OCT	510000000		R
	OCT	220000000		S
	OCT	230000000		T
	OCT	240000000		U
	OCT	250000000		V
	OCT	260000000		W
	OCT	270000000		X
	OCT	300000000		Y
	OCT	310101010		Z WITH NO CHECK BITS
C26	OCT	010000000		1
C27	OCT	020000000		2
C28	OCT	030000000		3
C29	OCT	040000000		4
	OCT	050000000		5
C31	OCT	060000000		6
	OCT	070000000		7
	OCT	100000000		8
	OCT	110000000		9
	OCT	120000000		0
C36	OCT	130000000		SPECIAL CHARS
C37	OCT	200000000
C38	OCT	210000000
	OCT	330000000
C40	OCT	400000000
	OCT	530000000
C42	OCT	600000000
	OCT	730000000
	OCT	000000000		SPACE
C45	OCT	140000000		UPPER CASE
	OCT	150000000
	OCT	160000000
	OCT	170000000
	OCT	320000000
	OCT	340000000
	OCT	350000000
	OCT	360000000
	OCT	370000000
	OCT	520000000
	OCT	540000000
	OCT	550000000
	OCT	550000000
	OCT	560000000

# PAGE 3, SEQUENCE 1160-1480

	OCT	570000000
	OCT	720000000
C60	OCT	740000000
	OCT	750000000
	OCT	760000000
	OCT	770000000
C64	OCT	110000000		OCTAL 1
	OCT	210000000		OCTAL 2
	OCT	310000000		OCTAL 3
	OCT	410000000		OCTAL 4
	OCT	510000000		OCTAL 5
	OCT	610000000		OCTAL 6
	OCT	710000000		OCTAL 7
	OCT	010000000		OCTAL 0
	OCT	050000000		DECIMAL 1
	OCT	110000000		DECIMAL 2
	OCT	150000000		DECIMAL 3
	OCT	210000000		DECIMAL 4
	OCT	250000000		DECIMAL 5
	OCT	310000000		DECIMAL 6
	OCT	350000000		DECIMAL 7
	OCT	410000000		DECIMAL 8
	OCT	450000000		DECIMAL 9
	OCT	510000000		DECIMAL 0
	OCT	400000000		SPACE - CNTRL OPNS
	OCT	010000000		TAB
	OCT	020000000		CARRIAGE RETURN
	OCT	040000000		INDEX
	OCT	100000000		RED
	OCT	200000000		BLACK
LINE1	BCI	ROUTINE 7, EXERCISE TYPEWRITER$
LINE2	BCI	TYPE ALL ALPHANUMERIC IN BLACK$
LINE3	BCI	ABCDEFGHIJKLMNOPQRSTUVWXYZ,123456789$

# PAGE 4, SEQUENCE 1490-1620

LINE4	OCT	141516170		SPECIAL CHARACTERS
	OCT	323435360
	OCT	372052210
	OCT	565772740
	OCT	757677130
	OCT	543355400
	OCT	536073000
LINE5	BCI	TYPE OCTAL CHARACTERS$
LINE5A	OCT	012345670
LINE6	BCI	TYPE DECIMAL INTEGERS IN REDS$
LINE6A	OCT	044321260
LINE6B	OCT	361150000
H30P2A	HPC	L30P2A

# PAGE 5, SEQUENCE 1640-2200

	ORG	,,,,,13,0
H5P3	HPC	L5P3
H5P4	HPC	L5P4
H5P5	HPC	L5P5
H5P6	HPC	L5P6
H5P7	HPC	L5P7
H6P1	HPC	L6P1
H6P2	HPC	L6P2
H6P3	HPC	L6P3
H6P4	HPC	L6P4
H6P5	HPC	L6P5
H6P6	HPC	L6P6
H6P7	HPC	L6P7
H6P8	HPC	L6P8
H6P9	HPC	L6P9
H6P10	HPC	L6P10
H6P11	HPC	L6P11
H6P12	HPC	L6P12
H6P13	HPC	L6P13
H6P14	HPC	L6P14
H6P15	HPC	L6P15
H6P16	HPC	L6P16
H6P17	HPC	L6P17
H6P18	HPC	L6P18
H6P19	HPC	L6P19
H6P20	HPC	L6P20
H6P21	HPC	L6P21
H6P22	HPC	L6P22
H6P23	HPC	L6P23
H7P1	HPC	L7P1
H7P2	HPC	L7P2
H7P3	HPC	L7P3
H7P4	HPC	L7P4
H7P5	HPC	L7P5
H7P6	HPC	L7P6
H7P7	HPC	L7P7
H7P8	HPC	L7P8
H7P9	HPC	L7P9
H7P10	HPC	L7P10
H7P11	HPC	L7P11
H7P12	HPC	L7P12
H7P13	HPC	L7P13
H7P14	HPC	L7P14
H7P15	HPC	L7P15
H7P16	HPC	L7P16
H7P17	HPC	L7P17
H7P18	HPC	L7P18
H7P19	HPC	L7P19
H7P20	HPC	L7P20
H7P21	HPC	L7P21
H7P22	HPC	L7P22
H7P23	HPC	L7P23
H7P24	HPC	L7P24
H7P25	HPC	L7P25
H7P26	HPC	L7P26
H7P27	HPC	L7P27
H7P28	HPC	L7P28

# PAGE 6, SEQUENCE 2210-2530

H7P29	HPC	L7P29
H7P30	HPC	L7P30
H7P31	HPC	L7P31
H7P32	HPC	L7P32
H7P33	HPC	L7P33
H7P34	HPC	L7P34
H7P35	HPC	L7P35
H7P36	HPC	L7P36
H7P37	HPC	L7P37
H7P38	HPC	L7P38
H7P39	HPC	L7P39
H7P40	HPC	L7P40
H7P41	HPC	L7P41
H7P42	HPC	L7P42
H7P43	HPC	L7P43
H7P44	HPC	L7P44
H7P45	HPC	L7P45
H7P46	HPC	L7P46
H7P47	HPC	L7P47
H7P48	HPC	L7P48
H7P49	HPC	L7P49
H7P50	HPC	L7P50
H7P51	HPC	L7P51
H7P52	HPC	L7P52
H7P53	HPC	L7P53
H7P54	HPC	L7P54
H7P54B	HPC	L7P54B
H8P1	HPC	L8P1
H8P2	HPC	L8P2
H8P3	HPC	L8P3
H8P4	HPC	L8P4
H8P5	HPC	L8P5
H8P6	HPC	L8P6

# PAGE 7, SEQUENCE 2550-3000

*	PROGRAM ENTRANCE.
L1P1	CLA	ZERO
	STO	INTIND
	STO	STOP
	STO	CTR
	STO	LC8
	CDS	1,13
	STO	TIME
	STO	CSCTR
	STO	DDCTR
	CDS	0,13
	CIO	214
	TMI	L1P1A
	TRA	L2P1
L1P1A	TRA	L1P1A1
L2P1	CLA	VAR3
	ADD	=O000000002
	STO	VAR3
	CIO	204
	CLA	ZERO
	STO	VAR4
	STO	VAR5
	CIO	214			ASWT
	ADD	K1
	SHL	1
	
	STO	LCR1			A1
	SHL	1
	
	STO	LCR2			A2
	SHL	1
	
	STO	LCR3			A3
	SHL	1
	
	STO	LCR4			A4
	SHL	1
	
	STO	LCR5			A5
	SHL	1
	
	STO	LCR6			A6
	SHL	1
	
	STO	LCR7			A7
	SHL	1
	
	STO	LCR8			A8
	SHL	1
	
	STO	LCR9			A9
	SHL	1
	
	STO	LCR10			A10
	SHL	1
	
	STO	LCR11			A11

# PAGE 8, SEQUENCE 3100-3520

	SHL	1
	
	STO	LCR12			A12
	SHL	1
	
	STO	LCR1			A13
	SHL	1
	
	STO	LCR2			A14
	SHL	1
	
	STO	LCR3			A15
	SHL	1
	
	TMI	L2P2			A16
	TRA	L3P1
L2P2	TRA	L9P1

L3P1	CLA	LC1
	TMI	*+2
	TRA	L5P1
	CLA	LCR1
	TMI	L4P1
	CLA	LCR2
	TMI	L4P2
	CLA	LCR3
	TMI	L4P3
	CLA	LCR4
	TMI	L4P4
	CLA	LCR5
	TMI	L4P5
	CLA	LCR6
	TMI	L4P6
	CLA	LCR7
	TMI	L4P7
	CLA	LCR8
	TMI	L4P8
	CLA	LCR9
	TMI	L4CP1
	CLA	LCR10
	TMI	L4CP2
	CLA	LCR11
	TMI	L4CP3
	TRA	L2P1
L4P1	CLA	ZERO
	STO	LCR2
	TRA	L5P2			TO ROUTINE 1
L4P3	CLA	ZERO
	STO	LCR3
	TRA	LCP2			TO ROUTINE 2
L4P3	CLA	ZERO
	STO	LCR4
	TRA	L9P2
L4P4	CLA	ZERO
	STO	LCR5
	TRA	L20P2
L4P5	CLA	ZERO

# PAGE 9, SEQUENCE 3530-4090

	STO	LCR6
	TRA	L29P2
L4P6	CLA	ZERO
	STO	LCR7
	TRA	L45P2
L4P7	CLA	ZERO
	STO	LCR8
	TRA	L50P2
L4P7	CLA	ZERO
	STO	LCR9
	TRA	L60P2
L4CP1	CLA	ZERO
	STO	LCR10
	TRA	JA81
L4CP2	CLA	ZERO
	STO	LCR11
	TRA	MA81
L4CP3	CLA	ZERO
	STO	LCR12
	TRA	NA81
L5P1	CLA	LCR1
	STO	L5P2
	TRA	L6P1
*	BEGINNING OF ROUTINE ONE
*	CHECK COMPUTER FOR ABILITY TO HOP TO ALL SECTORS.
L5P2	HOP	HP1
HP1	HPC	L5P2A
*	SECTOR 1.
	ORG	,1,,2,,1,
L5P2A	HOP	HP2
HP2	HPC	L5P2B
*	SECTOR 2.
	ORG	,2,1,0,,2,1
L5P2B	HOP	HP3
HP3	HPC	L5P2C
*	SECTOR 3.
	ORG	,3,,376,,3,
L5P2C	HOP	HP4
HP4	HPC	L5P2D
*	SECTOR 4.
	ORG	,4,,52,,4,
L5P2D	HOP	HP5
HP5	HPC	L5P2E
*	SECTOR 5.
	ORG	,5,,3,,5,10
L5P2E	HOP	HP6
HP6	HPC	L5P2F
*	SECTOR 6.
	ORG	,6,,0,,16,365
L5P2F	HOP	HP7
HP7	HPC	L5P2G
*	SECTOR 7.
	ORG	,7,,177,,16,
L5P26	HOP	HP8
HP9	HPC	L5P2H
*	SECTOR 10.
	ORG	,10,1,77,,16,

# PAGE 10, SEQUENCE 4100-4650

L5P2H	HOP	HP9
HP9	HPC	L5P2I
*	SECTOR	11.
	ORG	,11,1,257,,16,
L5P2I	HOP	HP10
HP10	HPC	L5P2J
*	SECTOR	12.
	ORG	,2,,,,16,
L5P2J	HOP	HP11
HP11	HPC	L5P2K
*	SECTOR	13.
	ORG	,13,1,375,,16,
L5P2K	HOP	HP12
HP12	HPC	L5P2L
*	SECTOR	14.
	ORG	,14,,30,,16,
L5P2L	HOP	HP13
HP13	HPC	L5P2M
*	SECTOR	15.
	ORG	,15,,376,,16,
L5P2M	HOP	HP14
HP14	HPC	L5P2N
*	SECTOR	16.
	ORG	,16,,0,,16,376
L5P2N	HOP	HP15
HP15	HPC	L5P2P
*	SECTOR	17.
	ORG	,17,1,277,,16,
# The assembler is supposed to automatically insert a jump to
# module 0, sector 17, syllable 1, loc 322 here, because
# the range LOC=300 through LOC=321 has already been allocated
# for data (on p. 4).  Thus in the original assembly listing you
# find a notation (uncommented) reading:
#	TRA**				GENERATED TRANSFER
# with no SEQUENCE NUMBER. The allocations on p. 4 left LOC=277
# unallocated, for the very purpose of having some place to 
# put this extra jump.  The following code thus resumes at 
# 0-17-1-322, in spite of the ORG to 0-17-1-277 just above.
# The later version of the assembler used for AS206-RAM,
# or the modern assembler (yaASM.py), would not have required
# any space to be left open at 277, because the ORG would have
# been transparently adjusted to "ORG ,17,1,322,,16," at 
# assembly-time instead with no runtime penalty at all.
L5P2P	HOP	HP16
HP16	HPC	L5P2Q
*	MEMORY MODULE 1
*	SECTOR	0 MM1
	ORG	1,,,,1,,
L5P2Q	HOP	HP17
HP17	HPC	L5P2R
*	SECTOR	1 MM1
	ORG	1,1,1,1,1,1,2
L5P2R	HOP	HP18
HP18	HPC	L5P2S
*	SECTOR	2 MM1
	ORG	1,2,,2,1,2,3
L5P2S	HOP	HP19
HP19	HPC	L5P2T
*	SECTOR	3 MM1
	ORG	1,3,,3,1,3,4
L5P2T	HOP	HP20
HP20	HPC	L5P2U
*	SECTOR	4 MM1
	ORG	1,4,,4,1,4,5
L5P2U	HOP	HP21
HP21	HPC	L5P2V
*	SECTOR	5 MM1
	ORG	1,5,1,5,1,5,6
L5P2V	HOP	HP22
HP22	HPC	L5P2W
*		SECTOR 6 MM1

# PAGE 11, SEQUENCE 4660-5040

	ORG	1,6,,60,1,6,7
L5P2W	HOP	HP23
HP23	HPC	L5P2X
*	SECTOR	7
	ORG	1,7,,37,1,7,17
L5P2X	HOP	HP24
HP24	HPC	L5P2Y
*	SECTOR	10 MM1
	ORG	1,10,,100,1,10,27
L5P27	HOP	HP25
HP25	HPC	L5P2Z
*	SECTOR 11 MM1
	ORG	1,11,,200,1,11,37
LTP2Z	HOP	HP26
HP26	HPC	LTP2AA
*	SECTOR 12 MM1
	ORG	1,12,,376,1,13,377
L5P2AA	HOP	HP27
HP27	HPC	L5P2BB
*	SECTOR 13 MM1
	ORG	1,13,,376,1,13,377
L5P2BB	HOP	HP28
HP28	HPC	L5P2CC
*	SECTOR 14 MM1
	ORG	1,14,,177,1,14,377
L5P2CC	HOP	HP29
HP29	HPC	L5P2DD
*	SECTOR 15 MM1
	ORG	1,15,,7,1,15,177
LP2DD	HOP	HP30
HP30	HPC	L5P2EE
*	SECTOR 16 MM1
	ORG	1,16,1,,1,16,100
L5PEE	HOP	HP31
HP31	HPC	L5P2FF
*	SECTOR 17 MM1
	ORG	1,17,1,375,1,17,77
L5P2FF	HOP	HP32
HP32	HPC	L5P3
 
# PAGE 12, SEQUENCE 5060-5490

*	BEGIN CHECK OF TRANSFER CLASS INSTRUCTIONS.
	ORG	,,,373,,13,
	TRA	L5P7A
*	TEST TRA TO SYLL 1
	ORG	,,1,373,,13,
L5P7	CLA	=O500000000
	TRA	L5P7A
*	TEST TMI INSTRUCTION.
	ORG	,,,170,,13,
L5P3	CLA	H5P3
	STO	VAR1
	CLA	H5P4
	STO	VAR2
	CLA	=O400000000
	TMI	L5P4
	HOP	H95P1
*	TEST TNZ INSTRUCTION.
L5P4	CLA	H5P4
	STO	VAR1
	CLA	H5P5
	STO	VAR2
	CLA	=O000000002
	TNZ	L5P5
	HOP	H95P1
*	TEST TMI WITH CLEARED ACCUMULATOR.
L5P5	CLA	H5P5
	STO	VAR1
	CLA	H5P6
	STO	VAR2
	CLA	=O000000000
	TMI	L15P1L
	TRA	L5P6
	HOP	H95P1
*	TEST TNZ WITH CLEARED ACCUMULATOR.
L5P6	CLA	H5P6
	STO	VAR1
	CLA	H5P7
	STO	VAR2
	CLA	=O000000000
	TNZ	L15P1L
	TRA	L5P7
	HOP	H95P1
L5P7A	TMI	L6P1
L15P1L	TRA	L95P1
 
# PAGE 13, SEQUENCE 5510-5810

*	BEGINNING OF ROUTINE TWO
*	OPERATION OF STO - ALL ONES.
L6P1	CLA	LCR2
	TMI	L6P2			TO ROUTINE 2
	TNZ	L6P1A
	TRA	L2P1
L6P1A	TRA	L9P1
L6P2	CLA	H6P2
	STO	VAR1
	CLA	H6P3
	STO	VAR2
	CLA	=O777777776
	TNZ	*+2
	TRA	L95P1
	STO	TEMP1
	CLA	=O000000000
	CLA	TEMP1
	TNZ	L6P2A
	TRA	L95P1
L6P2A	ADD	=O000000002
	TNZ	L15P1K
*	CHECK STO WITH ALL ZEROS.
L6P3	CLA	H6P3
	STO	VAR1
	CLA	H6P4
	STO	VAR2
	CLA	=O000000000
	STO	TEMP1
	CLA	=O777777776
	CLA	TEMP1
	TNZ	L15P1K
	
# PAGE 14, SEQUENCE 5830-6390

*	CAN ACCUMULATOR BE FILLED BY ADD.
L6P4	CLA	H6P4
	STO	VAR1
	CLA	H6P5
	STO	VAR2
	CLA	=O000000000
	ADD	=O777777776
	TNZ	*+2
	TRA	L15P1K
	SUB	=O777777776
	TNZ	L15P1K
*	CAN ACCUMULATOR BE CHANGED BY ADDING ZERO
L6P5	CLA	H6P5
	STO	VAR1
	CLA	H6P6
	STO	VAR2
	CLA	=O777777776
	ADD	=O000000000
	SUB	=O777777776
	TNZ	L15P1K
*	CAN ACCUMULATOR BE CLEARED BY ADD.
L6P6	CLA	H6P6
	STO	VAR1
	CLA	H6P7
	STO	VAR2
	CLA	=O777777776
	ADD	=O000000002
	TNZ	L15P1K
*	SAME AS L5P5 EXCEPT CONSTANTS REVERSED.
L6P7	CLA	H6P7
	STO	VAR1
	CLA	H6P8
	STO	VAR2
	CLA	=O000000002
	ADD	=O777777776
	TNZ	L15P1K
	TRA	L6P8
*	CHECK FOR CHANGE OF SIGN BIT.
L6P8	CLA	H6P8
	STO	VAR1
	CLA	H6P9
	STO	VAR2
	CLA	=O200000000
	ADD	=O200000000
	TMI	L6P9
	TRA	L15P1K
*	SAME AS L5P7.
L6P9	CLA	H6P9
	STO	VAR1
	CLA	H6P10
	STO	VAR2
	CLA	=O400000000
	ADD	=O400000000
	TMI	L15P1K
*	ALL BIT COMBINATIONS ON ADD
L6P10	CLA	H6P10
	STO	VAR1

# PAGE 15, SEQUENCE 6400-6450

	CLA	H6P11
	STO	VAR2
	CLA	=O252642550
	ADD	=O107301660
	SUB	=O362144430
	TNZ	L15P1K
 
# PAGE 16, SEQUENCE 6470-7020

*	CHECK SIMPLE SUBTRACTION.
L6P11	CLA	H6P11
	STO	VAR1
	CLA	H6P12
	STO	VAR2
	CLA	=O400000000
	SUB	=O400000000
	TNZ	L15P1K
*	CHECK SUBTRACTION OF LOW ORDER BIT
L6P12	CLA	H6P12
	STO	VAR1
	CLA	H6P13
	STO	VAR2
	CLA	=O000000002
	SUB	=O000000002
	TNZ	L15P1K
# We are now at address 0-0-0-372.  According to the original assembly listing, 
# the assembler automatically inserted a jump here,
#	TRA**				GENERATED TRANSFER
# to address 0-0-0-374, where the code below resumes.  That's because the
# address 0-0-0-373 has already been allocated, at the top of p. 12.
	TRA	L6P13	
*	SUBTRACT ALL ODD BITS.
	ORG	,,1,,,13,
L6P13	CLA	H6P13
	STO	VAR1
	CLA	H6P14
	STO	VAR2
	CLA	=O525252524
	SUB	=O525252524
	TNZ	L15P1K
*	SUBTRACT ALL EVEN BITS.
L6P14	CLA	H6P14
	STO	VAR1
	CLA	H6P15
	STO	VAR2
	CLA	=O252525252
	SUB	=O252525252
	TNZ	L15P1K
*	FILL ACCUMULATOR WITH SUBTRACT.
L6P15	CLA	H6P15
	STO	VAR1
	CLA	H6P16
	STO	VAR2
	CLA	=O000000000
	SUB	=O000000002
	SUB	=O777777776
	TNZ	L15P1K
*	CHECK SUBTRACT ZERO.
L6P16	CLA	H6P16
	STO	VAR1
	CLA	H6P17
	STO	VAR2
	CLA	=O000000000
	SUB	=O000000000
	TNZ	L15P1K
*	SUB - ALL COMBINATIONS
L6P17	CLA	H6P17
	STO	VAR1
	CLA	H6P18
	STO	VAR2
	
# PAGE 17, SEQUENCE 7030-7550

	CLA	=O046453224
	SUB	=O114722350
	SUB	=O731530654
	TNZ	L15P1K
*	CHECK AND FOR CLEARING ACCUMULATOR.
L6P18	CLA	H6P18
	STO	VAR1
	CLA	H6P19
	STO	VAR2
	CLA	=O525252524
	AND	=O252525252
	TNZ	L15P1K
*	CHECK FOR EVEN BITS.
L6P19	CLA	H6P19
	STO	VAR1
	CLA	H6P20
	STO	VAR2
	CLA	=O252525252
	AND	=O525252524
	TNZ	L15P1K
*	CHECK FOR ABILITY TO RETAIN ACCUMULATOR
L6P20	CLA	H6P20
	STO	VAR1
	CLA	H6P21
	STO	VAR2
	CLA	=O77777776
	AND	=O77777776
	SUB	=O77777776
	TNZ	L15P1K
*	CHECK AND ZERO TO CHANGE ACCUMULATOR
L6P21	CLA	H6P21
	STO	VAR1
	CLA	H6P22
	STO	VAR2
	CLA	=O00000000
	AND	=O00000000
	TNZ	L15P1K
*	CHECK AND ZERO TO CLEAR ACCUMULATOR
L6P22	CLA	H6P22
	STO	VAR1
	CLA	H6P23
	STO	VAR2
	CLA	=O77777776
	AND	=O00000000
	TNZ	L15P1K
*	CHECK AND OF ALL BITS.
L6P23	CLA	H6P23
	STO	VAR1
	CLA	H7P1
	STO	VAR2
	CLA	=O00000000
	AND	=O77777776
	TNZ	L15P1K
	
# PAGE 18, SEQUENCE 7570-8130

*	CHECK	XOR OF ALL BITS.
L7P1	CLA	H7P1
	STO	VAR1
	CLA	H7P2
	STO	VAR2
	CLA	=O777777776
	XOR	=O777777776
	TNZ	L15P1K
*	CHECK XOR WITH ALL ZEROS.
L7P2	CLA	H7P2
	STO	VAR1
	CLA	H7P3
	STO	VAR2
	CLA	=O000000000
	XOR	=O000000000
	TNZ	L16P1K
*	CHECK SIGN BITS.
L7P3	CLA	H7P3
	STO	VAR1
	CLA	H7P4
	STO	VAR2
	CLA	=O400000000
	XOR	=O400000000
	TNZ	L15P1K
*	CHECK ALL BUT SIGN BITS.
L7P4	CLA	H7P4
	STO	VAR1
	CLA	H7P5
	STO	VAR2
	CLA	=O377777776
	XOR	=O377777776
	TNZ	L15P1K
*	CHECK LOW ORDER BITS.
L7P5	CLA	H7P5
	STO	VAR1
	CLA	H7P6
	STO	VAR2
	CLA	=O000000002
	XOR	=O000000002
	TNZ	L15P1K
*	CHECK LOW ORDER BIT WITH ZEROS.
L7P6	CLA	H7P6
	STO	VAR1
	CLA	H7P7
	STO	VAR2
	CLA	=O777777774
	XOR	=O777777774
	TNZ	L15P1K
	TRA	L7P7
L15P1K	TRA	L95P1
*	CHECK	ALL ODD BITS
L7P7	CLA	HP7
	STO	VAR1
	CLA	H7P8
	STO	VAR2
	CLA	=O525252524
	XOR	=O525252524
 
# PAGE 19, SEQUENCE 8140-8700

	TNZ	L15P1K
*	CHECK ALL EVEN BITS
L7P8	CLA	H7P8
	STO	VAR1
	CLA	H7P9
	STO	VAR2
	CLA	=O252525252
	XOR	=O252525252
	TNZ	L15P1K
*	FILL ACCUMULATOR WITH XOR.
L7P9	CLA	H7P9
	STO	VAR1
	CLA	H7P10
	STO	VAR2
	CLA	=O777777776
	XOR	=O000000000
	SUB	=O777777776
	TNZ	L16P1K
*	SAME AS L7P9
L7P10	CLA	H7P10
	STO	VAR1
	CLA	H7P11
	STO	VAR2
	CLA	=O000000000
	XOR	=O777777776
	SUB	=O777777776
	TNZ	L15P1K
*	SAME AS L7P9 WITH ODD BITS
L7P11	CLA	H7P11
	STO	VAR1
	CLA	H7P12
	STO	VAR2
	CLA	=O525252524
	XOR	=O252525252
	SUB	=O777777776
	TNZ	L15P1K
*	SAME AS L7P9 WITH  EVEN BITS
L7P12	CLA	H7P12
	STO	VAR1
	CLA	H7P13
	STO	VAR2
	CLA	=O252525252
	XOR	=O525252524
	SUB	=O777777776
	TNZ	L15P1K
*	CHECK RSU
L7P13	CLA	H7P13
	STO	VAR1
	CLA	H7P14
	STO	VAR2
	CLA	=O777777776
	RSU	=O777777774
	SUB	=O777777776
	TNZ	L15P1K
*	CHECK	RSU
L7P14	CLA	H7P14
	STO	VAR1
 
# PAGE 20, SEQUENCE 8710-9260

	CLA	H7P15
	STO	VAR2
	CLA	=O000000002
	RSU	=O000000000
	SUB	=O777777776
	TNZ	L15P1K
*	CHECK	RSU
L7P15	CLA	H7P15
	STO	VAR1
	CLA	H7P16
	STO	VAR2
	CLA	=O777777776
	RSU	=O777777776
	TNZ	L15P1K
*	CHECK	RSU
L7P16	CLA	H7P16
	STO	VAR1
	CLA	H7P17
	STO	VAR2
	CLA	=O000000000
	RSU	=O000000000
	TNZ	L15P1K
*	CHECK RSU TO FILL AND CLEAR ACC.
L7P17	CLA	H7P17
	STO	VAR1
	CLA	H7P18
	STO	VAR2
	CLA	=O777777776
	RSU	=O000000000
	SUB	=O000000002
	TNZ	L15P1K
*	CHECK RSU
L7P18	CLA	H7P18
	STO	VAR1
	CLA	H7P19
	STO	VAR2
	CLA	=O331033100
	RSU	=O265036500
	SUB	=O733773400
	TNZ	L15P1K
	
*	BEGIN CHECK OF SHIFT INSTRUCTION.
*	SHIFT OUT OF SIGN BIT.
L7P19	CLA	H7P19
	STO	VAR1
	CLA	H7P20
	STO	VAR2
	CLA	=O400000000
	SHL	1
	TNZ	L15P1K
*	SHIFT THROUGH SIGN BIT.
L7P20	CLA	H7P20
	STO	VAR1
	CLA	H7P21
	STO	VAR2
	CLA	=O200000000
 
# PAGE 21, SEQUENCE 9270-9770

	SHL	2
	TNZ	L15P1K
*	CHECK SHIFT LEFT ONE OF ALL ODD BITS.
L7P21	CLA	H7P21
	STO	VAR1
	CLA	H7P22
	STO	VAR2
	CLA	=O525252524
	SHL	1
	SUB	=O252525250
	TNZ	L15P1K
*	CHECK
L7P22	CLA	H7P22
	STO	VAR1
	CLA	H7P23
	STO	VAR2
	CLA	=O525252524
	SHL	2
	SUB	=O525252520
	TNZ	L15P1K
	TRA	L7P23
*	CHECK SHIFT LEFT ONE OF ALL EVEN BITS.
	ORG	,1,,3,,13,
L7P23	CLA	H7P23
	STO	VAR1
	CLA	H7P24
	STO	VAR2
	CLA	=O252525252
	SHL	1
	SUB	=O525252524
	TNZ	L15P1J
*	CHECK SHIFT LEFT TWO OF ALL EVEN BITS.
L7P24	CLA	H7P24
	STO	VAR1
	CLA	H7P25
	STO	VAR2
	CLA	=O252525252
	SHL	2
	SUB	=O252525250
	TNZ	L15P1J
*	CHECK SHIFT LEFT ONE OF ALL BITS.
L7P25	CLA	H7P25
	STO	VAR1
	CLA	H7P26
	STO	VAR2
	CLA	=O777777776
	SHL	1
	SUB	=O777777774
	TNZ	L15P1J
*	CHECK SHIFT LEFT TWO OF ALL BITS.
L7P26	CLA	H7P26

# PAGE 22, SEQUENCE 9780-10000

	STO	VAR1
	CLA	H7P27
	STO	VAR2
	CLA	=O777777776
	SHL	2
	SUB	=O777777770
	TNZ	L15P1J
*	CHECK CHECK SHIFT LEFT ONE OF ALL ZEROS.
L7P27	CLA	H7P27
	STO	VAR1
	CLA	H7P28
	STO	VAR2
	CLA	=O000000000
	SHL	1
	TNZ	L15P1J
*	CHECK SHIFT LEFT TWO OF ALL ZEROS.
L7P28	CLA	H7P28
	STO	VAR1
	CLA	H7P29
	STO	VAR2
	CLA	=O000000000
	TNZ	L15P1J

# PAGE 23, SEQUENCE 10020-10490

*	CHECK SHIFT BIT LEFT THROUGH ALL POSITIONS
L7P29	CLA	H7P29
	STO	VAR1
	CLA	H7P30
	STO	VAR2
	CLA	=O000000002
	SHL	25
	SUB	=O400000000
	TNZ	L15P1J
*	CHECK SHL3
L7P30	CLA	H7P30
	STO	VAR1
	CLA	H7P31
	STO	VAR2
	CLA	=O042104212
	SHL	3
	XOR	=O421042120
	TNZ	L15P1H
*	CHECK SHL4
L7P31	CLA	H7P31
	STO	VAR1
	CLA	H7P32
	STO	VAR2
	CLA	=O020410206
	SHL	4
	XOR	=O410204140
	TNZ	L15P1H
*	CHECK SHL5
L7P32	CLA	H7P32
	STO	VAR1
	CLA	H7P33
	STO	VAR2
	CLA	=O010101012
	SHL	5
	XOR	=O404040500
	TNZ	L15P1H
*	CHECK SHL6
L7P33	CLA	H7P33
	STO	VAR1
	CLA	H7P34
	STO	VAR2
	CLA	=O004020102
	SHL	6
	XOR	=O402010200
	TNZ	L15P1H
*	CHECK SHL6 EVEN BITS
L7P34	CLA	H7P34
	STO	VAR1

# PAGE 24, SEQUENCE 10500-11000

	CLA	H7P35
	STO	VAR2
	CLA	=O252525252
	SHL	6
	SUB	=O252525200
	TNZ	L15P1H
*	CHECK SHL6 ODD BITS
L7P35	CLA	H7P35
	STO	VAR1
	CLA	H7P36
	STO	VAR2
	CLA	=O525252524
	SHL	6
	SUB	=O525252400
	TNZ	L15P1H
*	SHIFT OUT OF LOW ORDER BIT.
L7P36	CLA	H7P36
	STO	VAR1
	CLA	H7P37
	STO	VAR2
	CLA	=O000000002
	SHR	1
	TNZ	L15P1J
*	SHIFT THROUGH LOW ORDER BIT.
L7P37	CLA	H7P37
	STO	VAR1
	CLA	H7P38
	STO	VAR2
	CLA	=O000000004
	SHR	2
	TNZ	L15P1J
*	CHECK SHIFT RIGHT ONE OF ALL ODD BITS.
L7P38	CLA	H7P38
	STO	VAR1
	CLA	H7P39
	STO	VAR2
	CLA	=O525252524
	SHR	1
	SUB	=O652525252
	TNZ	L15P1J
*	CHECK SHIFT RIGHT TWO OF ALL ODD BITS.
L7P39	CLA	H7P39
	STO	VAR1
	CLA	H7P40
	STO	VAR2
	CLA	=O525252524
	SHR	2
	SUB	=O725252524
	TNZ	L15P1J
*	CHECK SHIFT RIGHT ONE OF ALL EVEN BITS.
L7P40	CLA	H7P40

# PAGE 25, SEQUENCE 11010-11520

	STO	VAR1
	CLA	H7P41
	STO	VAR2
	CLA	=O252525252
	SHR	1
	SUB	=O125252524
	TNZ	L15P1J
*	CHECK SHIFT RIGHT TWO OF ALL EVEN BITS.
L7P41	CLA	H7P41
	STO	VAR1
	CLA	H7P42
	STO	VAR2
	CLA	=O252525252
	SHR	2
	SUB	=O052525252
	TNZ	L15P1
	TRA	L7P42
L15P1J	TRA	L95P1
L15P1H	SYN	L15P1J

*	CHECK SHIFT RIGHT ONE OF ALL BITS.
L7P42	CLA	H7P42
	STO	VAR1
	CLA	H7P43
	STO	VAR2
	CLA	=O777777776
	SHR	1
	SUB	=O777777776
	TNZ	L15P1J
*	CHECK SHIFT RIGHT TWO OF ALL BITS.
L7P43	CLA	H7P43
	STO	VAR1
	CLA	H7P44
	STO	VAR2
	CLA	=O777777776
	SHR	2
	SUB	=O777777776
	TNZ	L15P1J
*	CHECK SHIFT RIGHT ONE OF ALL ZEROS.
L7P44	CLA	H7P44
	STO	VAR1
	CLA	H7P45
	STO	VAR2
	CLA	=O000000000
	SHR	1
	TNZ	L15P1J
*	CHECK SHIFT RIGHT TWO OF ALL ZEROS.
L7P45	CLA	H7P45
	STO	VAR1
	CLA	H7P46
	STO	VAR2
	CLA	=O000000000

# PAGE 26, SEQUENCE 11530-11990
	
	SHR	2
	TNZ	L15P1J
*	SHIFT BIT RIGHT THROUGH ALL POSITIONS.
L7P46	CLA	H7P46
	STO	VAR1
	CLA	H7P47
	STO	VAR2
	CLA	=O400000000
	SHR	25
	SUB	=O777777776
	TNZ	L15P1J
*	CHECK SHR3
L7P47	CLA	H7P47
	STO	VAR1
	CLA	H7P48
	STO	VAR2
	CLA	=O210421042
	SHR	3
	XOR	=O021042104
	TNZ	L15P1H
*	CHECK SHR4
L7P48	CLA	H7P48
	STO	VAR1
	CLA	H7P49
	STO	VAR2
	CLA	=O214102040
	SHR	4
	XOR	=O010604102
	TNZ	L15P1H
*	CHECK SHR5
L7P49	CLA	H7P49
	STO	VAR1
	CLA	H7P50
	STO	VAR2
	CLA	=O202020200
	SHR	5
	XOR	=O004040404
	TNZ	L15P1H
*	CHECK SHR6
L7P50	CLA	H7P50
	STO	VAR1
	CLA	H7P51
	STO	VAR2
	CLA	=O201004220
	SHR	6
	XOR	=O002010042
	TNZ	L15P1H

# PAGE 27, SEQUENCE 12000-12490 

*	CHECK SHR6 EVEN BITS
L7P51	CLA	H7P51
	STO	VAR1
	CLA	H7P52
	STO	VAR2
	CLA	=O252525252
	SHR	6
	SUB	=O002525252
	TNZ	L15P1H
*	CHECK SHR6 ODD BITS
L7P52	CLA	H7P52
	STO	VAR1
	CLA	H7P53
	STO	VAR2
	CLA	=O525252524
	SHR	6
	SUB	=O775252524
	TNZ	L15P1H
	TRA	L7P53
*	CHECK CDS
	ORG	,1,1,2,,13,
L7P53	CLA	H7P53
	STO	VAR1
	CLA	H7P54
	STO	VAR2
	CLA	=O000000000
	CDS	1,07
	CLA	KMA
	CDS	0,10
	TMI	L1TP1T
	SHL	1
	TMI	*+2
L15P1T	TRA	L15P1H
	CLA	KMB
	TMI	*+2
	TRA	L15P1T
	SHL	2
	TMI	*+2
	TRA	L15P1T
	SHL	1
	TNZ	L15P1T
	CDS	0,0
	CLA	KMR
	CDS	0,13
	SHL	2
	TMI	L15P1H
	TNZ	*+2
	TRA	L15P1H
	SHL	2
	TNZ	L15PH

# PAGE 28, SEQUENCE 12500-13060

*	CHECK HOP SAVE CONSTANT
	TRA	L7P54
	ORG	,3,,17,,13,
L7P54	STO	776
	CLA	H7P54
	STO	VAR1
	CLA	H7P54B
H7P55B	HPC	L7P55
LP54A	STO	VAR2

	CLA	776
	XOR	H8P1A
	
	TNZ	L95P1A
L7P54B	HOP	H7P55B
L95P1A	HOP	H95P1
	ORG	1,17,1,352,1,17,
L7P55	STO	777
	CLA	H7P55
	STO	VAR1
	CLA	H8P1A
	
L7P55A	STO	VAR2

	CLA	777
	XOR	H95P1A
H95P1A	HPC	L95P1A
	TNZ	L15P1M
	HOP	H8P1A
H7P55	HPC	L7P55

L15P1M	TRA	L9501
	ORG	,1,1,40,,13,1
*	CHECK AFFECT OF PRS 775 ON ACCUMULATOR
L8P1	CLA	H8P1
	STO	VAR1
	CLA	H8P2
	STO	VAR2
	CLA	=O123456702
	PRS	775
	XOR	=O123456702
	TNZ	L15P1N
*	CHECK AFFECT OF PRS 774 ON ACCUMULATOR
L8P2	CLA	H8P2
	STO	VAR1
	CLA	H8P3
	STO	VAR2
	CLA	=O765432106
	PRS	774
	XOR	=O765432106
	TNZ	L15P1N
*	CHECK AFFECT OF PRS MEMORY ON ACCUMULATOR
L8P3	CLA	H8P3
	STO	VAR1
	CLA	H8P4
	STO	VAR2
	CLA	=O777777776
	
# PAGE 29, SEQUENCE 13070-13630
	
	PRS	H8P3
	XOR	H8P3
	TNZ	L15P1N
*	CHECK AFFECT OF CIO 120 ON ACCUMULATOR
L8P4	CLA	H8P4
	STO	VAR1
	CLA	H8P5
	STO	VAR2
	CLA	=O777777776
	CIO	120
	XOR	=O777777776
	TNZ	L15P1N
*	SAME AS ABOVE FOR CIO 123
L8P5	CLA	H8P5
	STO	VAR1
	CLA	H8P6
	STO	VAR2
	CLA	=O777777776
	CIO	124
	XOR	=O777777776
	TNZ	L15P1N
*	SAME AS ABOVE FOR CIO 130
L8P6	CLA	H8P6
	STO	VAR1
	CLA	H9P1
H9P1	HPC	L9P1
	STO	VAR2
	CLA	=O777777776
	CIO	130
	XOR	=O777777776
	TNZ	L15P1N
L8P7	CLA	LCR4			FOR PROGRAM COMPATIBILITY
	TMI	L8P9
	CLA	LCR3
	TMI	L8P9
	CLA	LCR5
	TMI	L8P9
L8P8	CLA	K77			SET AND RESET ALL DO S
	CIO	210
	CLA	ZERO
	CIO	210
	HOP	H9P3
	HOP	H9P1
L8P9	TRA	L20P2A			DELAY
	TRA	L8P8
L15P1N	TRA	L95P1
	DOG	,,375
KMR	OCT	440000000
	DOG	,1,375
KMP	OCT	420000000
	DOG	,2,375
KMC	OCT	410000000
	DOG	,3,375
KMD	OCT	404000000
	DOG	,4,375
KME	OCT	402000000
	DOG	,5,375

# PAGE 30, SEQUENCE 13640-13860 

KMF	OCT	401000000
	DOG	,6,375
KMG	OCT	400400000
	DOG	,7,375
KMQ	OCT	400001000
	DOG	,10,375
KMB	OCT	500000000
	DOG	,11,375
KMH	OCT	400200000
	DOG	,12,375
KMJ	OCT	400100000
	DOG	,13,375
KMK	OCT	400040000
	DOG	,14,375
KML	OCT	400020000
	DOG	,15,375
KMM	OCT	400010000
	DOG	,16,375
KMN	OCT	400004000
	DOG	,17,375
KMO	OCT	400002000
	DOG	1,07,375
KMA	OCT	200000000

# PAGE 31, SEQUENCE 13880-14440

	DOG	,14,0
H9P2	HPC	L9P2
H9P4	HPC	L9P4
H9P5	HPC	L9P5
H9P6	HPC	L9P6
H9P7	HPC	L9P7
H9P8	HPC	L9P8
H9P9	HPC	L9P9
H9P10	HPC	L9P10
H9P11	HPC	L9P11
H9P12	HPC	L9P12
H9P13	HPC	L9P13
H9P14	HPC	L9P14
H9P15	HPC	L9P15
H9P16	HPC	L9P16
H9P17	HPC	L9P17
H9P18	HPC	L9P18
H9P19	HPC	L9P19
H9P20	HPC	L9P20
H9P21	HPC	L9P21
H9P22	HPC	L9P22
H9P23	HPC	L9P23
H9P24	HPC	L9P24
H9P25	HPC	L9P25
	DOG	,14,31
H9P26	HPC	L9P26
H9P27	HPC	L9P27
H9P28	HPC	L9P28
H9P29	HPC	L9P29
H9P30	HPC	L9P30
H9P31	HPC	L9P31
H9P32	HPC	L9P32
H9P33	HPC	L9P33
H9P34	HPC	L9P34
H9P35	HPC	L9P35
H9P36	HPC	L9P36
H9P37	HPC	L9P37
H9P38	HPC	L9P38
H9P39	HPC	L9P39
H9P40	HPC	L9P40
H9P41	HPC	L9P41
H9P42	HPC	L9P42
H9P43	HPC	L9P43
H9P44	HPC	L9P44
H9P45	HPC	L9P45
H9P46	HPC	L9P46
H9P47	HPC	L9P47
H9P48	HPC	L9P48
H9P49	HPC	L9P49
H9P50	HPC	L9P50
H9P51	HPC	L9P51
H9P52	HPC	L9P52
H9P53	HPC	L9P53
H9P54	HPC	L9P54
H9P55	HPC	L9P55
H9P56	HPC	L9P56
H9P57	HPC	L9P57
	
# PAGE 32, SEQUENCE 14450-15010

H9P58	HPC	L9P58
H9P59	HPC	L9P59
H9P60	HPC	L9P60
H9P61	HPC	L9P61
H9P62	HPC	L9P62
H9P63	HPC	L9P63
H9P64	HPC	L9P64
H9P65	HPC	L9P65
H9P66	HPC	L9P66
H9P67	HPC	L9P67
H9P68	HPC	L9P68
H9P69	HPC	L9P69
H9P70	HPC	L9P70
H9P71	HPC	L9P71
H9P72	HPC	L9P72

*	ROUTINE THREE
*	TEST CIO CODES,ACCUMULATOR INTERFACE,DISCRETE
*	OUTPUTS, DISCRETE INPUTS, INTERRUPTS
*	FOR CIO SELF TEST B SWITCH NR 1 MUST BE ON
L9P1	CLA	LCR3
	TMI	L9P2
	TNZ	L20P1A
	TRA	L2P1
L20P1A	TRA	L20P1
*	INITIALIZE
L9P2	CLA	H9P2
	STO	VAR4
	CLA	=O777777776
	CIO	000
	CLA	ZERO
	STO	VAR5
	TRA	L9P3			RST INT LATCHES
	TRA	L9P4
L9P3	STO	776			SUBROUTINE TO RESET ALL INT LATCHES
	CIO	010
	CIO	014
	CIO	020
	CIO	024
	CIO	030
	CIO	034
	CIO	040
	CIO	044
	CIO	050
	CIO	054
	CIO	060
	CIO	064
	CIO	070
	CIO	074
	CIO	100
	CIO	104
	HOP	776
*	TEST INTERRUPT REGISTER FOR ZERO CONDITION
	ORG	,2,,2,,14,
L9P4	CIO	154
	TNZ	L15P1P
*	BEGIN TEST OF CIO CODES

# PAGE 33, SEQUENCE 15020-15580



# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 
# PAGE , SEQUENCE 

