# Intel Ckt Training
This repo will be used of deposition of training documentations.

## Table of contents
+ **[ Day 1 - Overview of VLSI Design ](https://github.com/TengBoonHuei/intel_ckt_training#day-1)**
  <details><summary> Theory </summary>
  
  [Theory - Overview of VLSI Design](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---overview-of-vlsi-design)
  
  </details>
    
  <details><summary> Assignments </summary>
    
  [Assignments - Prerequisite Assignments](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#prerequisite-assignments)
 
  </details>

+ **[Day 2 - Analog VLSI Design Flow & CMOS Manufacturing Process](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-2)**
  <details><summary> Theory </summary>
  
  [Theory - Analog VLSI Design Flow & CMOS Manufacturing Process](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---analog-vlsi-design-flow--cmos-manufacturing-process)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Draw Circuit from Layouts](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#fabrication-process--layout)
  
  </details>  
  
+ **[Day 3 - CMOS Fabrication Process in DSM & UDSM Technology](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-3)**
  <details><summary> Theory </summary>
  
  [Theory - CMOS Fabrication Process in DSM & UDSM Technology](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---cmos-fabrication-process-in-dsm--udsm-technology)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - DSM & UDSM Technology](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#dsm--udsm-technology)
  
  </details>
  
+ **[Day 4 - Metal-Oxide-Semicondutor Structure](https://github.com/TengBoonHuei/intel_ckt_training#day-4)**
  <details><summary> Theory </summary>
  
  [Theory - Metal-Oxide-Semiconductor Structure](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---metal-oxide-semiconductor-mos-structure)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Metal-Oxide-Semiconductor Structure](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#metal-oxide-semiconductor-mos-structure)
  
  </details>
  
+ **[Day 5 - Metal-Oxide-Semicondutor Feild-Effect Transistor](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-5)**
  <details><summary> Theory </summary>
  
  [Theory - Metal-Oxide-Semiconductor Feild-Effect Transistor](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---metal-oxide-semiconductor-feild-effect-transistor-mosfet)
  
  </details>
  
+ **[Day 6 - MOSFET Intrinsic Capacitance](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-6)**
  <details><summary> Theory </summary>
  
  [Theory - MOSFET Intrinsic Capacitance](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---mosfet-intrinsic-capacitances)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - MOSFET with Capacitor](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#mosfet-with-capacitor)
  
  </details>
  
+ **[Day 7 - CMOS Inverter](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-7)**
  <details><summary> Theory </summary>
  
  [Theory - CMOS Inverter](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---cmos-inverter)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - CMOS inverter simulation](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#cmos-inverter-simulation)
  
  </details>
  
+ **[Day 8 - MOSFET Parameter Extraction, Scaling, Short Channel Effects and PVT Variations](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-8)**
  <details><summary> Theory </summary>
  
  [Theory - MOSFET Parameter Extraction, Scaling, Short Channel Effect & PVT Variations](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---mosfet-parameter-extraction-scaling-short-channel-effects--pvt-variations)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Parameter Extractions](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#parameter-extraction)
  
  </details>
  
+ **[Day 9 - Combinational Digital Logic Circuits](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-9)**
  <details><summary> Theory </summary>
  
  [Theory - Combinational Digital Logic Circuits](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---combinational-digital-logic-circuits)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Combinational Logic Circuit Simulation](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#combinational-logic-circuits-simulation)
  
  </details>
  
+ **[Day 10 - Sequential Digital Logic Circuits](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-10)**
  <details><summary> Theory </summary>
  
  [Theory - Sequential Digital Logic Circuits](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---sequential-digital-logic-circuits)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Sequential Logic Circuits Simulation](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#sequential-digital-logic-circuit-simulation)
  
  </details>
  
+ **[Day 12 - GPIO Design](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-12)**
  <details><summary> Theory </summary>
  
  [Theory - GPIO Design](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---gpio-design)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - TX Driver Inverter Chain](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#tx-driver-inverter-chain)
  
  </details>
  
+ **[Day 13 - CMOS Schmitt Trigger](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-13)**
  <details><summary> Theory </summary>
  
  [Theory - CMOS Schmitt Trigger](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---cmos-shcmitt-trigger)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Schmitt Trigger](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#schmitt-trigger)
  
  </details>
  
+ **[Day 14 - Current Mirror](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-14)**
  <details><summary> Theory </summary>
  
  [Theory - Current Mirror](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---current-mirror)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Current Mirror](https://drive.google.com/file/d/19KmaX9tKI5PuecoBclGPnpAvmFLbtqFs/view?usp=share_link)
  
  </details>
  
+ **[Day 15 - Single Ended and Differential Amplifier](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-15)**
  <details><summary> Theory </summary>
  
  [Theory - Single Ended and Differential Amplifier](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---single-ended-and-differential-amplifier)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Design a Differential Amplifier](https://drive.google.com/file/d/1FmXjzenIxBFoiLDl28VwTlQEQb5mcR2x/view?usp=share_link)
  
  </details>

+ **[Day 16 - Two-Stages Operational Amplifier](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-16)**
  <details><summary> Theory & Assignment </summary>
  
  [Theory & Assignment - Two-Stages Op-Amp Design](https://drive.google.com/file/d/1JZ8MvUFZttdXL1DKgu-30l-T-f4RR-K-/view?usp=share_link)
  
  </details>

+ **[Day 17 - Folded Cascode Operational Amplifier](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-17)**
  <details><summary> Theory </summary>
  
  [Theory - Folded Cascode Operational Amplifier](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---folded-cascode-operational-amplifier)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Folded Cascode Operational Amplifier Design](https://drive.google.com/file/d/1rjh_ExXxlQmLhQ090vT1KIaT2Yis0wjp/view?usp=share_link)
  
  </details>

+ **[Day 18 - Bandgap Voltage Reference: BGR](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-18)**
  <details><summary> Theory </summary>
  
  [Theory - Bandgap Voltage Reference](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---bandgap-voltage-reference-bgr)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Bandgap Voltage Reference Design](https://drive.google.com/file/d/1oeFQuFrZNLBuuE-vEIsZzy0zi3TIyPnX/view?usp=share_link)
  
  </details>
  
+ **[Day 19 - Low Dropout Regulator: LDO](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#day-19)**
  <details><summary> Theory </summary>
  
  [Theory - Low Dropout Regulator](https://github.com/TengBoonHuei/intel_ckt_training/blob/main/README.md#theory---low-dropout-regulator)
  
  </details>
  
  <details><summary> Assignment </summary>
  
  [Assignment - Low Dropout Regulator Design](https://drive.google.com/file/d/1ym62LVcX7psxi_RNyxBs2DJx4WRQKYux/view?usp=share_link)
  
  </details>
  
## Day 1
## Theory - Overview of VLSI Design

<details><summary> Chip-to-wafer </summary>
  
### **Chip-to-wafer**
#### Packaged Chip
* Die is placed at the center of the chip (package).
* Wire bonding is the method of interconnecting the die to the external world.
* The package's function is to connect the silicon die to the circuit board.
* The package are encapsulated, so to protect the die inside the chip.
* Evolution and different types of Packaged Chip, example:
  ![image](https://user-images.githubusercontent.com/121993909/211232190-d5a756e7-5c60-453d-aa2a-c1f1d014273c.png)

#### Die and Wafer
* generally die size is (1x1)mm or (1x2)mm
* wafer diameter is around 12 inch ~ 300 mm
* a single wafer contains 10‚Äôs of thousands die  

</details>

<details><summary> Overview of Inside the Die </summary>


### **Overview of Inside the Die**
![image](https://user-images.githubusercontent.com/121993909/211232757-c48ace28-45d5-4a7d-9f51-a21b1f451c03.png)
* Memory & Memory Controller
  * SRAM or DRAM
  * Memory Controller
  
* Digital
  * Made by standard cells using semi-custom VLSI design flow.
  * Eg. Gates, MUX, Decoder, Counters, FSMs
  
* Analog and RF
  * Made by custom VLSI flow
  * Eg. VCO, LDO, Op-Amp, LPF/HPF, ADC/DAC
   </details>

<details><summary> Moore‚Äôs Law </summary>

* Moore‚Äôs Law defines the number of transistors in a dense integrated circuit doubles every 2 years
* Every two years, the feature size is reduced by 1/sqrt(2) times

</details>

<details><summary> VLSI Design Methodology </summary>

### Critical factors of design execution:
  
  * functionality, performance & quality
  * low cost
  * faster time-to-market
  
### **VLSI Design Methodology**
  
Two types of VLSI Design Styles:
  
1. Field-Pragrammable Gate Array (FPGA)
    * faster prototyping and cost-effective, basically use in prototyping and testing
    * typically consists of input/output buffers, array of configurable logic blocks (CLBs) and programmable interconnect

2. Application Speciic Intergrated Circuit (ASIC)
    * Permanent circuitry. Once the application specific circuit is taped-out into silicon, it cannot be changed.
    * Higher cost as need to start design from scratch. 
    * More power efficient, power consumption of ASICs can be very minutely controlled and optimized.
  
</details>

<details><summary> VLSI Design Quality </summary>

### **VLSI Design Quality**
#### Importamt criteria to measure the design quality:
1. Testability
  
    * Generation of good test vector
    * Availability of good test fixture at speed
</details>

<details><summary> Package Technology </summary>


### **Package Technology**
* VLSI chips can fail if various packaging constraints and parasitic are not included in the design phase 
* number of ground planes, power planes and the bonding pads greatly affect the behaviours of on-chip power and ground buses
* length of bonding wire and lead length of the package can create serious issue  
     </details>

<details><summary> CAD Tools </summary>

### **CAD Tools**
* essential for timely development of integrated circuits
* CAD technology for VLSI chip design can be categorized into the following areas:
    * High-level synthesis
  
  </details>
  
<details><summary> Assignment </summary>

### **Prerequisite Assignments**
  * [RC Circuit](https://drive.google.com/file/d/1x5PnTjW8ha-spVDT3cuYXojVoWyKdVjv/view?usp=share_link)
  * [Digital Circuits](https://drive.google.com/file/d/1Ww-4ZigmUcCJQGWNldrs159sRDHLK9hX/view?usp=share_link)
  * [Electrical Circuits]()
  * [Semiconductor Devices]()
  
</details>
  
## Day 2
## Theory - Analog VLSI Design Flow & CMOS Manufacturing Process

<details><summary> Analog IC Design Process </summary>

### **Analog IC Design Process**
  
![image](https://user-images.githubusercontent.com/121993909/211451557-032a642c-2d99-4425-823c-051fa9349c8f.png)
  
#### Electrical Design
  * Electrical design requires active and passive deice electrical models for:
    * Creating the design
    * Verifying the design
    * Determining the robustness of the design

#### Physical Design
  * Physical design the the process of representing the electrical design in a layout.
  * Physical design needs:
    * Entering various geometries
    * Folow Design Rule Checks (DRC)
    * Check Layout versus Schematic (LVS)
    * Extract Parasitic
  
#### Test Design
  * Test design is the process of coordinating, planning, and implementing the measurement of the analog and integrated circuit performance.
  * Type of test:
    * Functional
    * Parametric
    * Static
    * Dynamic
</details>
  
<details><summary> CAD tools & PDK for Analog IC Design </summary>
  
  ### **CAD Tools and PDK for Analog IC Design**
  
  ![image](https://user-images.githubusercontent.com/121993909/211453646-cca9f344-42c6-480d-b121-a4d0f558df7d.png)
</details>

<details><summary> CMOS Fabrication Process </summary>
  
  ### **CMOS Fabrication Process**
  
  #### CMOS Fabrication Process
  1. Wafer Formation (sand-to-silicon)
      * Controlled amount of impurities are added to the pure molten silicon in a heating crucible.
      * a seed crystal is dipped into the melt to initiate crystal growth.
      * the seed are rotated at a certain rate to withdraw the molten silicon vertically to form a fixed diameter ingot.
      * ingot are then sliced into ~1mm thick wafers.
  
  2. Photolitography
      * The wafer is coated with the photoresist and subjected to selective illumination through the photomask.
      * A photomask is constructed with chromium covered quartz glass. A UV light source is used to expose the photoresist (exposed area are hardening).
      * A developer solvent is then used to dissolve the soluble unexposed photoresist, leaving island of insoluble exposed photoresist.
        ![image](https://user-images.githubusercontent.com/121993909/211456680-2676ea80-8eb8-434c-b140-42276780911f.png)

  3. Well & Channel Formation
      #### 4 types of CMOS Technology Process
        * N-well process
  
          ![image](https://user-images.githubusercontent.com/121993909/211458587-90e4fdb4-d372-44ec-9403-d651bcf753ef.png)

        * P-well process
  
          ![image](https://user-images.githubusercontent.com/121993909/211458630-47d24354-31e0-4151-92c3-f3017092e81b.png)

        * Twin-well process
  
          ![image](https://user-images.githubusercontent.com/121993909/211458652-82472e26-341b-4735-bee2-e906be7ddfd9.png)

        * Triple-will process
  
          ![image](https://user-images.githubusercontent.com/121993909/211458673-05f294da-a2a1-4048-bfd9-bd940f188c7e.png)
      
  4. Silicon Dioxide (SiO2) Deposition
      #### Wet Oxidation: oxidizing atmosphere contains water vapor.
        * Temperature between 900C to 1000C
        * Rapid process
      
      #### Dry Oxidation: oxidizing atmosphere with pure oxigen.
        * Temperature ~1200C to achieve acceptable growth rate.
        * form better quality oxide layer.
  
      #### Atomic Layer Deposition (ALD)
        * mixing of chemicals on top of the surface to form oxide layer.
  
  5. Isolation
      * Individual devices in CMOS process need to be isolated from one another to prevent unexpected interactions.
  
  6. Gate Oxide Creation
      * Formation of thin gate oxide layer on the surface of the gate region.
  
  7. Gate and Drain/Source Formation
      * Formation of thin gate oxide and thick feild oxide.
      * Deposition and Patterning polysilicon to create the gates.
      * Etch away the exposed gate oxide and implant the p-diff and n-diff at where the region of p/n channels.
  
  8. Contacts and Metallization
      * Contact cuts are made to source, drain and gate according to the contact mask. 
  
  9. Passivation
      * Adding a protective glass layer that prevents the ingress of contaminants.
  
  10. Metrology
      * A process of measuring the parameters like the photomask pattern, critical dimension (CD), and image placement are matching between all the metal layers.
</details>

<details><summary> Cross-Sectional Illustration of CMOS Fabrication Process </summary>
  
  ### **Cross-Sectional Illustration of CMOS Fabrication Process**
  
  Step 1: Substrate
  * Start the process with P-substrate.
  
    ![image](https://user-images.githubusercontent.com/121993909/211505785-f35ec678-d11c-453c-8ba9-0d5776c6d554.png)

  Step 2: Oxidation
  * Oxidation with high-purity oxygen and hydrogen at 1000C temperature.
  
    ![image](https://user-images.githubusercontent.com/121993909/211506617-c753dc8a-4b44-497e-a399-5af8d536016c.png)

  Step 3: Photoresist
  * Foring a layer of light-sensitive polymer that hardens when exposed to light.
  
    ![image](https://user-images.githubusercontent.com/121993909/211507494-1e0d3c3d-f4d8-4402-b43c-b7768ff05010.png)

  Step 4: Masking
  * Photoresist is exposed to UV rays through the n-well mask.
  
    ![image](https://user-images.githubusercontent.com/121993909/211507742-e66adc40-0d9c-4db4-b382-38909893eb28.png)

  Step 5: Photoresist removal
  * A part of the photoresist under unexposed region are removed by using the basic or acidic solution.
  
    ![image](https://user-images.githubusercontent.com/121993909/211508289-8fe4d504-ad35-47f5-82df-0765973abb2b.png)

  Step 6: Removal of SiO2 using acid etching
  * Removal of SiO2 oxidation layer through the open area by using hydrofluoric acid.
  
    ![image](https://user-images.githubusercontent.com/121993909/211508824-0177af3f-9fc6-4b15-bb96-9e6a31431599.png)

  Step 7: Removal of photoresist
  * Removal of photoresist
  
    ![image](https://user-images.githubusercontent.com/121993909/211509071-0201e29a-1881-4504-9d86-8457bebe5483.png)

  Step 8: Formation of N-well
  * By using ion implantation or diffusion process to form N-well.
  
    ![image](https://user-images.githubusercontent.com/121993909/211509539-fb589210-54a2-4dfe-a5bc-03626094b17a.png)

  Step 9: Removal of SiO2
  * Using the hydrofluoric acid to remove the remaining SiO2.
  
    ![image](https://user-images.githubusercontent.com/121993909/211509901-f9bf73f6-94f8-47df-ae8d-0325d593c019.png)

  Step 10: Deposition of Polysilicon
  * Chemical Vapor Deposition (CVD) process is used to deposit a very thin layer of gate oxide.
  * Followed by deposition of polysilicon layer.
  
    ![image](https://user-images.githubusercontent.com/121993909/211510643-bd58acef-9abe-4b04-ac94-2a3a35ae3587.png)

  Step 11: Removing the layer barring a small area for the "Gate"
  * Except the two small region required for forming the gates of PMOS and NMOS, the remaining layers are stripped off.
  
    ![image](https://user-images.githubusercontent.com/121993909/211511146-11085dd3-053d-471e-88e9-76f4f1639d2e.png)

  Step 12: Oxidation Process
  * Oxidation layer is formed on top of the surface, thin oxide layer at the gate region and the rest are thick oxide layer.
  
    ![image](https://user-images.githubusercontent.com/121993909/211512114-1437492f-f518-4495-8c70-82cbb379d858.png)

  Step 13: Masking and N-diffusion
  * By using masking process to open the small gaps for N-diffusion.
  
    ![image](https://user-images.githubusercontent.com/121993909/211512655-42e63b28-d756-4813-afe3-d92bb82d5520.png)

  * The n-type dopants are diffused or ion implanted to form the NMOS terminal.
  
    ![image](https://user-images.githubusercontent.com/121993909/211513092-a262785b-5e9c-4d3d-8098-3dd306036399.png)

  Step 14: Oxide stripping
  * The remaining oxidation layer are stripped off.
  
  Step 15: Masking and P-diffusion.
  * Similar to step 13, the P-diffusion regions are implanted with p-type dopants to form P-MOS terminal.
  
    ![image](https://user-images.githubusercontent.com/121993909/211514476-20234e1f-f3dc-455b-b8cf-64611de5a9de.png)

  Step 16: Thick field oxide formation
  * Forming thick-field oxide in all region except the PMOS and NMOS terminals.
  
    ![image](https://user-images.githubusercontent.com/121993909/211514947-ba64c7ed-51b9-40cf-931a-2d4ac772d30b.png)
  
  Step 17: Contact creation
  * Contact creation
  
    ![image](https://user-images.githubusercontent.com/121993909/211517947-de8ad7af-e7bc-4907-a59d-907ec960632c.png)
  
  Step 18: Metallization
  * Aluminium (Al) or Copper (Cu) deposited on the wafer.
  
    ![image](https://user-images.githubusercontent.com/121993909/211518849-4a19f47d-c2fa-4ebb-83ea-1bbe9335ddbb.png)

</details>

<details><summary> Assignment </summary>
  
  ### Fabrication Process & Layout

  + **[Fabrication Process & Layout](https://drive.google.com/file/d/1CxdaA5OUX5YnXoWtph7iwB4jn6LFVT-K/view?usp=share_link)**

</details>

## Day 3
## Theory - CMOS Fabrication Process In DSM & UDSM Technology
<details><summary> Isolation Process </summary>
  
  #### LOCOS vs STI Isolation Technique
  
  1. Local Oxidation of Silicon (LOCOS) Isolation:
      * Traditional isolation technique used in submicron process.
      * Limitation: bird's beak effect causing lost in surface area.
      * Advantage: simple process flow, high oxide quality

  2. Sallow Trench Isolation (STI):
      * Preffered isolation technique for deep-submicron process.
      * Advantage: avoids Bird's beak shape characteristic and allows forming a smaller isolation region.
      * Disadvantage: more complicated technique and large number of process steps.

</details>

<details><summary> DSM CMOS Fabrication Process </summary>
  
  #### Deep Submicron (DSM) CMOS Fabrication Process
  
  Step 1 - P/N-Well Creation
  * p-well & n-well implantation followed by deep diffusion
      
      ![image](https://user-images.githubusercontent.com/121993909/212548760-ecde54b4-105e-4a15-8cf4-25ac564f580e.png)

  Step 2 - Sallow Trench Isolation
  * Sallow trench isolation (STI) electrically isolates one region/transistor from another.
  
      ![image](https://user-images.githubusercontent.com/121993909/212548976-afd16819-5a27-44bd-a74c-5e38ee1f8d1f.png)

  Step 3 - Treshold Shift and Anti-Punch through Implants
  * P threshold implant is used to make the NMOS harder to invert and the PMOS easier resulting in threshold voltages balance around zero volts.
  * An implant can be applied to create a higher-doped region beneath the channels to prevent the punch-through from the drain depletion region extending to source depletion region.
   
      ![image](https://user-images.githubusercontent.com/121993909/212549362-eee30c73-bcf0-473c-a7be-82a7ef1905fa.png)

  Step 4 - Thin Oxide and Polysilicon Gate
  * A thin oxide is deposited followed by polysilicon. These layers are removed where they are not wanted.
  
      ![image](https://user-images.githubusercontent.com/121993909/212549498-392c9bac-716d-4d5e-9778-5aba08f2448e.png)

  Step 5 - Lightly Doped Source and Drain
  * A lightly-doped implant is used to create a lightly-doped source and drain next to the channel of the MOSFETs.
  
      ![image](https://user-images.githubusercontent.com/121993909/212549609-38b3032b-745c-4b8c-86f5-963f4a3c68e9.png)

  Step 6 - Sidewall Spacer
  * Deposit sidewall spacer to prevent the part of the source and drain next to the channel from being heavily doped.
  
      ![image](https://user-images.githubusercontent.com/121993909/212549850-90165d87-5757-40e0-b253-53bb977cb73f.png)

  Step 7 - Implantation of Heavily Doped Source and Drain
  * Heavily dope provides the complete sources and drains
  * Also forms an ohmic contact into the well and substrate.
  
      ![image](https://user-images.githubusercontent.com/121993909/212550051-16b57aa9-7ca5-45d4-bda0-a2c6bd5c26b9.png)

  Step 8 - Siliciding (Silicide and Polycide)
  * This step is to reduce the resistance of the bulks diffusion and polysilicon and forms an ohmic contact with material on which it is deposited.
  
      ![image](https://user-images.githubusercontent.com/121993909/212550227-b0c6a480-ac0f-4c2e-836a-a673cebed36d.png)

  Step 9 - Intermediate Oxide Layer
  * An oxide layer is used to cover the transistors and to planarize the surface.
  
      ![image](https://user-images.githubusercontent.com/121993909/212550368-8ca050a4-08df-419b-83dd-fb7d95ce9668.png)

  Step 10 - First Level Metal
  * Tungsten(W) plug are built through the lower intermidiate oxide layer to provide contact between the devices, wells, and substrate to the first-level metal.
  
      ![image](https://user-images.githubusercontent.com/121993909/212550556-1c104747-6092-4f0b-80fa-7ec01ad77d74.png)
  
  Step 11 - Second Level Metal
  * Repeat the previos step to built second & third-level metal.
  
      ![image](https://user-images.githubusercontent.com/121993909/212550674-d0710046-b499-4f82-befc-767d6b529423.png)

</details>

<details><summary> Diferences between Submicron, DSM, UDSM </summary>
  
  ![image](https://user-images.githubusercontent.com/121993909/212551124-7807e4aa-a4e8-49ec-8e5c-a2a3d9408756.png)

</details>

<details><summary> Assignment </summary>
  
  #### DSM & UDSM Technology
  
  + **[DSM & UDSM Technology](https://drive.google.com/file/d/1lK00QBuAJEa49GRfjY-l8cqMtb9dnChr/view?usp=share_link)**
  
</details>

## Day 4
## Theory - Metal-Oxide-Semiconductor (MOS) Structure
<details><summary> Ideal MOS Structure </summary>
  
  #### Metal-Oxide-Semiconductor (MOS)
  * MOS is simply a capacitor built up by a dielectric layer which sandwiched between the metal and the semiconductor layers.
  
    ![image](https://user-images.githubusercontent.com/121993909/212722507-90274be6-b040-4b30-b055-a5751f8bd84b.png)
  
  * MOS do not have current-voltage relationship, but only with capacitance-voltage relationship.
  * At V(gate) > V(threshold), the capacitance is inverse proportional to frequency.
  
    ![image](https://user-images.githubusercontent.com/121993909/212722648-e4ecf3c4-96f5-4f62-bd63-9ec7d23b2fcf.png)
  
  #### Ideal MOS Junction / Capacitor
  * Ideal characteristics
  
    ![image](https://user-images.githubusercontent.com/121993909/212722726-53937105-0b60-4ea5-a0b7-77534974ce33.png)

  #### Three deference MOS operation modes
  1. Acumulation Mode, V < 0
  * When negative voltage applied at the Gate terminal, causing the accumulation of majority carrier (holes) at the interface.
  * Charge at the surface is directly proportional to the negative voltage.
                             
    ![image](https://user-images.githubusercontent.com/121993909/212722239-0ed35f62-d7f3-482a-912e-8fee7857def9.png)
                       
  2. Depletion Mode, 0 < V < Vt
  * Semiconductor surface form a depletion region, the surface charge is negative and gradually increase with inrease of voltage.
  * The voltage at which the surface carrier concentration is exactly equal to bulk carrier conentration is called weak inversion/treshold voltage.
  * This is the inversion point where the depletion mode ends and strong inversion started.
    
    ![image](https://user-images.githubusercontent.com/121993909/212726227-4817718c-21da-4a22-8453-6a0dcf92bca1.png)

  3. Strong Inversion Mode, V >= Vt
  * At threshold voltage, a channel form at the surface of the semiconductor due to inversion charge.
  * Before threshold voltage, the charge comes from negatively charged ionized acceptor.
  * After threshold voltage, more charge comes from the electrons rather than depleting the holes.
  
    ![image](https://user-images.githubusercontent.com/121993909/212727418-e3a47033-3150-49ad-8395-c1721130b1da.png)

  
</details>

<details><summary> Non-Ideal MOS Structure </summary>
  
  #### Non-Ideal MOS Structure Effects
  1. Effect of fixed charge, Qf
  * Fixed charge is the charge has no movement and will not vary with voltage.
  * Applying negative voltage at the gate, the surface charge at the silicon will be zero (flat-band condition).
  
  2. Effect of metal-semiconductor work function different, …∏ms
  * Both metal and semicondutor are made with different type of materials, hence they have different work function.
  * Work function means the minimum energy required to remove an eletron from a solid material surface into a point in the vacuum.
  * To remove the electrons from the P-substrate semicondutor surface, we have to provide a negative voltage to the gate.
  
</details>

<details><summary> Assignment </summary>
  
  #### Metal-Oxide-Semiconductor (MOS) Structure
  
  + **[Metal-Oxide-Semiconductor Structure](https://drive.google.com/file/d/1J2FEnV60zrcpUA5jj_AzRldoylW38_u3/view?usp=share_link)**
  
</details>

## Day 5
## Theory - Metal-Oxide-Semiconductor Feild-Effect Transistor (MOSFET)
<details><summary> MOSFET Stucture </summary>

  ### Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)
  
  #### MOSFET Structure
  * MOSFET Structure in Top, Front and 3D views.
  
    ![image](https://user-images.githubusercontent.com/121993909/213101900-6c56f7dc-0082-47d7-a194-a522a1e7b419.png)
       
</details>
  
<details><summary> MOSFET Operation </summary>
  
  ### MOSFET Operation
  
  Case 1: Cutoff
  * Gate voltage lower than threshold voltage, Vgs < Vt.
  * No channel form between source and drain.
  
  Case 2: Linear Operation
  * Gate voltage slightly above threshold voltage, Vgs - Vt >= Vds.
  * N-channel start to form between drain and source.
  * Current flow from drain to source, Id.
  * Id increase linearly with Vgs increase.
  
  Case 3: Saturation Mode
  * Gate voltage much more higher than threshold voltage, Vgs - Vt < Vds
  * At saturation point, the curent from drain to source is saturated even the Vds keep increasing.
  
    ![image](https://user-images.githubusercontent.com/121993909/213120881-7a9710b9-abce-46b5-b15e-eeec7c1e04b6.png)

</details>
  
<details><summary> Id to Vgs Characteristics </summary>
  
  #### NMOS Id-Vgs Charateristics
  
  ![image](https://user-images.githubusercontent.com/121993909/213132077-307de05e-e434-4a1d-b77c-41c252c19efd.png)
  
  #### PMOS Id-Vgs Characteristics
  
  ![image](https://user-images.githubusercontent.com/121993909/213131904-79bbb255-5d76-4fd6-8781-6adabc4ce913.png)

  #### Relationship of Id-Vgs
  
  ![image](https://user-images.githubusercontent.com/121993909/213133854-236c86a2-975d-4ca8-8d18-90aad7266d2b.png)
  
</details>
  
<details><summary> Id-Vds Characteristics </summary>
  
  #### Relationship of Id-Vds
  
  ![image](https://user-images.githubusercontent.com/121993909/213139307-abac3c6f-c242-4a3d-a4ac-4d45da8b1462.png)
  
</details>
  
<details><summary> Channel Length Modulation (Punch-Through Effect) </summary>
  
  #### Channel Length Modulation and Punch-Through Effect

  * In real MOSFET, when Vds keep increasing, the depletion region at drain terminal will extended towards the source terminal.
  * This causing the channel length decreases, and Id increase with Vds increases.
  * An extreme case of channel length modulation is called punch-through where the channel length reduce to zero.
  * Punch-through causing rapidly increase in current, Id with inreasing in drain-source voltage, Vds.
  
    ![image](https://user-images.githubusercontent.com/121993909/213145906-2b773870-acf5-4e9a-be11-c9f0ba8a4733.png)

  * The chart below represent the characteristics of the channel length modulation.
  * When the Vds is higher than Vgs - Vt, the drain current (Id) no longer saturated. And the current is inreasing with the Vds instead.
  
    ![image](https://user-images.githubusercontent.com/121993909/213148857-31cb0ed6-c2c2-4035-86e3-53aa636d51a6.png)
  
</details>

## Day 6
## Theory - MOSFET Intrinsic Capacitances
<details><summary> MOSFET Intrinsic Capacitance </summary>
  
  #### Cutoff Region Intrinsic Capacitance
  
  * Cgso: gate-source overlap capacitance
  * Cgdo: gate-drain overlap capacitance
  * Cgso = Cgdo = Cox * W * Ld
  * Cdb: drain-bulk reverse bias junction capacitance
  * Csb: source-bulk reverse bias junction capacitance
  * Cgb: gate-bulk oxide capacitance (High value)
  * No channel capacitance
  
    ![image](https://user-images.githubusercontent.com/121993909/215365536-971f5765-784b-4cc1-a81e-8bf1c6bd2824.png)

  #### Linear Region Intrinsic Capacitance
  
  * Cgso: gate-source overlap capacitance
  * Cgdo: gate-drain overlap capacitance
  * Cgso = Cgdo = Cox * W * Ld
  * Cdb: drain-bulk reverse bias junction capacitance
  * Csb: source-bulk reverse bias junction capacitance
  * Cgdch: gate-channel oxide at drain side
  * Cgsch: gate-channel oxide at source side
  * Cgsch = Cgdch = 1/2(Cox * W * Leff)
  * Cch-b: channel-bulk capacitance
  
    ![image](https://user-images.githubusercontent.com/121993909/215365600-c3d51b90-16fa-4aba-9299-fecce7332ed4.png)

  #### Saturation Region Intrinsic Capacitance
  
  * Cgso: gate-source overlap capacitance
  * Cgdo: gate-drain overlap capacitance
  * Cgso = Cgdo = Cox * W * Ld
  * Cdb: drain-bulk reverse bias junction capacitance
  * Csb: source-bulk reverse bias junction capacitance
  * Cgsch: gate-channel oxide capacitance at source side
  * Cgsch = 2/3(Cox * W * Leff)
  * Cch-b: channel-bulk capacitance
    
    ![image](https://user-images.githubusercontent.com/121993909/215365654-be687b0e-0851-4cb6-becc-a7c5ba1a5665.png)

</details>

<details><summary> Assignment </summary>
  
  #### MOSFET with Capacitor
  
  + **[MOSFET with Capacitor](https://drive.google.com/file/d/17AOIVM4ptb-3r6g5jI1kalYb9TSbbGbs/view?usp=sharing)**
  
</details>

## Day 7
## Theory - CMOS Inverter
<details><summary> CMOS Inverter - Static Characteristics </summary>
  
  #### Properties CMOS Inverter from Switched Level view
  
  * Rail-to-rail swing: results in high noise margin
  * Logic level independent of device size
  * Low output impedance and less sensitive to noise
  * Extremely high input impedance
  * No direct path between supply and ground, static power ~ 0W.
  
    ![image](https://user-images.githubusercontent.com/121993909/216751015-ff55e564-f24f-4d65-8235-c4102d101884.png)

  #### CMOS Inverter Operation Region
  
  * CMOS Operation Characteristics
  
    ![image](https://user-images.githubusercontent.com/121993909/216752588-4c29e119-eb4d-47c3-adfc-4cff2787c901.png)

  #### MOSFET Strength Variation
  
  * CMOS Strength Analysis 
  
    ![image](https://user-images.githubusercontent.com/121993909/216752618-1ddd0e5c-b28a-4ca2-91ee-e9feeb9dda82.png)

  * Strong : 
    * increased width
    * less impedance
    * lower threshold voltage
    * less slope
  
  * Weak : 
    * decreased width
    * more impedance
    * higher threshold voltage
    * more slope
  
  #### Noise Margin
  
  * Inverter Noise Margin
    * Noise margin is the amount of noise that could be added to a worst-case output such that the signal can still be interpreted as a valid input.
    * How much noise the circuit can tolerate? So, the output voltage can get the correct logic.
  
    !![image](https://user-images.githubusercontent.com/121993909/216757940-cddd8baf-85e8-4ddf-a773-84edf4b08d77.png)
                         
</details>
  
<details><summary> CMOS Inverter - Dynamic Behavior </summary>
  
  #### CMOS Inverter Dynamic Behavior
  * High performance CMOS circuit should have less propagation delay, less rise and fall time.
  * Propagation delay of the CMOS inverter is determined by the time it takes to charge and discharge the load capacitance Cload through the P/N MOS transistors respectively.
  * If Cload increases:
    * Propagation delay (PD) increases
    * Output rise time (Trise) increases
    * Output fall time (Tfall) increases
  * Keeping load capacitance as low as possible can achieve a high performance CMOS circuits.
  
  
  #### Major Components of Load Capacitance
  * Intrinsic Capacitance
    * Cdbp, Cdbn : drain-buld capacitances
    * Cgdp, Cgdn : gate-drain overlap capacitance
  
  * Wiring Capacitance
    * Cw : Interconnect wiring capacitance
  
  * Fanout Capacitance
    * Cgsp, Cgsn : source-bulk reverse bias junction capacitance
  
  * Cload = Cint + Cwiring + Cfanout
  
    ![image](https://user-images.githubusercontent.com/121993909/216758976-dded7d1b-90db-4850-b077-7a1f828bcb06.png)
  
  
  #### Rise Time
  * The time required for the output voltage to rise from 10% to 90% of the supply voltage
    ![image](https://user-images.githubusercontent.com/121993909/216759087-edfd78ce-9714-4df8-bbed-88887ccf2d9e.png)

  
  #### Fall Time
  * The time required for the output voltage to fall from 90% to 10% of the supply voltage
    ![image](https://user-images.githubusercontent.com/121993909/216759092-597205cc-62a1-488d-aa5a-3f096dcbc06b.png)
  
  
  #### Propagation Delay (Tp)
  * Input to output delay during the signal transition at 50%.
  
    ![image](https://user-images.githubusercontent.com/121993909/216759324-b4da0b91-b53e-41b8-a01a-a82d9d4af27e.png)
  
  * Delay calculation
    * Tp = 0.69 * Cload * [(Rp + Rn) / 2]
  
      ![image](https://user-images.githubusercontent.com/121993909/216759447-87d226ee-8390-4dbf-98ba-0030f7d4f614.png)
  
  #### Ways to Minimized Propagation Delay
  1. Reduce Load Capacitance, Cload
  2. Increase the W/L ratio of transistors
  3. Increase Vdd
  
</details>

<details><summary> CMOS Inverter - Power Consumption </summary>
  
  #### Dynamic power dissipation due to charge/discharging of capacitance
  * Each time load capacitance get charged through PMOS, its voltage rise from 0 to VDD.
  * Due to this, certain amount of energy is drawn from the power supply.
  * Part of this energy dissipated on the PMOS device while the remainder stored in the load capacitor.
  * During the high-to-low transition, this capacitor is disharged, and the stored energy is dissipated in the NMOS device.
  * The values of the Energy Evdd taken from the supply during the transition is:
     ###### Evdd = Cload * VDD * VDD
  * Energy stored on the capacitor at the end of the transition:
     ###### Ec = (Cload * VDD * VDD) / 2
  * Only half of the energy supplied by the power source is stored on Cload. The other half has been dissipated in the PMOS transistor.
  * If the gate is switched on and off F(0-1) times per second, the power consumption equals:
     ###### Pdyn = Cload * VDD * VDD * F(0-1)
  
  
  #### Dissipation due to Direct Path Current
  * Energy consume per switching period:
     ###### Edp = VDD * Ipeak * Tsc
  * The average power consumption:
     ###### Pdp = Csc * VDD * VDD * F
  
    ![image](https://user-images.githubusercontent.com/121993909/216771484-f002010a-37ef-45dd-9168-261337331d61.png)

  
  #### Static Power Consumption
  * The static or steady state power dissipation of a circuit is expressed as:
     ###### Pstat = Istat * VDD
  * Ideally, Istat = 0 as the PMOS and NMOS device are never on simultaneously in the steady state operation.
  * But a leakage current flowing through the reverse biased diode junctions of the transistors located between source and drain and the substrate.
  * In general the leakage currents are very small and can be ignored. However the junction currents are caused by thermally generated carriers.
  * Sub-threshold Current: Drain-to-source current even when Vgs is smaller than the threshold voltage.
  
    ![image](https://user-images.githubusercontent.com/121993909/216771852-636dc284-b965-4f9e-b1d3-544dd5b8641c.png)
  
</details>

<details><summary> Assignment </summary>
  
  #### CMOS Inverter Simulation
  
  + **[CMOS inverter simulation](https://drive.google.com/file/d/1ILohBzicfGhWwGKnwLMhAIV9BYxlcPxh/view?usp=sharing)**
  
</details>
 
## Day 8
## Theory - MOSFET Parameter Extraction, Scaling, Short Channel Effects & PVT Variations
<details><summary> MOSFET Parameter Extraction </summary>
  
  #### Lerge Signal Model Parameters
  * MOSFET Level 1 Model Parameters:
    * Vt0       : Zero body biased threshold voltage
    * Œ≥ (GAMMA) : Body bias parameter
    * Œª (LAMBDA): Channel length modulation parameter
    * Kn (KN)   : Tranconductance parameter
    * œïùëì (PHI)  : Surface Potential
  
  #### Calculation of Vt0 - Zero body biased threshold voltage
  * ùêºùê∑(ùëÜùëéùë°) = ùëòùëõ/2 . (ùëâùê∫ùëÜ ‚àí ùëâùëá)2 . (1 + Œªùëâùê∑ùëÜ)
  * ùêºùê∑(ùëÜùëéùë°) = ùëòùëõ/2 . (ùëâùê∫ùëÜ ‚àí ùëâùëá)2
  * sqrt(ùêºùê∑) = sqrt(ùëòùëõ/2) . (ùëâùê∫ùëÜ ‚àí ùëâùëá)
  
    ![image](https://user-images.githubusercontent.com/121993909/217268659-9deed400-a6ca-46c7-bed6-e5d7e67879a9.png)
  
  #### Calculation of Gamma - Body bias parameter
  * Œ≥ = [(ùëâùëá * ùëâùëÜùêµ) ‚àí ùëâùëá0] / [sqrt(|2œïùêπ| + ùëâùëÜùêµ) ‚àí sqrt(|2œïùêπ|)]
  
    ![image](https://user-images.githubusercontent.com/121993909/217270392-5eb7cecd-9ba6-4754-a181-bc3f924e28c2.png)
  
  #### Calculation of Lambda - Channel length modulation parameter
  * ùêºùê∑2 / ùêºùê∑1 = (1 + Œªùëâùê∑ùëÜ2) / (1 + Œªùëâùê∑ùëÜ1)
  
    ![image](https://user-images.githubusercontent.com/121993909/217271922-086f2b1a-1e7b-4b14-9379-be2f4db84295.png)

</details>

<details><summary> MOSFET Scaling </summary>
  
  #### MOSFET Scaling
  * As transistors get smaller, their power density stays constants, so that the power use stays in proportion with area; both voltage and current scale down with length.
  * Reduction of the size (dimension of the MOSFET) commonly reffered to as scaling.
  * There are two basic types of size-reduction strategies:
    * Full Scaling (Constatnt-field scaling)
      - This scaling option attampts to preserve the magnitude of internal electric fields in the MOSFET, while the dimensions are scaled down by a factor of S.
      - The charge densities must be increased by a factor of S in order to maintain the feild conditions.
        
        ![image](https://user-images.githubusercontent.com/121993909/217484893-50fcd726-8cad-4139-aa18-330355b16bb3.png)

        ![image](https://user-images.githubusercontent.com/121993909/217484952-6b223ac1-85ed-49ef-9e4d-81c397f4a2a0.png)

    * Constant Voltage Scaling
      - In constant-voltage scaling, all dimensions of the MOSFET are reduced by a factor of S, as in full scaling. The power supply voltage and the terminal voltages remain unchanged.
      - The doping desities must be increased by a factor of S*S (squared) in order to preserve the charge-field relations.
  
        ![image](https://user-images.githubusercontent.com/121993909/217486587-c43f9b55-ef64-43e1-9767-a0b15f746301.png)

        ![image](https://user-images.githubusercontent.com/121993909/217486659-5fe96421-002a-43a4-81ba-547eb8e562c0.png)

  #### Summary of MOSFET Scaling
  * Constant Voltage Scaling may be preffered over Full Scaling in many practical cases because of the external voltage-level constrains.
  * It must be regcognized, however, that constant-voltage scaling increases the drain current density and the power density by a factor of S*S*S (cubed).
  * This large increase in current and power densities may eventually cause serious reliability problems for the scaled transistor, such as electromigration, hot-carrier degradation, oxide breakdown, and electrical over-stress.
  
</details>

<details><summary> Short Channel Effects </summary>
  
  #### Short Channel Effect
  * A MOSFET device is considered to be short when the channel length is the same order of magnitude as the depletion-layer widths (ùë•ùëëùê∑ ,
ùë•ùëëùëÜ) of the source and drain junction.
  * Alternatively, a MOSFET can be defined as a short-channel device if the effective channel length ùêøùëíùëìùëì is approximately equal to the source and drain junction depth ùë•ùëó.
  * As the channel length L is reduced to increase both the operation speed and the number of components per chip, the so-called short-channel effect arise.
  
    ![image](https://user-images.githubusercontent.com/121993909/217550870-9ecd5600-70e7-4c42-b59b-bb0b6a2621c4.png)

  * The short channel effects are attributed to 2 physical phenomena:
    * the limitation imposed on electron drift characteristics in the channel
    * the modification of the threshold voltage due to the shortening channel length
  
  * In particular seven different short channel effects can be distinguished
    * drain-induced barrier lowering and punch through
    * mobility degradation or surface scattering
    * velocity saturation
    * impact ionization
    * hot electrons
    * sub-threshold conduction
    * Vt roll-off
  
  #### Drain Induced Barrier Lowering (DIBL)
  * In small-geometry MOSFETs, the potential barrier is controlled by both the gate-to-source voltage Vgs and the drain-to-source voltage Vds.
  * If the drain voltage is increased, the potential barrier in the channel decreases, leading to drain-incuded barrier lowering.
  * The reduction of the potential barrier eventually allows electrons flow between the source and drain, even if the gate-to-source voltage is lower than the threshold voltage.
  * The channel current that flows under this condition, Vgs < Vt0 is called the sub-threshold current.
                                                                   
    ![image](https://user-images.githubusercontent.com/121993909/217555288-78db669a-b40e-4286-85fa-0c60160b292d.png)

  #### Mobility Degradation
  * As channel length becomes smaller due to the lateral extension of the depletion layer into the channel region, the longitudinal electric feild component ùê∏ùë¶ increases, and the surface mobility ¬µ becomes field-dependent.
  * Since the carrier tranport in a MOSFET is confined within the narrow inversion layer, and the surface scattering (that is the collisions suffered by the electrons that are accelerated toward the interfaced by ùê∏ùë•) causes reduction of the mobility.
  * The electrons move with great difficulty parallel to the interface, so that the average surface mobility, even for small values of ùê∏ùë¶, is about half as much as that of the bulk mobility.
                                                                  
    ![image](https://user-images.githubusercontent.com/121993909/217560206-e083282a-8801-41b8-a050-0d22bbe9ecc6.png)

  #### Velocity Saturation
  * At low ùê∏ùë¶, the electron drift velocity ùë£ùëëùëí in the channel varies linearly with the electric field intensity. However, as ùê∏ùë¶ increases above 10^4 V/cm, the drift velocity tends to increase more slowly and approaches a saturation value of ùë£ùëëùëíùë†ùëéùë° = 10^7 cm/s around ùê∏ùë¶ = 10^5 V/cm at 300K.
  * The performance of the short-channel devices is also affected by the velocity saturation, which reduces the tranconductance in the saturation mode.
  * The drain current is limited by velocity saturation instead of pinch off. This occurs in short channel devices when the dimensions are scale without lowering the bias voltage.
  * The critical voltage ùëâùëê is the drain-to-source voltage at which the critical electric field is reached ùëâùëê = ùê∏ùëê . ùêø.
                                                                  
    ![image](https://user-images.githubusercontent.com/121993909/217563482-0ded5bae-3ab3-4d0d-bdf6-cfd7b69352a0.png)

  #### Impact Ionization
  * Electron-hole pair generated due to high longitudinal electric field by impact ionization.
  * Holes swept into bulk
  * Potential drop by hole current create a bulk-to-source forward bias
  * Additional electron injection and carrier flow into drain.
                                                                  
    ![image](https://user-images.githubusercontent.com/121993909/217735899-f58d9b52-0c62-47df-ba98-8946525e6918.png)

  #### Hot Carrier
  * Another problem related to high electric fields is caused by so-called hot electrons.
  * This high energy can accumulate with time and degrade the device performance by increasing Vt and affect adversely.
                                                                  
    ![image](https://user-images.githubusercontent.com/121993909/217736710-cb2c112c-e8c1-4bf6-bce7-c39b3e226da6.png)

  #### Sub-threshold Conduction
  * When the gate voltage is high, the transistor is strongly ON. When the gate voltage falls below Vt, the exponential decline in current appears as a straight line on the logarithmic scale.
  * This regime of Vgs < Vt is called weak inversion.
  * The sub-threshold leakage current increases significantly with Vds because of drain-induced barrier lowering.
  * There is a lower limit on Ids set by drain junction leakage that is exacerbated by the negative gate voltage.
  
    ![image](https://user-images.githubusercontent.com/121993909/217739476-e51fea7b-96a2-471e-8614-afa2d0fd8d9b.png)

</details>

<details><summary> Process, Voltage and Temperature (PVT) Variations </summary>
  
  #### Process Variation
  1. Variation in the process parameters:
  
    * Impurity concentration densities
    * Oxide thicknesses
    * Diffusion depth
  
  * These are caused by non-uniform conditinos during the deposition and/or the diffusion of the impurities.
  * This introduces the variation of the sheet resistances and threshold voltages of transistor.
  
  2. Variation in the dimensions:
  
    * Width and length variation of MOS Transistors, resistors and capacitors
    * Mismatches of emitter area in Bipolar devices.
  
  * These are caused by limited resolution of photolithographic process.
  * This changes this device performance in the circuit.
  
    ![image](https://user-images.githubusercontent.com/121993909/217742200-07079848-7111-4f98-ab8f-b79440ad5524.png)

  * 5 process corners
    * TT : NMOS and PMOS Typical
    * SS : NMOS and PMOS Slow
    * FF : NMOS and PMOS Fast
    * SF : NMOS Slow & PMOS Fast
    * FS : NMOS Fast & PMOS Slow
  
      ![image](https://user-images.githubusercontent.com/121993909/217742873-f6744a1c-e062-43c3-9fcc-8dd01be993dd.png)
  
  #### Voltage Variation
  * There are multiple reasons for voltage variation
    * IR drop caused by the current flow over the power grid network.
    * Supply noise caused by parasitic inductance in combination with resistance and capacitance. When the current is flowing through parasitic inductance,L it will cause the voltage bounce.
  
  #### Temperature Variation
  * Two fundamental parameters, carrier mobility ¬µ and threshold voltage Vt varies with temperature.
  * Carrier mobility decrease with temperature 
      
      ¬µ(ùëá) = ¬µ(ùëáùëü)(ùëá-ùëáùëü)‚àíùëò¬µ
  
    Where T is the absolute temperature, ùëáùëü is the room temperature and ùëò¬µ is the fitting parameter with a typical value of 1.5
  
  * The magnitude of threshold voltage decreases nearly with the temperature and may be approximated by
  
      ùëât(ùëá) = ùëât(ùëáùëü) ‚àí ùëòùë£ùë° (ùëá ‚àí ùëáùëü)
  
      Where, ùëòùë£ùë° is typically about 1-2 mV/K
  
  * ùêºùëúùëõ at high Vdd decreases with temperature, sub-threshold leakage increases exponentially with temperature, BTBT increases slowly with temperature and gate leakage is almost independent with temperature.
  
      ![image](https://user-images.githubusercontent.com/121993909/217745777-9d17a2bf-6366-4dd1-8b8d-8e09747c6d7f.png)
  
</details>

<details><summary> Assignment - Parameter Extraction </summary>
  
  #### Parameter Extraction
  
  + **[Parameter Extraction](https://drive.google.com/file/d/1PkOz9F3cL_7TrYK7Q5wVCSJ0WdTkHfX4/view?usp=share_link)**

</details>

## Day 9
## Theory - Combinational Digital Logic Circuits
<details><summary> Complementary Logic Circuits </summary>
  
  #### Structure of Complementary Logic Circuit
  * Combination of two networks called pull-up network, PUN and pull-down network, PDN.
  * PUN provides connection between the output and the VDD when the output of the logic gate is meant to be HIGH.
  * PDN provides connection between the output and the GND when the output of the logic gate is meant to be LOW.
  * PUN is constructed using PMOS devices, and PDN is constructed using NMOS devices.
  
    ![image](https://user-images.githubusercontent.com/121993909/219842951-a902e0f5-4f9a-4339-8876-c5d3a32d752c.png)
  
  #### 2-Inputs NAND Gate
  * 2x pull-up parallel PMOS transistors and 2x pull-down series NMOS transistors
  * As PDN NMOS are connected in series, when output changed from 1->0, the high-to-low transition time, Tphl = 0.69 * 2Rn * Cload.
  * For PUN PMOS ccoeencted in parallel, there are two cases:
    * Both input = 0: Tplh = 0.69 * 1/2Rp * Cload
    * Either one input = 0: Tplh = 0.69 * Rp * Cload
  * To balance the charge/discharge time of both PUN and PDN, we need to increase the NMOS size to reduce the resistance and discharge time when output transition from high-to-low.
  
    ![image](https://user-images.githubusercontent.com/121993909/219843551-2692889d-4edd-49e2-9388-493d9f97d51d.png)

  #### 2-Inputs NOR Gate
  * 2x pull-up series PMOS transistors and 2x pull-down parallel NMOS transistors
  * As PUN PMOS are connected in series, when output changed from 0->1, the low-to-highh transition time, Tplh = 0.69 * 2Rp * Cload.
  * For PDN NMOS ccoeencted in parallel, there are two cases:
    * Both input = 1: Tphl = 0.69 * 1/2Rn * Cload
    * Either one input = 1: Tphl = 0.69 * Rn * Cload
  * To balance the charge/discharge time of both PUN and PDN, we need to increase the PMOS size to reduce the resistance and charge time when output transition from low-to-high.
  
    ![image](https://user-images.githubusercontent.com/121993909/219843714-a945170a-0ae6-4706-9dda-6636fc067eb5.png)

</details>
  
<details><summary> Complex Logic Circuits </summary>
  
  #### AOI & OAI
  * AOI (AND-OR-INVERT) : Enables the sum-of-product realization of a Boolean function.
  * OAI (OR-AND-INVERT) : Enables the product-of-sum realization of a Boolean function.
  
    ![image](https://user-images.githubusercontent.com/121993909/219843978-6a528817-1df2-4a28-bd46-25f45244d989.png)

</details>
  
<details><summary> CMOS Transmission Gate </summary>
  
  #### Struture of CMOS Transmission Gate
  * CMOS transmission gate consists of one NMOS ans one PMOS transistor connected in parallel.
  * The gate voltages applied to these two transistors are also set to be complementary signals.
  * The CMOS transmission gate operates as a bi-directional switch between input and output nodes, that is controlled by gate voltages.
  * The main advantages of using CMOS transmission gate to make combinational circuit is to reduce transistor counts.
  
    ![image](https://user-images.githubusercontent.com/121993909/219845045-25ee3922-852c-41c8-85f8-f18412bdb3e5.png)
  
  #### Combinational Circuit using Transmission Gate
  * XOR Gate
  
    ![image](https://user-images.githubusercontent.com/121993909/219845307-706d2847-c48c-4b41-ad9e-f108ba9fd9b3.png)

  * XNOR Gate
    
    ![image](https://user-images.githubusercontent.com/121993909/219845327-3c63f758-83d2-4f79-b34f-16b0c5299f51.png)

  * 2:1 MUX
  
    ![image](https://user-images.githubusercontent.com/121993909/219845351-260c7dec-7e9a-4ba0-96b1-d59039996119.png)

</details>

<details><summary> Assignment - Combinational Logic Circuits Simulation </summary>
  
  #### Combinational Digital Logic Circuits Simulation
  
  + **[Combinational Digital Logic Circuits Simulation](https://drive.google.com/file/d/1EIlV4XL-V3b68hP4oAP7Tp36PG-JTrT_/view?usp=share_link)**
  
</details>

## Day 10
## Theory - Sequential Digital Logic Circuits
<details><summary> Structure of Sequential Logic Circuit </summary>
  
  * The output of the circuit depends upon the current values of the inputs as well as previous input values.
  * Sequential circuit remembers some of the past history of the system, it has memory.
  * Critical components of sequential systems are the basic regenerative circuits, which can be classiied into three main groups:
    * Bistable circuits
    * Monostable circuits
    * Astable circuits
  * The bistable circuits are widely used: all the latches, flip-flops, registers and memory elements are made through bistable circuits.
  
    ![image](https://user-images.githubusercontent.com/121993909/220928579-1d0a40ed-9a1b-44ce-9fa1-6f429a7a4afa.png)

  * Bistable circuit has three operating points:
    * 2 stable points
    * 1 unstable point
  * If the circuit is initially operating at one of these two stable points, it will preserve this state unless it is forced externally to change its operating points.
  * Gain at two stable points are less than 1.
  * Gaib at unstable point is larger than 1 in both the inverters. That means, a small perturbation at the input of any o the inverters will be ampliied, causing the operating point to move to one of the stable operating points.
  
    ![image](https://user-images.githubusercontent.com/121993909/220933766-d1759fde-9da5-4ce0-87ad-71047ece7801.png)
  
</details>
  
<details><summary> SR Latch </summary>
  
  * SR Latch
  
    ![image](https://user-images.githubusercontent.com/121993909/220935329-5ac812e0-08ec-4eff-98ea-c33b3b39e9dc.png)

  * Clocked SR Latch
  
    * NOR-based SR Latch circuit with active HIGH inputs
  
      ![image](https://user-images.githubusercontent.com/121993909/220936279-fd386ba3-ddbb-49f1-ba9e-8c3e39af05c2.png)

    * NAND-based SR Latch circuit with active LOW inputs
  
      ![image](https://user-images.githubusercontent.com/121993909/220936594-851bff14-220b-43ce-8007-6571498b2c9c.png)

    * NAND-based Clocked SR Latch with active HIGH inputs
  
      ![image](https://user-images.githubusercontent.com/121993909/220936944-ebdd9939-991a-43ee-9fb6-47a76c3b47a6.png)

</details>
  
<details><summary> JK Latch & JK Flip Flop </summary>
  
  #### JK Latch
  
  * If both inputs are equal to logic 1 during the ative phase of clock pulse, the output of the circuit will oscillate (toggle) continuously until either the clock becomes inactive (goes to zero), or one  of the input signals goes to zero.
  * To prevent this undesirable timing problem, the clock pulse width must be made smaller than the input-to-output propagation delay of JK Latch circuit.
  
    ![image](https://user-images.githubusercontent.com/121993909/220941222-7233579a-3389-4354-89a9-7ceb3813d8c2.png)

  #### Master-Slave JK Flip-Flop
  
  * Most of the timing limitiations encountered in the JK Latch can be prevented by using two latch stages in cascaded configutation.
  * The input latch, called Master is activated when the clock pulse is high.
  * The output latch, called Slave is activated when the clock pulse is low.
  
    ![image](https://user-images.githubusercontent.com/121993909/220945714-bc28cbf3-1d3d-461c-8bd8-b43a97ee67f7.png)

</details>

<details><summary> Conventional CMOS Latches </summary>

  * The robust transparent latches:
    * The latch is static
    * All nodes swing rail-to-rail
    * Sate noise isolated rom output noise
    * Input drives transistor gate rather than diffusion
  
    ![image](https://user-images.githubusercontent.com/121993909/220947467-3219a1de-df6f-45bf-87f7-b78cbd2c0a09.png)

</details>

<details><summary> D-Flip-Flop </summary>
  
  * Flip-flop building blocks include Inverters and Transmission Gates.
  
    ![image](https://user-images.githubusercontent.com/121993909/220949400-a44770aa-217e-480a-895e-1f4577cc852a.png)

    * This is a positive edge D-Flip-flop
    * Here the Maste latch is a negative level latch and the Slave latch is a positive level latch.
  
  * When CK = LOW
    * TG1 is OFF and TG2 is ON, Master Latch is latch mode.
    * TG3 is ON and TG4 is OFF, Slave latch in transparent mode. So Q = D.
  
  * When CK = HIGH
    * TG1 is ON and TG2 is OFF, Master latch is transparent mode.
    * TG3 is OFF and TG4 is ON, Slave latch is in latch mode. So Q = last data.
  
</details>

<details><summary> Assignment </summary>
  
  #### Sequential Digital Logic Circuit Simulation
  
  + **[Sequential Digital Logic Circtuit Simulation](https://drive.google.com/file/d/1f4NfnmUXwW2y4m6mNUZmIJMCKLrHEZkW/view?usp=share_link)**
  
</details>

## Day 12
## Theory - GPIO Design
<details><summary> Basics of Critical Voltage for Noise Margin </summary>
  
  #### Basics of Critical Voltage for Noise Margin
  
  * In a system, there are interconnections between device-to-device and will interfered by the noises due to existing of parasitic capacitances.
  * For that, we need to understand the noise margin of the device that can sustain the input noise and make a proper transition to the output.
  
    ![image](https://user-images.githubusercontent.com/121993909/221361016-12590cb2-10a0-4e27-963a-f338b9a0c8be.png)

  * Noise Margin High = VOH - VIH
  * Noise Margin Low = VIL - VOL
  
    ![image](https://user-images.githubusercontent.com/121993909/221361129-e56b4d9e-1486-47a6-9583-df188758dd51.png)
  
  * VOH: Minimum output voltage considered as logic "HIGH"
  * VOL: Maximum output voltage considered as logic "LOW"
  * VIH: Minimum input voltage considered as logic "HIGH"
  * VIL: Maximum input voltage considered as logic "LOW"
  
    ![image](https://user-images.githubusercontent.com/121993909/221361334-bd176020-b804-45fc-9e7f-fd8cdc223c73.png)

  #### Input and Output Logic Levels
  
  * ![image](https://user-images.githubusercontent.com/121993909/221361471-5e1b84fb-f813-42fd-9e8a-055dc65f18a7.png)

</details>

<details><summary> GPIO: General Purpose Input Output </summary>
  
  #### GPIO
  * Reading digital signal
  * Generating trigger
  * Issuing interrupt
  * A collection of fixed number of I/O pins
  * Default mode is input mode and input pin is floating
  * Default output mode is push-pull
  
    ![image](https://user-images.githubusercontent.com/121993909/221361740-e6236bbd-ab82-41c8-8348-accfbeb85e5a.png)

  #### Output Buffer
  
  1. Output mode push-pull
  
  + **![image](https://user-images.githubusercontent.com/121993909/221361808-f935784d-2886-4290-8f8b-9f5a14c4f97a.png)**

  2. Output mode open-drain
  
  + **![image](https://user-images.githubusercontent.com/121993909/221361830-d9c5ad1b-0a1f-4ca5-be3f-4378c221b7ef.png)**

  3. Output mode with pull-up resistor
  
  + **![image](https://user-images.githubusercontent.com/121993909/221361855-0e6ae88c-d03b-4083-b68d-77e55e7ccf0c.png)**

  #### Input Buffer
  
  1. Input mode with floating pin
  
    * might have very worst noise coming from the pin
    * hence, instead of using inverter buffer but using scmitt trigger as buffer
  
  + **![image](https://user-images.githubusercontent.com/121993909/221362069-40726dbb-1b91-4973-9bd9-37126420145c.png)**

  2. Input mode with pin connected to Vss or Vdd
  
    * as there might have input noise, and this input noise will cause leakage because of both PMOS and NMOS turned on at the same time shorting vdd to vss.
    * To avoid leakage, we can either terminate the pin to vss or vdd. So, either of PMOS or NMOS will turn off, and will not have leakage from vdd to vss.
  
  + **![image](https://user-images.githubusercontent.com/121993909/221362323-477e0d52-fdf8-429d-984f-013b873c86cf.png)**
    
</details>

<details><summary> Transmitter Driver (TX) </summary>
  
  ####  Transmitter Driver
  
  * A driver of bufers drives the output load and send signal to the output smoothly.
  * As the I/O pin's physical dimension is huge compared to the core circuitry, the pin parasitic or pin capacitance is huge (10s of pF)
  * To drive such a huge capacitive load, a huge output current is required, which leads the output inverter size to be huge.
  * The huge inverter size also creates the loading effect on the previous stage, which degrades the signal or increases delay and not able to perorm in high frequencies.
  * Hence, we need to design a buffer chain to reduce the loading effect of every stage from core to output pin.
  
    ![image](https://user-images.githubusercontent.com/121993909/221409688-d4a2250a-8f6f-42a1-a3a3-8f7590381743.png)

  #### Buffer Chain Design
  
  * In this analysis, we assume a symmetrical inverter where PMOS and NMOS are sized such a way that the rise and fall delay are indentical.
  * Cload = Cint + Cext
  * Cint represents the self-loading or intrinsi capacitane, where Cext represents the external load capacitance attributable to fanout and wiring capacitance.
  * Assuming that the Req stands for equivalent on resistance of the gate, we can express the propagation delay as
  
    * tp = 0.69 * Req (Cint + Cext) = 0.69 * Req * Cint (1 + Cext / Cint)
  
    * tp = tp0 (1 + ext / Cint), where tp0 is called intrisic or unloaded delay.
  
  #### Transistor Sizing Impact the Performance
  
  * By changing the transistor size, the relationship between the Cint and Req to the sizing factor, S is:
  
    * Cint = S * Ciref
  
    * Req = Req / S
  
  * Hence, tp = 0.69 (Req / S) * S * Ciref (1 + Cext / S * Ciref) = tp0 (1 + Cext / S * Ciref)
  * In conclusion, the performance will increases with the increasing of sizing factor S.
  
    ![image](https://user-images.githubusercontent.com/121993909/221411104-a6b435a7-3259-4f35-b38c-dba40186f1f2.png)

  #### Sizing a Chain of Inverter
  
  * ùê∂ùëñùëõùë° = Œ≥ùê∂ùëñùëõ, where Œ≥ is proportionality constant
  * ùë°ùëù = ùë°ùëù0 (1 + ùê∂ùëíùë•ùë° / Œ≥ùê∂ùëñùëõ) = ùë°ùëù0 (1 + ùëì / Œ≥), where ùëì is efective fanout.
  
  * The goal is to minimize the delay through the inverter chain.
  
  * Delay expression for jth inverter stage:
    * ùë°ùëùùëó = ùë°ùëù0 (1 + ùê∂ùëñùëõ,ùëó+1 / Œ≥ùê∂ùëñùëõ,ùëó) = ùë°ùëù0 (1 + ùëìùëó / Œ≥)
  
  * Total delay of the chain:
    * ![image](https://user-images.githubusercontent.com/121993909/221412284-fe518a60-634b-457b-be81-e7b93163f8a9.png)

  * The optimum size of each inverter is the geometric mean of its neighbors size:
    * ùê∂ùëñùëõ,ùëó = sqrt(ùê∂ùëñùëõ,ùëó‚àí1 * ùê∂ùëñùëõ,ùëó+1)
  
  * This eans that each inverter is sized up by the same factor ùëì with respect to the preceding gate, has the same effective fanout (ùëìùëñ = ùëì), hancce the same delay.
  
  * With Cin1 and Cload given, we can derive the sizing factor:
    * ùëì = ùëÅ^sqrt(ùê∂ùêø / ùê∂ùëñùëõ1) = ùëÅ^sqrt(ùêπ)
 
  * And the minimum delay through the chain:
    * ùë°ùëù = ùëÅùë°ùëù0 (1 + ùëÅ^sqrt(ùêπ) / Œ≥), where ùêπ is overall effective fanout.
  
  #### Choosing the Right Number of Stages
  * The final ùë°ùëù expression reveals the trade-offs in choosing the number of stages for a given ùêπ (ùëì^ùëÅ)
  
    * ùë°ùëù = ùëÅùë°ùëù0 (1 + ùëÅ^sqrt(ùêπ) / Œ≥)
  
  * If the number of stages are too high, the first component of the expression, representing the intrinsic delay, becomes dominant.
  * If the number of stages is too small, the efetive fanout o each stage becomes large and the second component is dominant.
  * The optimum number of N can be ound by differentiating the minimum delay expression by the number of stages and setting the result to 0:
  
    * ![image](https://user-images.githubusercontent.com/121993909/221413043-79dca66e-7576-4709-8531-e86b8632b18a.png)

</details>
  
<details><Summary> Assignment </summary>
  
  #### TX Driver Inverter Chain
  
  + **[TX Driver Inverter Chain](https://drive.google.com/file/d/1JtTXaJ3f-lgBeSB7Vg9sDCNvcU2hcXA9/view?usp=share_link)**
  
</details>

## Day 13
## Theory - CMOS Shcmitt Trigger
<details><summary> Introdution of Schmitt Trigger </summary>
* The output of a Schmitt tigger changes state when a positive going input passes upper trigger point voltage (Vth) and when negative going input passes the lower trigger point voltage (Vtl).

  ![image](https://user-images.githubusercontent.com/121993909/221570020-136f33f5-f36e-47e5-984b-a7f4444ca917.png)

* Application of Schmitt Trigger circuit
  * Noise redution
  * Pulse width preserving
  * Pulse stretching
  * Conversion of continuous wave to square wave
  * Relaxation Oscillator
</details>

<details><summary> Schmitt Trigger </summary>
  
* Schmitt Trigger circuit

  ![image](https://user-images.githubusercontent.com/121993909/221571736-562eb7e3-b04e-4857-be93-1891e7abb57f.png)

* Rising Input Vin = 0 -> Vdd
  * Region I: N2 = Saturated; N1 & N0 = cut-off
  * Region II: N2 = Saturated; N0 = Saturated; VGSN1 < VthN1; N1 = cut-off
  * Region III: N2 = Saturated; N0 = Full-On; VGSN1 > VthN1; N1 = Saturated
  
    ![image](https://user-images.githubusercontent.com/121993909/221575469-8d078705-e568-4301-8a89-4183f8091103.png)

* Falling Input Vin = Vdd -> 0
  * Region IV: P2 = Saturated; P1 & P0 = Cut-off
  * Region V: P2 = Saturated; P0 = Satuated; VSGP1 < |VthP1|; P1 = cut-off
  * Region VI: P2 = Saturated; P0 = Full-On; VGSP1 > |VthP1|; P1 = Saturated
  
    ![image](https://user-images.githubusercontent.com/121993909/221578654-1f1b57c4-5346-4633-a9df-cd52027919be.png)

* Schmitt Trigger Vout vs Vin Characteristic

  ![image](https://user-images.githubusercontent.com/121993909/221579043-f71c3fb6-9bd7-4a99-abb4-81883104e5ec.png)

* Increase the width of P2 & N2 will gives higer Vth and lower Vtl

  ![image](https://user-images.githubusercontent.com/121993909/221580474-b2f49ba2-3445-43fe-bd9f-78ffa8594609.png)
  
</details>

<details><summary> Assignment </summary>
  
  #### Schmitt Trigger
  
  + **[Schmitt Trigger Simulation](https://drive.google.com/file/d/1h6UWyfDskOQW9kkMUjVES-_xiP8DgpjK/view?usp=share_link)**
  
</details>

## Day 14
## Theory - Current Mirror
<details><summary> Current Mirror </summary>
  
  + **[Current Mirror Notes](https://drive.google.com/file/d/1ir307ZrtQx_t5l2L-vCFQFBvu_wZD4Tk/view?usp=share_link)**
  
</details>
  
<details><summary> Assignment </summary>
  
  #### Current Mirror
  
  + **[Current Mirror](https://drive.google.com/file/d/19KmaX9tKI5PuecoBclGPnpAvmFLbtqFs/view?usp=share_link)**
  
</details>

## Day 15
## Theory - Single Ended and Differential Amplifier
<details><summary> Single Ended and Differential Amplifier </summary>
  
  + **[Single Ended and Differential Amplifier Notes](https://drive.google.com/file/d/15oTcBGVPy_SA4zqfJur_E1uCFY77RgDJ/view?usp=share_link)**
  
</details>
  
<details><summary> Assignment </summary>
  
  #### Differential Amplifier Design
  
  + **[Differential Amplifier Design](https://drive.google.com/file/d/1FmXjzenIxBFoiLDl28VwTlQEQb5mcR2x/view?usp=share_link)**
  
</details>

## Day 16
## Theory & Assignment - Two-Stages Op-Amp Design
<details><summary> Two-Stage Op-Amp Design </summary>
  
  #### Two-Stages Op-Amp Design
  
  + **[Two-Stage Op-Amp Design](https://drive.google.com/file/d/1JZ8MvUFZttdXL1DKgu-30l-T-f4RR-K-/view?usp=share_link)**
  
</details>

## Day 17
## Theory - Folded Cascode Operational Amplifier
<details><summary> Folded Cascode Operational Amplifier </summary>
  
  #### Performance Limitation of Two-Stage Op-Amp
  
  1. Limitation of Two-Stage OpAmp:
  
    * Insufficient gain
    * Limited stable bandwidth - Inability to control higher order poles
    * Poor power supply rejection ratio (PSRR)
  
  2. Motivation behind the Cascode Configuration:
  
    * Additional gain stage (Not attractive due to instability)
    * Increasing of transconductance of 1st and 2nd stage (Bias current increases with transconductance : not power efficient)
    * Increase the output resistance of 1st and 2nd stage (Bias current decreases with Rout : Power efficient)
  
    * Rout can be increased dynamically with cascode structure
      - Cascoding to the 1st stage
      - Cascoding to the 1st stage followed by a 2nd stage
      - Folded Cascode
  
  #### First Stage Cascoding
  
  * Implement the cascoded mirror on top of 1st Differential Amplifier
  
    ![image](https://user-images.githubusercontent.com/121993909/225247399-31baf381-26a2-4df3-9287-98c2f4f334e8.png)

    ![image](https://user-images.githubusercontent.com/121993909/225247668-5295d30d-42f6-483b-a987-4704a0f1c325.png)
  
  #### First Stage Cascoding with a Second Stage
  
  * The increased gain is due to the increased output resistance of the second stage
  * Gain of the second stage increases which enhances the miller compensation
  * The PSSR is the poor because of the miller compensation.
  
    ![image](https://user-images.githubusercontent.com/121993909/225251013-4d38d712-2422-40e3-b004-3ae4b172c6b4.png)

  #### Balanced Two-Stage OpAmp
  
  ![image](https://user-images.githubusercontent.com/121993909/225251669-541704df-35b8-4952-a3ee-0145e945bf2f.png)
  
  #### Folded Cascode Op-Amp
  
  * Folded cascode Op-Amp ofers:
    * Self-compensation
    * good input common mode range
    * gain of a two-stage Op-Amp
    * Good Power Supply Rejection Ratio
  
    ![image](https://user-images.githubusercontent.com/121993909/225253376-9dfa2580-0525-4985-bed9-e1b733874b73.png)
  
</details>

<details><summary> Assignment </summary>

#### Folded Cascode Op-Amp Design

+ **[Folded Cascode Op-Amp Design](https://drive.google.com/file/d/1rjh_ExXxlQmLhQ090vT1KIaT2Yis0wjp/view?usp=share_link)**

</details>

## Day 18
## Theory - Bandgap Voltage Reference (BGR)
<details><summary> Introduction to BGR </summary>

#### Bandgap Voltage Reference (BGR)

* A circuit that produces constant voltage regardless of power supply variation, temperature changes and circuit loading.
* PVT independent voltage reference circuit.
* Output voltage of 1.2V - close to the bandgap energy of silicon at 0 deg Kelvin.

![image](https://user-images.githubusercontent.com/121993909/226161890-dc8f1444-401b-4fba-a2b0-2d457b01f062.png)

#### Why BGR?

* A battery is not suitable for use as a reference voltage source
  * voltage drops over time

* A typical power supply is also not suitable
  * noisy output and residual ripple
  
* A voltage reference IC used buried Zener diode
  * Discrete design required additional components and high requency filtering circuits due to higher thermal noise
  * Low voltage Zener diode is not available.

Solution: A BGR which can be integrated in bulk CMOS, Bi-CMOS or Bipolar technologies without the use of external components.

#### Applications of BGR

* Low Dropout regulators (LDO)
  
  ![image](https://user-images.githubusercontent.com/121993909/226162649-234bb4e9-f64b-4167-8530-246a6c47ea94.png)

* DC-to-DC buck converters

  ![image](https://user-images.githubusercontent.com/121993909/226162676-2683852a-bc0e-42d3-bd25-89a56a4f0fd9.png)

* Analog-to-Digital Converter (ADC)

  ![image](https://user-images.githubusercontent.com/121993909/226162719-ea6d84ee-5e3c-4b0f-ba85-60c27e700144.png)

* Digital-to-Analog Converter (DAC)

  ![image](https://user-images.githubusercontent.com/121993909/226162726-d8728176-9c71-4dac-be79-4eaf0aee4dd6.png)
  
</details>

<details><summary> BGR Principle </summary>
  
  * Create a Complementary-to-Absolute-Temperature (CTAT) circuit which is strongly influenced with temperature.
  * Create a Proportional-to-Absolute-Temperature (PTAT) circuit which is weakly influenced with temperature.
  * Increase the slope of PTAT by passing it through the multiplication factor, K.
  * Sum up the CTAT and PTAT vector to achieve the constant reference voltage.
  
  ![image](https://user-images.githubusercontent.com/121993909/226164610-fbf01fb6-d297-4dfa-8b7e-9338409a31e7.png)

</details>
  
<details><summary> CTAT Voltage Generation Circuit </summary>
  
  #### Circuit Overview
  
  * A cuurent flows through a diode, CTAT voltage will decreases due to temperature increases.
  
  ![image](https://user-images.githubusercontent.com/121993909/226166855-8c6e8d9c-b489-4704-86de-1b47fb778fa6.png)

  #### Calculations
  
  * Calculate the voltage changes based on temperature changes
  
  ![image](https://user-images.githubusercontent.com/121993909/226167615-37b6790b-f6c2-47f6-b0ca-744664d365db.png)
  
  #### Tuning
  
  * Tune the number of transistors or the amount of current to adjust the slope of CTAT.
  
  ![image](https://user-images.githubusercontent.com/121993909/226167853-ae5ed94a-745b-4efd-88d5-d70fd76aef4b.png)
  
</details>

<details><summary> PTAT Voltage Generation Circuit </summary>

  #### Circuit Overview and Calculations
  
  * Design another part of circuit to generate a positive slope, PTAT circuit.
  * Using current mirror, Op-Amp or Voltage-control-voltage source
  
  ![image](https://user-images.githubusercontent.com/121993909/226168666-597756d6-db62-4a61-9deb-390e9d9aab07.png)
  
  #### Design using VCVS
  
  * Using Voltage-controled-voltage source integrated into the circuit to measure the current flows through both path.
  
  ![image](https://user-images.githubusercontent.com/121993909/226168950-e5b114b9-905b-4d67-9086-6151dfdd7a48.png)
  
  #### Design of R1 Resistance
  
  * R1 completely depends upon the power consumption and silicon area budget.
  * R1 = Vt ln(N)/I
  * Resistance decreases, so area decreases with the increase of circuit current.
  * Resistance increase, so area increases with the decrease of circuit current.
  * Also the resistance value depends on number of BJT used in the branch 2. For example, 10uA current with N=8, R1 calculated to be 5.4K Ohm.
  
</details>

<details><summary> Self-bias Current Mirror Circuit </summary>
  
  #### Current Mirror
  
  * The objective of reference voltage generation is to establish a DC voltage or current that is:
  
    * Independent of supply
    * Independent of process
    * Well-defined behaviour with temperature
  
    ![image](https://user-images.githubusercontent.com/121993909/226171413-ec1a615f-c1ab-4b2f-93ac-8938b27d68ab.png)

  * Issue: 
    
    * Output current of this circuit quite sensitive to VDD
    * For less sensitive solution, the circuit must be bieas itself. Example, Iref must be some how derived from Iout.
  
  #### Self-biased Current Mirror
  
  * The idea of self bias is that, if Iout is to be ultimately independent of VDD, then Iref can be a replica of Iout.
  * MP1 and MP2 copy Iout and define Iref.
  * Since each diode connected device feed from a current source, Iout and Iref are relatively independent of VDD.
  
  ![image](https://user-images.githubusercontent.com/121993909/226171649-bfc09e6c-7154-48c0-8c67-37b2dc69c9d3.png)

  * Issue:
  
    * The circuit is governed by one equation: Iout = K * Iref, hence can support any amount of current.
    * To uniquely define the currents, another constrain must be added in the circuit.
  
  ![image](https://user-images.githubusercontent.com/121993909/226171726-73096bc2-dfe3-4010-9ab5-5b8a5bc336e3.png)

  * In this circuit Rs defines current uniquely.
  * Both Iout and Iref are very little dependent on VDD.
  * Loop gain always less than one, by default the circuit is stable.
  
  * Issue: 
  
    * An important issue in the supply-independent biasing is the existance of degenerate bias point.
    * Start-up problem when supply turned on.
  
</details>
  
<details><summary> Reference Voltage Branch Circuit </summary>
   
  * Current of I3 is same as I1 and I2
  * Voltage across Q3 is CTAT type
  * Voltage across R2 is PTAT type
  * Vref is the addition of CTAT and PTAT voltages
  * R2 = Œ± * R1
  
  ![image](https://user-images.githubusercontent.com/121993909/226172326-9269e86a-b7ed-4c3e-b006-de244f58169b.png)

  * Design of R2:
  
    * Temperature Coefficient of Vref should be zero
    * As all the values known , Œ± can be calculated easily: R2 = Œ± * R1
  
    ![image](https://user-images.githubusercontent.com/121993909/226172738-a28b7596-cb7c-431a-ace9-0b34e8f40ae9.png)
  
    ![image](https://user-images.githubusercontent.com/121993909/226172754-20ff5e8d-10bc-41a8-a9bf-c44ec2c3c3c3.png)
  
</details>

<details><summary> Start-Up Circuit </summary>
  
  #### Start-Up Issue
  
  * The main issue in the supply independent biasing is the existance if degenerate bias points.
  * There are two stable operating points:
    * Iin = Iout = 0A (undesired operating point)
    * desired operating point
  * Must keep the circuit out of the undesired point when the supply is turned on.
  * Must not interfere with the circuit once it reaches the desired operating point.
  
  #### Start-Up Circuit
  
  * Initially circuit current at zero
  * Net2 follows VDD
  * During start-up, VDD is increases, net2 voltage will increase to a certain point to turn on the MP5.
  * Some current will flows into net1 through MP5 causing the net1 voltage increases and turn on the MN1.
  * This will activates the current mirror to copy the current flow in both sides of CTAT and PTAT paths.
  * Until a certain point, the self-bias mirror will reach a stable state.
  * Now the MN3 will be turned off, and the start-up circuit isolates itself apart from the main circuit.
  
  ![image](https://user-images.githubusercontent.com/121993909/226174288-5abcdfc3-9a9f-45dd-a6e1-a41d02d287ee.png)
  
</details>

<details><summary> Complete BGR Circuit </summary>
  
  #### Complete BGR Circuit
  
  * ![image](https://user-images.githubusercontent.com/121993909/226174369-b0f6076e-1921-4d48-9934-95a9c5fa8234.png)
  
</details>

<details><summary> Assignment </summary>
  
  #### Assignment - Bandgap Voltage Reference
  
  + **[Bandgap Voltage Reference](https://drive.google.com/file/d/1oeFQuFrZNLBuuE-vEIsZzy0zi3TIyPnX/view?usp=share_link)**
  
</details>

## Day 19
## Theory - Low Dropout Regulator
<details><summary> Voltage Regulator </summary>
  
  #### Voltage Regulator
  
  * A power supply with a constant output voltage
  * has both voltage rating and current rating.
  * Ideal regulator gives a constant output voltage irrespective of any current through it
  * Practical regulator givesa constant voltage up the maximum current rating
  
  #### Need of Voltage Regulator
  
  * Regulated voltage is a constant voltage required by the circuits inside the chip to function appropriately
  * The battery supplied the voltage to the regulator
  * ![image](https://user-images.githubusercontent.com/121993909/227870192-c5da3043-c538-4ae5-b133-20530422e6bf.png)
  * ![image](https://user-images.githubusercontent.com/121993909/227870238-833bba59-a564-4828-94dd-5df20176cb30.png)
  
  #### LDO vs Switching Regulator
  
  * LDO Regulator
    * Output is clean DC
    * Input to Output drop voltage is less
    * Load current can be less or high
    * Efficiency is high when Vin-Vout is less
    * Simple in architecture and noise less
    * Lesser Off-chip components
    * No EMI
  
  * Switching Regulator
    * Ripple present
    * Input to output drop voltage is high
    * Load current is high
    * Efficiency is generally high > 90%
    * Output voltage has ripple
    * More off-chip components
    * EMI possible (Inductor)

</details>

<details><summary> LDO Regulator </summary>

  #### LDO Operation
  
  * PMOS LDO
  * ![image](https://user-images.githubusercontent.com/121993909/227874134-5ee3fbef-37ec-48f3-a044-86fda5cb2ec8.png)

  * NMOS LDO
  * ![image](https://user-images.githubusercontent.com/121993909/227875825-d96ea016-972d-45ec-8afb-1a63115370d3.png)

  #### PMOS vs NMOS LDO
  
  * PMOS LDO
    * PMOS pass transistor bigger in size
    * No charge pump circuit required
    * Slower transient response
    * Higher loop gain
  
  * NMOS LDO
    * NMOS pass transistor smaller in size
    * Charge pump required if Vin close to Vout
    * Faster transient response
    * Lesser loop gain
  
  #### Drop out Voltage
  
  * Drop out Voltage
  * ![image](https://user-images.githubusercontent.com/121993909/227877065-fb435311-b263-4bde-b620-51d9f2235c6f.png)

</details>

<details><summary> Assignment </summary>
  
  #### Assignment - LDO
  
  + **[Low Dropout Regulator](https://drive.google.com/file/d/1ym62LVcX7psxi_RNyxBs2DJx4WRQKYux/view?usp=share_link)**
  
</details>
