$date
	Thu Nov 13 22:06:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module cpu $end
$var wire 1 ! clk $end
$var wire 32 # jump_target_jalr [31:0] $end
$var wire 1 " reset $end
$var wire 32 $ wb_data [31:0] $end
$var wire 1 % take_branch $end
$var wire 32 & rs2_val [31:0] $end
$var wire 5 ' rs2_idx [4:0] $end
$var wire 32 ( rs1_val [31:0] $end
$var wire 5 ) rs1_idx [4:0] $end
$var wire 5 * rd [4:0] $end
$var wire 32 + pc_plus4 [31:0] $end
$var wire 32 , pc_next [31:0] $end
$var wire 32 - pc_current [31:0] $end
$var wire 7 . opcode [6:0] $end
$var wire 32 / mem_read_data [31:0] $end
$var wire 32 0 jump_target_jal [31:0] $end
$var wire 32 1 jump_target [31:0] $end
$var wire 1 2 is_jalr $end
$var wire 1 3 is_jal $end
$var wire 32 4 instr [31:0] $end
$var wire 32 5 imm [31:0] $end
$var wire 7 6 funct7 [6:0] $end
$var wire 3 7 funct3 [2:0] $end
$var wire 32 8 branch_target [31:0] $end
$var wire 32 9 alu_result [31:0] $end
$var wire 4 : alu_ctrl [3:0] $end
$var wire 32 ; alu_b [31:0] $end
$var wire 32 < alu_a [31:0] $end
$var wire 1 = RegWrite $end
$var wire 1 > MemWrite $end
$var wire 1 ? MemToReg1 $end
$var wire 1 @ MemRead $end
$var wire 1 A ALUSrcA $end
$var wire 1 B ALUSrc $end
$var wire 2 C ALUOp [1:0] $end
$var reg 2 D MemToReg [1:0] $end
$var reg 2 E PCSrc [1:0] $end
$scope module u_alu $end
$var wire 1 F zero $end
$var wire 32 G b [31:0] $end
$var wire 4 H alu_ctrl [3:0] $end
$var wire 32 I a [31:0] $end
$var reg 32 J result [31:0] $end
$upscope $end
$scope module u_alu_ctrl $end
$var wire 3 K funct3 [2:0] $end
$var wire 7 L funct7 [6:0] $end
$var wire 2 M ALUOp [1:0] $end
$var reg 4 N alu_ctrl [3:0] $end
$upscope $end
$scope module u_branch $end
$var wire 1 O branch $end
$var wire 3 P funct3 [2:0] $end
$var wire 32 Q rs2_value [31:0] $end
$var wire 32 R rs1_value [31:0] $end
$var wire 32 S pc_current [31:0] $end
$var wire 32 T imm [31:0] $end
$var wire 32 U branch_target [31:0] $end
$var reg 1 % take_branch $end
$upscope $end
$scope module u_ctrl $end
$var wire 7 V opcode [6:0] $end
$var reg 2 W ALUOp [1:0] $end
$var reg 1 B ALUSrc $end
$var reg 1 X Branch $end
$var reg 1 @ MemRead $end
$var reg 1 ? MemToReg $end
$var reg 1 > MemWrite $end
$var reg 1 = RegWrite $end
$upscope $end
$scope module u_dmem $end
$var wire 1 @ MemRead $end
$var wire 1 > MemWrite $end
$var wire 32 Y addr [31:0] $end
$var wire 1 ! clk $end
$var wire 32 Z write_data [31:0] $end
$var reg 32 [ read_data [31:0] $end
$upscope $end
$scope module u_imem $end
$var wire 32 \ instr [31:0] $end
$var wire 32 ] addr [31:0] $end
$upscope $end
$scope module u_imm $end
$var wire 32 ^ instr [31:0] $end
$var wire 7 _ opcode [6:0] $end
$var reg 32 ` imm_out [31:0] $end
$upscope $end
$scope module u_mux_alu_a $end
$var wire 1 A ALUSrcA $end
$var wire 32 a rs1 [31:0] $end
$var wire 32 b pc_current [31:0] $end
$var wire 32 c alu_a [31:0] $end
$upscope $end
$scope module u_mux_alu_b $end
$var wire 1 B ALUSrc $end
$var wire 32 d imm [31:0] $end
$var wire 32 e rs2 [31:0] $end
$var wire 32 f alu_b [31:0] $end
$upscope $end
$scope module u_mux_pc $end
$var wire 2 g PCSrc [1:0] $end
$var wire 32 h branch_target [31:0] $end
$var wire 32 i jump_target [31:0] $end
$var wire 32 j pc_plus4 [31:0] $end
$var reg 32 k next_pc [31:0] $end
$upscope $end
$scope module u_mux_wb $end
$var wire 2 l MemToReg [1:0] $end
$var wire 32 m alu_result [31:0] $end
$var wire 32 n mem_data [31:0] $end
$var wire 32 o pc_plus4 [31:0] $end
$var reg 32 p wb_data [31:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 ! clk $end
$var wire 32 q pc_next [31:0] $end
$var wire 1 " reset $end
$var reg 32 r pc_current [31:0] $end
$upscope $end
$scope module u_pc_adder $end
$var wire 32 s pc_current [31:0] $end
$var wire 32 t pc_next [31:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 ! clk $end
$var wire 5 u rd [4:0] $end
$var wire 5 v rs1 [4:0] $end
$var wire 5 w rs2 [4:0] $end
$var wire 32 x wd [31:0] $end
$var wire 1 = we $end
$var wire 32 y rd2 [31:0] $end
$var wire 32 z rd1 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 z
bx y
b101 x
b101 w
b0 v
b1 u
b100 t
b0 s
b0 r
b100 q
b101 p
b100 o
b0 n
b101 m
b0 l
b100 k
b100 j
b100 i
b101 h
b0 g
b101 f
bx e
b101 d
b0 c
b0 b
b0 a
b101 `
b10011 _
b10100000000000010010011 ^
b0 ]
b10100000000000010010011 \
b0 [
bx Z
b101 Y
0X
b0 W
b10011 V
b101 U
b101 T
b0 S
b0 R
bx Q
b0 P
0O
b0 N
b0 M
b0 L
b0 K
b101 J
b0 I
b0 H
b101 G
0F
b0 E
b0 D
b0 C
1B
0A
0@
0?
0>
1=
b0 <
b101 ;
b0 :
b101 9
b101 8
b0 7
b0 6
b101 5
b10100000000000010010011 4
03
02
b100 1
b101 0
b0 /
b10011 .
b0 -
b100 ,
b100 +
b1 *
b0 )
b0 (
b101 '
bx &
0%
b101 $
b100 #
1"
0!
$end
#5000
1!
#10000
0!
#15000
1!
#20000
0!
0"
#25000
b1010 $
b1010 p
b1010 x
b1010 9
b1010 J
b1010 Y
b1010 m
b1010 1
b1010 i
b1010 ;
b1010 G
b1010 f
b1010 #
b1010 5
b1010 T
b1010 `
b1010 d
b1010 '
b1010 w
b10 *
b10 u
b101000000000000100010011 4
b101000000000000100010011 \
b101000000000000100010011 ^
b1000 ,
b1000 k
b1000 q
b1000 +
b1000 j
b1000 o
b1000 t
b1110 8
b1110 U
b1110 h
b1110 0
b100 -
b100 S
b100 ]
b100 b
b100 r
b100 s
1!
#30000
0!
#35000
b1111 $
b1111 p
b1111 x
b1111 9
b1111 J
b1111 Y
b1111 m
b100 1
b100 i
b101 <
b101 I
b101 c
b1010 ;
b1010 G
b1010 f
b100 #
b1010 &
b1010 Q
b1010 Z
b1010 e
b1010 y
b101 (
b101 R
b101 a
b101 z
b10 C
b10 M
b10 W
0B
1=
b0 5
b0 T
b0 `
b0 d
b110011 _
b10 '
b10 w
b1 )
b1 v
b11 *
b11 u
b110011 .
b110011 V
b1000001000000110110011 4
b1000001000000110110011 \
b1000001000000110110011 ^
b1100 ,
b1100 k
b1100 q
b1100 +
b1100 j
b1100 o
b1100 t
b1000 8
b1000 U
b1000 h
b1000 0
b1000 -
b1000 S
b1000 ]
b1000 b
b1000 r
b1000 s
1!
#40000
0!
#45000
b0 $
b0 p
b0 x
1F
b0 9
b0 J
b0 Y
b0 m
b0 1
b0 i
b0 ;
b0 G
b0 f
b0 <
b0 I
b0 c
b0 #
b1111 &
b1111 Q
b1111 Z
b1111 e
b1111 y
b0 (
b0 R
b0 a
b0 z
1>
1B
b0 C
b0 M
b0 W
0=
b100011 _
b11 '
b11 w
b0 )
b0 v
b10 7
b10 K
b10 P
b0 *
b0 u
b100011 .
b100011 V
b1100000010000000100011 4
b1100000010000000100011 \
b1100000010000000100011 ^
b10000 ,
b10000 k
b10000 q
b10000 +
b10000 j
b10000 o
b10000 t
b1100 8
b1100 U
b1100 h
b1100 0
b1100 -
b1100 S
b1100 ]
b1100 b
b1100 r
b1100 s
1!
#50000
0!
#55000
b1 E
b1 g
1%
b0 &
b0 Q
b0 Z
b0 e
b0 y
b1 :
b1 H
b1 N
b1 C
b1 M
b1 W
1X
0>
0B
b1100011 _
b0 '
b0 w
b0 7
b0 K
b0 P
1O
b1100011 .
b1100011 V
b1100011 4
b1100011 \
b1100011 ^
b10000 ,
b10000 k
b10000 q
b10100 +
b10100 j
b10100 o
b10100 t
b10000 8
b10000 U
b10000 h
b10000 0
b10000 -
b10000 S
b10000 ]
b10000 b
b10000 r
b10000 s
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#120000
0!
#125000
1!
#130000
0!
#135000
1!
#140000
0!
#145000
1!
#150000
0!
#155000
1!
#160000
0!
#165000
1!
#170000
0!
#175000
1!
#180000
0!
#185000
1!
#190000
0!
#195000
1!
#200000
0!
#205000
1!
#210000
0!
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
#255000
1!
#260000
0!
#265000
1!
#270000
0!
#275000
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
#300000
0!
#305000
1!
#310000
0!
#315000
1!
#320000
0!
#325000
1!
#330000
0!
#335000
1!
#340000
0!
#345000
1!
#350000
0!
#355000
1!
#360000
0!
#365000
1!
#370000
0!
#375000
1!
#380000
0!
#385000
1!
#390000
0!
#395000
1!
#400000
0!
#405000
1!
#410000
0!
#415000
1!
#420000
0!
#425000
1!
#430000
0!
#435000
1!
#440000
0!
#445000
1!
#450000
0!
#455000
1!
#460000
0!
#465000
1!
#470000
0!
#475000
1!
#480000
0!
#485000
1!
#490000
0!
#495000
1!
#500000
0!
#505000
1!
#510000
0!
#515000
1!
#520000
0!
#525000
1!
#530000
0!
#535000
1!
#540000
0!
#545000
1!
#550000
0!
#555000
1!
#560000
0!
#565000
1!
#570000
0!
#575000
1!
#580000
0!
#585000
1!
#590000
0!
#595000
1!
#600000
0!
#605000
1!
#610000
0!
#615000
1!
#620000
0!
#625000
1!
#630000
0!
#635000
1!
#640000
0!
#645000
1!
#650000
0!
#655000
1!
#660000
0!
#665000
1!
#670000
0!
#675000
1!
#680000
0!
#685000
1!
#690000
0!
#695000
1!
#700000
0!
#705000
1!
#710000
0!
#715000
1!
#720000
0!
#725000
1!
#730000
0!
#735000
1!
#740000
0!
#745000
1!
#750000
0!
#755000
1!
#760000
0!
#765000
1!
#770000
0!
#775000
1!
#780000
0!
#785000
1!
#790000
0!
#795000
1!
#800000
0!
#805000
1!
#810000
0!
#815000
1!
#820000
0!
#825000
1!
#830000
0!
#835000
1!
#840000
0!
#845000
1!
#850000
0!
#855000
1!
#860000
0!
#865000
1!
#870000
0!
#875000
1!
#880000
0!
#885000
1!
#890000
0!
#895000
1!
#900000
0!
#905000
1!
#910000
0!
#915000
1!
#920000
0!
#925000
1!
#930000
0!
#935000
1!
#940000
0!
#945000
1!
#950000
0!
#955000
1!
#960000
0!
#965000
1!
#970000
0!
#975000
1!
#980000
0!
#985000
1!
#990000
0!
#995000
1!
#1000000
0!
#1005000
1!
#1010000
0!
#1015000
1!
#1020000
0!
