// Seed: 3029145481
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input supply0 id_8,
    inout tri0 id_9,
    input uwire id_10,
    input tri0 id_11
);
  logic id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd25
) (
    input wand id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5
    , id_32,
    input tri id_6,
    output wor id_7,
    output wand id_8,
    output tri id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12,
    input tri0 _id_13,
    output wire id_14,
    input uwire id_15,
    output uwire id_16,
    input tri0 id_17,
    output supply1 id_18,
    output wire id_19
    , id_33,
    output wire id_20,
    input wor id_21,
    output tri0 id_22,
    inout tri id_23,
    input tri id_24,
    input wor id_25,
    output uwire id_26,
    output supply0 id_27,
    output wire id_28,
    input tri id_29,
    output supply1 id_30
);
  bit [1 'b0 : (  id_13  )] id_34;
  initial begin : LABEL_0
    id_34 <= id_32;
  end
  timeunit 1ps;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_0,
      id_17,
      id_21,
      id_10,
      id_2,
      id_15,
      id_4,
      id_23,
      id_17,
      id_3
  );
  assign id_32 = -1;
endmodule
