library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.defs.all;

entity power_integration is
    generic(
            ENABLE_PHASED_TRIG : std_logic := '1'
            );
    
    port(
            rst_i			:	in		std_logic;
            clk_data_i	:	in		std_logic; --data clock
            enable : in std_logic;
            beam_data_i : in std_logic_vector(num_beams*8*step_size*interp_factor-1 downto 0); --bms*size*samples
            power_o : out std_logic_vector(14*4*num_beams-1 downto 0) --size*4 windows*beams
    
            );
    end power_integration;
    
architecture rtl of power_integration is

    constant phased_sum_bits: integer := 8; --8. trying 7 bit lut
    constant phased_sum_length: integer := 32; -- actual window determined by addition. This is the divisor since /2^n is easy
    constant phased_sum_power_bits: integer := 16;--16 with calc. trying 7-> 14 lut
    constant num_power_bits: integer := 18;
    constant power_sum_bits:	integer := 18; --actually 25 but this fits into the io regs
    constant num_div: integer := 5;--can be calculated using -> integer(log2(real(phased_sum_length)));

    type phased_arr is array (num_beams-1 downto 0,phased_sum_length-1 downto 0) of signed(phased_sum_bits-1 downto 0);-- range 0 to 2**phased_sum_bits-1; --phased sum... log2(16*8)=7bits
    signal phased_beam_waves: phased_arr:= (others=>(others=>(others=>'0')));
    
    --instantaneous power
    type square_waveform is array (num_beams-1 downto 0,phased_sum_length-1 downto 0) of unsigned(phased_sum_power_bits-1 downto 0);-- range 0 to 2**phased_sum_power_bits-1;--std_logic_vector(phased_sum_power_bits-1 downto 0);
    signal phased_power : square_waveform:= (others=>(others=>(others=>'0')));
    
    --big arrays for thresholds/ average power
    type power_array is array (num_beams-1 downto 0) of unsigned(17 downto 0);-- range 0 to 2**num_power_bits-1;--std_logic_vector(num_power_bits-1 downto 0); --log2(6*(16*6)^2) max power possible
    signal power_sum_0 : power_array:=(others=>(others=>'0')); --partial power integration (samples 0-3)
    signal power_sum_1 : power_array:=(others=>(others=>'0')); --partial power integration (samples 4-7)
    signal power_sum_2 : power_array:=(others=>(others=>'0')); --partial power integration (samples 8-11)
    signal power_sum_3 : power_array:=(others=>(others=>'0')); --partial power integration (samples 12-15)
    signal power_sum_4 : power_array:=(others=>(others=>'0')); --partial power integration (samples 16-19)
    signal power_sum_5 : power_array:=(others=>(others=>'0')); --partial power integration (samples 20-23)
    signal power_sum_6 : power_array:=(others=>(others=>'0')); --partial power integration (samples 24-27)
    signal power_sum_7 : power_array:=(others=>(others=>'0')); --partial power integration (samples 28-31)
    signal power_sum_8 : power_array:=(others=>(others=>'0')); --partial power integration (samples 32-35)

    type bigger_power_array is array (num_beams-1 downto 0) of unsigned(19 downto 0);
    signal power_sum_10 : bigger_power_array:=(others=>(others=>'0')); --partial power integration (zero offset)
    signal power_sum_11 : bigger_power_array:=(others=>(others=>'0')); --partial power integration (4 sample offset)
    signal power_sum_12 : bigger_power_array:=(others=>(others=>'0')); --partial power integration (8 sample offset)
    signal power_sum_13 : bigger_power_array:=(others=>(others=>'0')); --partial power integration (12 sample offset)

    --add two more overlap to having a single sample sliding window. seems to be better
    type avg_power_array is array (num_beams-1 downto 0) of unsigned(13 downto 0);
    signal avg_power0: avg_power_array:=(others=>(others=>'0')); --average power (power_sum shifted down)
    signal avg_power1: avg_power_array:=(others=>(others=>'0')); --average power (power_sum shifted down)
    signal avg_power2: avg_power_array:=(others=>(others=>'0')); --average power (power_sum shifted down)
    signal avg_power3: avg_power_array:=(others=>(others=>'0')); --average power (power_sum shifted down)

    component power_lut_8 is --8 bit lut for calculating power
    port(
            clk_i    : in std_logic;
            a			: in	std_logic_vector(7 downto 0);
            z			: out	unsigned(15 downto 0));
    end component;
begin


assign_beam_i: for bm in 0 to num_beams-1 generate
    assign_sams_i: for sam in 0 to 15 generate
        phased_beam_waves(bm,sam)<= signed(beam_data_i(bm*16*8+8*(sam+1)-1 downto bm*16*8+8*sam));
    end generate;
end generate;

assing_power_o: for bm in 0 to num_beams-1 generate
    power_o(4*14*bm+14-1 downto 4*14*bm)<=std_logic_vector(avg_power0(bm));
    power_o(4*14*bm+28-1 downto 4*14*bm+14)<=std_logic_vector(avg_power1(bm));
    power_o(4*14*bm+42-1 downto 4*14*bm+28)<=std_logic_vector(avg_power2(bm));
    power_o(4*14*bm+56-1 downto 4*14*bm+42)<=std_logic_vector(avg_power3(bm));
end generate;


--calculate the power
--this just uses a LUT in logic to find the power from a signed value. 8 bits synth as bram, 7 bits as norm luts

DO_POWER_BEAM : for i in 0 to num_beams-1 generate
    DO_POWER_SAMPLE : for j in 0 to step_size*interp_factor-1 generate --for j in 0 to phased_sum_length-1 generate
        xPOWERLUT : power_lut_8
        port map(
        clk_i => clk_data_i,
        a => std_logic_vector(phased_beam_waves(i,j)),
        z => phased_power(i,j));
    end generate;
end generate;


/*
proc_move_power:process(clk_data_i,enable)
begin
    if rising_edge(clk_data_i) and enable='1' then
    --sample_o<=std_logic_vector(phased_beam_waves(0,0));

        for i in 0 to num_beams-1 loop --loop over beams
            for j in 0 to step_size*interp_factor-1 loop --for j in 16 to phased_sum_length-1 loop
                --phased_power(i,j)<=unsigned(phased_beam_waves(i,j)*phased_beam_waves(i,j)); --for mult
                --phased_power(i,j+step_size*interp_factor)<=phased_power(i,j); --for power sum >16 but not factor of 2
            end loop;
        end loop;

    end if;
end process;
*/

--block to do the power integration
proc_avg_beam_power : process(clk_data_i,enable)
begin		

    if rising_edge(clk_data_i) and (enable='1') then
        for i in 0 to num_beams-1 loop

            --manually type all these... not sure how to make is a loop.
            --also split in half for timing...
            power_sum_0(i)<=resize(phased_power(i,0),num_power_bits)+resize(phased_power(i,1),num_power_bits)
                                +resize(phased_power(i,2),num_power_bits)+resize(phased_power(i,3),num_power_bits);
            power_sum_1(i)<=resize(phased_power(i,4),num_power_bits)+resize(phased_power(i,5),num_power_bits)
                                +resize(phased_power(i,6),num_power_bits)+resize(phased_power(i,7),num_power_bits);
            power_sum_2(i)<=resize(phased_power(i,8),num_power_bits)+resize(phased_power(i,9),num_power_bits)
                                +resize(phased_power(i,10),num_power_bits)+resize(phased_power(i,11),num_power_bits);
            power_sum_3(i)<=resize(phased_power(i,12),num_power_bits)+resize(phased_power(i,13),num_power_bits)
                                +resize(phased_power(i,14),num_power_bits)+resize(phased_power(i,15),num_power_bits);

            --shift
            power_sum_4(i)<=power_sum_0(i);
            power_sum_5(i)<=power_sum_1(i);
            power_sum_6(i)<=power_sum_2(i);
            power_sum_7(i)<=power_sum_3(i);
            power_sum_8(i)<=power_sum_4(i);

             --add together all smaller sums
            power_sum_10(i)<=resize(power_sum_0(i),20)+power_sum_1(i)+power_sum_2(i)+power_sum_3(i)+power_sum_4(i)+power_sum_5(i);
            power_sum_11(i)<=resize(power_sum_1(i),20)+power_sum_2(i)+power_sum_3(i)+power_sum_4(i)+power_sum_5(i)+power_sum_6(i);
            power_sum_12(i)<=resize(power_sum_2(i),20)+power_sum_3(i)+power_sum_4(i)+power_sum_5(i)+power_sum_6(i)+power_sum_7(i);
            power_sum_13(i)<=resize(power_sum_3(i),20)+power_sum_4(i)+power_sum_5(i)+power_sum_6(i)+power_sum_7(i)+power_sum_8(i);

            --divide and round, hope dont overflow
            if (power_sum_10(i)(4 downto 0))>=x"10" then
                avg_power0(i)<=resize(unsigned(power_sum_10(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length)+1;
            else
                avg_power0(i)<=resize(unsigned(power_sum_10(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length);
            end if;

            if (power_sum_11(i)(4 downto 0))>=x"10" then
                avg_power1(i)<=resize(unsigned(power_sum_11(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length)+1;
            else
                avg_power1(i)<=resize(unsigned(power_sum_11(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length);
            end if;

            if (power_sum_12(i)(4 downto 0))>=x"10" then
                avg_power2(i)<=resize(unsigned(power_sum_12(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length)+1;
            else
                avg_power2(i)<=resize(unsigned(power_sum_12(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length);
            end if;

            if (power_sum_13(i)(4 downto 0))>=x"10" then
                avg_power3(i)<=resize(unsigned(power_sum_13(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length)+1;
            else
                avg_power3(i)<=resize(unsigned(power_sum_13(i)(power_sum_10(0)'length-1 downto 5)),avg_power0(0)'length);
            end if;

        end loop;
    end if;
end process;


end rtl;