// Seed: 2767176011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_2 = 32'd97
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  input wire _id_1;
  logic [id_1 : id_2] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = -1;
endmodule
