library ieee;
use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;

entity in_storing is 
	port map (
			clk     : IN  std_logic;
			enb     : IN  std_logic;
			reset   : IN  std_logic;
			
			-- from the simunlink wrapper
			din     : IN  std_logic_vector(31 DOWNTO 0);
			
			
			-- to the SRAM a ports
			aclr_a						: IN STD_LOGIC;
			address_a					: IN STD_LOGIC_VECTOR (9 DOWNTO 0);
			clock_a						: IN STD_LOGIC;
			data_a						: IN STD_LOGIC_VECTOR (39 DOWNTO 0);
			rden_a						: IN STD_LOGIC;
			wren_a						: IN STD_LOGIC;
			q_a							: OUT STD_LOGIC_VECTOR (39 DOWNTO 0);
			
			
		);
end entity in_storing;