<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Digital Clock Managers — Spartan 3 &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Digital Clock Managers — Spartan 3E, 3A" href="dcm-s3e.html" />
    <link rel="prev" title="Input / Output" href="io.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Spartan 3</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="structure.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input / Output</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Digital Clock Managers — Spartan 3</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#dcm-s3"><code class="docutils literal notranslate"><span class="pre">DCM.S3</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#deskew-adjust"><code class="docutils literal notranslate"><span class="pre">DESKEW_ADJUST</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="dcm-s3e.html">Digital Clock Managers — Spartan 3E, 3A</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcilogicse.html">Hard PCI logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="config-s3.html">Configuration registers — Spartan 3, Spartan 3E</a></li>
<li class="toctree-l3"><a class="reference internal" href="config-s3a.html">Configuration registers — Spartan 3A and 3A DSP</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Spartan 3</a></li>
      <li class="breadcrumb-item active">Digital Clock Managers — Spartan 3</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan3/dcm-s3.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="digital-clock-managers-spartan-3">
<span id="spartan3-dcm-s3"></span><h1>Digital Clock Managers — Spartan 3<a class="headerlink" href="#digital-clock-managers-spartan-3" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>reverse, document</p>
</div>
<section id="dcm-s3">
<h2><code class="docutils literal notranslate"><span class="pre">DCM.S3</span></code><a class="headerlink" href="#dcm-s3" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">DCM.S3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[1]">DCM:DLLC[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DUTY_CYCLE_CORRECTION" title="DCM:DUTY_CYCLE_CORRECTION[0]">DCM:DUTY_CYCLE_CORRECTION[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_PHASE_RISE" title="DCM:CLKDV_PHASE_RISE[1]">DCM:CLKDV_PHASE_RISE[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[17]">DCM:DLLC[17]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[0]">DCM:DLLC[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DUTY_CYCLE_CORRECTION" title="DCM:DUTY_CYCLE_CORRECTION[3]">DCM:DUTY_CYCLE_CORRECTION[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[2]">DCM:DLLC[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DUTY_CYCLE_CORRECTION" title="DCM:DUTY_CYCLE_CORRECTION[1]">DCM:DUTY_CYCLE_CORRECTION[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_PHASE_FALL" title="DCM:CLKDV_PHASE_FALL[0]">DCM:CLKDV_PHASE_FALL[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[18]">DCM:DLLC[18]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_PHASE_RISE" title="DCM:CLKDV_PHASE_RISE[0]">DCM:CLKDV_PHASE_RISE[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[16]">DCM:DLLC[16]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[3]">DCM:DLLC[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DUTY_CYCLE_CORRECTION" title="DCM:DUTY_CYCLE_CORRECTION[2]">DCM:DUTY_CYCLE_CORRECTION[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_PHASE_FALL" title="DCM:CLKDV_PHASE_FALL[1]">DCM:CLKDV_PHASE_FALL[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[19]">DCM:DLLC[19]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_MAX" title="DCM:CLKDV_COUNT_MAX[0]">DCM:CLKDV_COUNT_MAX[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[4]">DCM:DLLC[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_MODE" title="DCM:CLKDV_MODE">DCM:CLKDV_MODE</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[20]">DCM:DLLC[20]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.STSADRS1" title="~DCM:INV.STSADRS1">~DCM:INV.STSADRS1</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_MAX" title="DCM:CLKDV_COUNT_MAX[1]">DCM:CLKDV_COUNT_MAX[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[5]">DCM:DLLC[5]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[21]">DCM:DLLC[21]</a><br><a href="#bits-xc3s-DCM.S3-DCM:TEST_OSC" title="DCM:TEST_OSC[0]">DCM:TEST_OSC[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLSEL2" title="~DCM:INV.CTLSEL2">~DCM:INV.CTLSEL2</a></td></tr>
<tr><td>6</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_MAX" title="DCM:CLKDV_COUNT_MAX[2]">DCM:CLKDV_COUNT_MAX[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[6]">DCM:DLLC[6]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[22]">DCM:DLLC[22]</a><br><a href="#bits-xc3s-DCM.S3-DCM:TEST_OSC" title="DCM:TEST_OSC[1]">DCM:TEST_OSC[1]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_MAX" title="DCM:CLKDV_COUNT_MAX[3]">DCM:CLKDV_COUNT_MAX[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[7]">DCM:DLLC[7]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLK_FEEDBACK" title="DCM:CLK_FEEDBACK">DCM:CLK_FEEDBACK</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[23]">DCM:DLLC[23]</a></td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL" title="DCM:CLKDV_COUNT_FALL[0]">DCM:CLKDV_COUNT_FALL[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[8]">DCM:DLLC[8]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[24]">DCM:DLLC[24]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLL_FREQUENCY_MODE" title="DCM:DLL_FREQUENCY_MODE">DCM:DLL_FREQUENCY_MODE</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL" title="DCM:CLKDV_COUNT_FALL[1]">DCM:CLKDV_COUNT_FALL[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[9]">DCM:DLLC[9]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[25]">DCM:DLLC[25]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PS_CENTERED" title="DCM:PS_CENTERED">DCM:PS_CENTERED</a></td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL" title="DCM:CLKDV_COUNT_FALL[2]">DCM:CLKDV_COUNT_FALL[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[10]">DCM:DLLC[10]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[26]">DCM:DLLC[26]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PS_MODE" title="DCM:PS_MODE">DCM:PS_MODE</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL" title="DCM:CLKDV_COUNT_FALL[3]">DCM:CLKDV_COUNT_FALL[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[11]">DCM:DLLC[11]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[27]">DCM:DLLC[27]</a><br><a href="#bits-xc3s-DCM.S3-DCM:STATUS7" title="DCM:STATUS7">DCM:STATUS7</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.FREEZEDLL" title="~DCM:INV.FREEZEDLL">~DCM:INV.FREEZEDLL</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL_2" title="DCM:CLKDV_COUNT_FALL_2[0]">DCM:CLKDV_COUNT_FALL_2[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[12]">DCM:DLLC[12]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[28]">DCM:DLLC[28]</a><br><a href="#bits-xc3s-DCM.S3-DCM:STATUS1" title="DCM:STATUS1">DCM:STATUS1</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.PSEN" title="~DCM:INV.PSEN">~DCM:INV.PSEN</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL_2" title="DCM:CLKDV_COUNT_FALL_2[1]">DCM:CLKDV_COUNT_FALL_2[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[13]">DCM:DLLC[13]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[29]">DCM:DLLC[29]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLOSC1" title="~DCM:INV.CTLOSC1">~DCM:INV.CTLOSC1</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:INVERT_ZD1_CUSTOM" title="DCM:INVERT_ZD1_CUSTOM">DCM:INVERT_ZD1_CUSTOM</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL_2" title="DCM:CLKDV_COUNT_FALL_2[2]">DCM:CLKDV_COUNT_FALL_2[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[14]">DCM:DLLC[14]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[30]">DCM:DLLC[30]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:VREG_PROBE" title="DCM:VREG_PROBE[4]">DCM:VREG_PROBE[4]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:TRIM_LP_B" title="DCM:TRIM_LP_B">DCM:TRIM_LP_B</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL_2" title="DCM:CLKDV_COUNT_FALL_2[3]">DCM:CLKDV_COUNT_FALL_2[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[15]">DCM:DLLC[15]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLC" title="DCM:DLLC[31]">DCM:DLLC[31]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.STSADRS3" title="~DCM:INV.STSADRS3">~DCM:INV.STSADRS3</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EN_OLD_OSCCTL" title="DCM:EN_OLD_OSCCTL">DCM:EN_OLD_OSCCTL</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[0]">DCM:DLLS[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[0]">DCM:FACTORY_JF2[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[0]">DCM:COM[0]</a></td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EN_RELRST_B" title="DCM:EN_RELRST_B">DCM:EN_RELRST_B</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[1]">DCM:DLLS[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[1]">DCM:FACTORY_JF2[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[1]">DCM:COM[1]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:LPON_B_DFS" title="DCM:LPON_B_DFS[0]">DCM:LPON_B_DFS[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[2]">DCM:DLLS[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[2]">DCM:FACTORY_JF2[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[2]">DCM:COM[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:LPON_B_DFS" title="DCM:LPON_B_DFS[1]">DCM:LPON_B_DFS[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[3]">DCM:DLLS[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[3]">DCM:FACTORY_JF2[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[3]">DCM:COM[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLSEL1" title="~DCM:INV.CTLSEL1">~DCM:INV.CTLSEL1</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EN_PWCTL" title="DCM:EN_PWCTL">DCM:EN_PWCTL</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[4]">DCM:DLLS[4]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[4]">DCM:FACTORY_JF2[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[4]">DCM:COM[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.RST" title="~DCM:INV.RST">~DCM:INV.RST</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:SEL_HSYNC_B" title="DCM:SEL_HSYNC_B[1]">DCM:SEL_HSYNC_B[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[5]">DCM:DLLS[5]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[5]">DCM:FACTORY_JF2[5]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[5]">DCM:COM[5]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:MIS1" title="DCM:MIS1">DCM:MIS1</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[6]">DCM:DLLS[6]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[6]">DCM:FACTORY_JF2[6]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[6]">DCM:COM[6]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:M1D1" title="DCM:M1D1">DCM:M1D1</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[7]">DCM:DLLS[7]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF2" title="DCM:FACTORY_JF2[7]">DCM:FACTORY_JF2[7]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[7]">DCM:COM[7]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:SEL_HSYNC_B" title="DCM:SEL_HSYNC_B[0]">DCM:SEL_HSYNC_B[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[8]">DCM:DLLS[8]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[0]">DCM:FACTORY_JF1[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[8]">DCM:COM[8]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.STSADRS0" title="~DCM:INV.STSADRS0">~DCM:INV.STSADRS0</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_LP" title="DCM:CFG_DLL_LP[0]">DCM:CFG_DLL_LP[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[9]">DCM:DLLS[9]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[1]">DCM:FACTORY_JF1[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[9]">DCM:COM[9]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_LP" title="DCM:CFG_DLL_LP[1]">DCM:CFG_DLL_LP[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[10]">DCM:DLLS[10]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[2]">DCM:FACTORY_JF1[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[10]">DCM:COM[10]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[11]">DCM:MISC[11]</a><br><a href="#bits-xc3s-DCM.S3-DCM:STARTUP_WAIT" title="DCM:STARTUP_WAIT">DCM:STARTUP_WAIT</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_LP" title="DCM:CFG_DLL_LP[2]">DCM:CFG_DLL_LP[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[11]">DCM:DLLS[11]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[3]">DCM:FACTORY_JF1[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[11]">DCM:COM[11]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CONCUR" title="DCM:ENABLE.CONCUR">DCM:ENABLE.CONCUR</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[10]">DCM:MISC[10]</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[0]">DCM:CFG_DLL_PS[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[12]">DCM:DLLS[12]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[4]">DCM:FACTORY_JF1[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[12]">DCM:COM[12]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLKFX" title="DCM:ENABLE.CLKFX">DCM:ENABLE.CLKFX</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[9]">DCM:MISC[9]</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[1]">DCM:CFG_DLL_PS[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[13]">DCM:DLLS[13]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[5]">DCM:FACTORY_JF1[5]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[13]">DCM:COM[13]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLKFX180" title="DCM:ENABLE.CLKFX180">DCM:ENABLE.CLKFX180</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[8]">DCM:MISC[8]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[2]">DCM:CFG_DLL_PS[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[14]">DCM:DLLS[14]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[6]">DCM:FACTORY_JF1[6]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[14]">DCM:COM[14]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLKDV" title="DCM:ENABLE.CLKDV">DCM:ENABLE.CLKDV</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[7]">DCM:MISC[7]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[3]">DCM:CFG_DLL_PS[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[15]">DCM:DLLS[15]</a><br><a href="#bits-xc3s-DCM.S3-DCM:FACTORY_JF1" title="DCM:FACTORY_JF1[7]">DCM:FACTORY_JF1[7]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[15]">DCM:COM[15]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLK2X180" title="DCM:ENABLE.CLK2X180">DCM:ENABLE.CLK2X180</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[6]">DCM:MISC[6]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[4]">DCM:CFG_DLL_PS[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS_ENABLE" title="DCM:DFS_ENABLE">DCM:DFS_ENABLE</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[16]">DCM:DLLS[16]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKIN_DIVIDE_BY_2" title="DCM:CLKIN_DIVIDE_BY_2">DCM:CLKIN_DIVIDE_BY_2</a><br><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[16]">DCM:COM[16]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLK2X" title="DCM:ENABLE.CLK2X">DCM:ENABLE.CLK2X</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[5]">DCM:MISC[5]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[5]">DCM:CFG_DLL_PS[5]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[17]">DCM:DLLS[17]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DLL_ENABLE" title="DCM:DLL_ENABLE">DCM:DLL_ENABLE</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[17]">DCM:COM[17]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DESKEW_ADJUST" title="DCM:DESKEW_ADJUST[0]">DCM:DESKEW_ADJUST[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLK270" title="DCM:ENABLE.CLK270">DCM:ENABLE.CLK270</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[4]">DCM:MISC[4]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[6]">DCM:CFG_DLL_PS[6]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[18]">DCM:DLLS[18]</a><br><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLKFB" title="DCM:ENABLE.CLKFB">DCM:ENABLE.CLKFB</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[18]">DCM:COM[18]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DESKEW_ADJUST" title="DCM:DESKEW_ADJUST[1]">DCM:DESKEW_ADJUST[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLK180" title="DCM:ENABLE.CLK180">DCM:ENABLE.CLK180</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[3]">DCM:MISC[3]</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[7]">DCM:CFG_DLL_PS[7]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[19]">DCM:DLLS[19]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PS_ENABLE" title="DCM:PS_ENABLE">DCM:PS_ENABLE</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[19]">DCM:COM[19]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DESKEW_ADJUST" title="DCM:DESKEW_ADJUST[2]">DCM:DESKEW_ADJUST[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLK90" title="DCM:ENABLE.CLK90">DCM:ENABLE.CLK90</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[2]">DCM:MISC[2]</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:CFG_DLL_PS" title="DCM:CFG_DLL_PS[8]">DCM:CFG_DLL_PS[8]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[20]">DCM:DLLS[20]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[20]">DCM:COM[20]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DESKEW_ADJUST" title="DCM:DESKEW_ADJUST[3]">DCM:DESKEW_ADJUST[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:ENABLE.CLK0" title="DCM:ENABLE.CLK0">DCM:ENABLE.CLK0</a><br><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[1]">DCM:MISC[1]</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:RESET_PS_SEL" title="DCM:RESET_PS_SEL">DCM:RESET_PS_SEL</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[21]">DCM:DLLS[21]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT_NEGATIVE" title="DCM:PHASE_SHIFT_NEGATIVE">DCM:PHASE_SHIFT_NEGATIVE</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKIN_IOB" title="DCM:CLKIN_IOB">DCM:CLKIN_IOB</a><br><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[21]">DCM:COM[21]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:MISC" title="DCM:MISC[0]">DCM:MISC[0]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:ZD1_BY1" title="DCM:ZD1_BY1">DCM:ZD1_BY1</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[22]">DCM:DLLS[22]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[0]">DCM:PHASE_SHIFT[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFB_IOB" title="DCM:CLKFB_IOB">DCM:CLKFB_IOB</a><br><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[22]">DCM:COM[22]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:ZD2_BY1" title="DCM:ZD2_BY1">DCM:ZD2_BY1</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[23]">DCM:DLLS[23]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[1]">DCM:PHASE_SHIFT[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[23]">DCM:COM[23]</a></td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EN_DUMMY_OSC" title="DCM:EN_DUMMY_OSC">DCM:EN_DUMMY_OSC</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[24]">DCM:DLLS[24]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[2]">DCM:PHASE_SHIFT[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[24]">DCM:COM[24]</a><br><a href="#bits-xc3s-DCM.S3-DCM:VBG_SEL" title="DCM:VBG_SEL[0]">DCM:VBG_SEL[0]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EXTENDED_RUN_TIME" title="DCM:EXTENDED_RUN_TIME">DCM:EXTENDED_RUN_TIME</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[25]">DCM:DLLS[25]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[3]">DCM:PHASE_SHIFT[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[25]">DCM:COM[25]</a><br><a href="#bits-xc3s-DCM.S3-DCM:VBG_SEL" title="DCM:VBG_SEL[1]">DCM:VBG_SEL[1]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EXTENDED_HALT_TIME" title="DCM:EXTENDED_HALT_TIME">DCM:EXTENDED_HALT_TIME</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[26]">DCM:DLLS[26]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[4]">DCM:PHASE_SHIFT[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[26]">DCM:COM[26]</a><br><a href="#bits-xc3s-DCM.S3-DCM:VBG_SEL" title="DCM:VBG_SEL[2]">DCM:VBG_SEL[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EXTENDED_FLUSH_TIME" title="DCM:EXTENDED_FLUSH_TIME">DCM:EXTENDED_FLUSH_TIME</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[27]">DCM:DLLS[27]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[5]">DCM:PHASE_SHIFT[5]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[27]">DCM:COM[27]</a><br><a href="#bits-xc3s-DCM.S3-DCM:VBG_PD" title="DCM:VBG_PD[0]">DCM:VBG_PD[0]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:EN_OSC_COARSE" title="DCM:EN_OSC_COARSE">DCM:EN_OSC_COARSE</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[28]">DCM:DLLS[28]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[6]">DCM:PHASE_SHIFT[6]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[28]">DCM:COM[28]</a><br><a href="#bits-xc3s-DCM.S3-DCM:VBG_PD" title="DCM:VBG_PD[1]">DCM:VBG_PD[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLMODE" title="~DCM:INV.CTLMODE">~DCM:INV.CTLMODE</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:SPLY_IDC" title="DCM:SPLY_IDC[0]">DCM:SPLY_IDC[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[29]">DCM:DLLS[29]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PHASE_SHIFT" title="DCM:PHASE_SHIFT[7]">DCM:PHASE_SHIFT[7]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COIN_WINDOW" title="DCM:COIN_WINDOW[0]">DCM:COIN_WINDOW[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[29]">DCM:COM[29]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-DCM.S3-DCM:SPLY_IDC" title="DCM:SPLY_IDC[1]">DCM:SPLY_IDC[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[30]">DCM:DLLS[30]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COIN_WINDOW" title="DCM:COIN_WINDOW[1]">DCM:COIN_WINDOW[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[30]">DCM:COM[30]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:VREG_PROBE" title="DCM:VREG_PROBE[3]">DCM:VREG_PROBE[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:DLLS" title="DCM:DLLS[31]">DCM:DLLS[31]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:COM" title="DCM:COM[31]">DCM:COM[31]</a><br><a href="#bits-xc3s-DCM.S3-DCM:NON_STOP" title="DCM:NON_STOP">DCM:NON_STOP</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:VREG_PROBE" title="DCM:VREG_PROBE[2]">DCM:VREG_PROBE[2]</a></td></tr>
<tr><td>48</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[0]">DCM:CLKFX_DIVIDE[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[0]">DCM:DFS[0]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[4]">DCM:CLKFX_MULTIPLY[4]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[16]">DCM:DFS[16]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[1]">DCM:CLKFX_DIVIDE[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[1]">DCM:DFS[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[5]">DCM:CLKFX_MULTIPLY[5]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[17]">DCM:DFS[17]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[2]">DCM:CLKFX_DIVIDE[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[2]">DCM:DFS[2]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[6]">DCM:CLKFX_MULTIPLY[6]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[18]">DCM:DFS[18]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[3]">DCM:CLKFX_DIVIDE[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[3]">DCM:DFS[3]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[7]">DCM:CLKFX_MULTIPLY[7]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[19]">DCM:DFS[19]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.STSADRS2" title="~DCM:INV.STSADRS2">~DCM:INV.STSADRS2</a></td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[4]">DCM:CLKFX_DIVIDE[4]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[4]">DCM:DFS[4]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[8]">DCM:CLKFX_MULTIPLY[8]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[20]">DCM:DFS[20]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLOSC2" title="~DCM:INV.CTLOSC2">~DCM:INV.CTLOSC2</a></td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[5]">DCM:CLKFX_DIVIDE[5]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[5]">DCM:DFS[5]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[9]">DCM:CLKFX_MULTIPLY[9]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[21]">DCM:DFS[21]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLSEL0" title="~DCM:INV.CTLSEL0">~DCM:INV.CTLSEL0</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[6]">DCM:CLKFX_DIVIDE[6]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[6]">DCM:DFS[6]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[10]">DCM:CLKFX_MULTIPLY[10]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[22]">DCM:DFS[22]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:VREG_PROBE" title="DCM:VREG_PROBE[1]">DCM:VREG_PROBE[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[7]">DCM:CLKFX_DIVIDE[7]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[7]">DCM:DFS[7]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[11]">DCM:CLKFX_MULTIPLY[11]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[23]">DCM:DFS[23]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:VREG_PROBE" title="DCM:VREG_PROBE[0]">DCM:VREG_PROBE[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[8]">DCM:CLKFX_DIVIDE[8]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[8]">DCM:DFS[8]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[24]">DCM:DFS[24]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.PSINCDEC" title="~DCM:INV.PSINCDEC">~DCM:INV.PSINCDEC</a></td></tr>
<tr><td>57</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[9]">DCM:CLKFX_DIVIDE[9]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[9]">DCM:DFS[9]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[25]">DCM:DFS[25]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.FREEZEDFS" title="~DCM:INV.FREEZEDFS">~DCM:INV.FREEZEDFS</a></td></tr>
<tr><td>58</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[10]">DCM:CLKFX_DIVIDE[10]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[10]">DCM:DFS[10]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[26]">DCM:DFS[26]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE" title="DCM:CLKFX_DIVIDE[11]">DCM:CLKFX_DIVIDE[11]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[11]">DCM:DFS[11]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[27]">DCM:DFS[27]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS_FEEDBACK" title="DCM:DFS_FEEDBACK">DCM:DFS_FEEDBACK</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[3]">DCM:CLKFX_MULTIPLY[3]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[15]">DCM:DFS[15]</a></td></tr>
<tr><td>60</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[0]">DCM:CLKFX_MULTIPLY[0]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[12]">DCM:DFS[12]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[28]">DCM:DFS[28]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS_FREQUENCY_MODE" title="DCM:DFS_FREQUENCY_MODE">DCM:DFS_FREQUENCY_MODE</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[31]">DCM:DFS[31]</a><br><a href="#bits-xc3s-DCM.S3-DCM:PL_CENTERED" title="DCM:PL_CENTERED">DCM:PL_CENTERED</a></td></tr>
<tr><td>61</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[1]">DCM:CLKFX_MULTIPLY[1]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[13]">DCM:DFS[13]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[29]">DCM:DFS[29]</a><br><a href="#bits-xc3s-DCM.S3-DCM:SEL_PL_DLY" title="DCM:SEL_PL_DLY[0]">DCM:SEL_PL_DLY[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY" title="DCM:CLKFX_MULTIPLY[2]">DCM:CLKFX_MULTIPLY[2]</a><br><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[14]">DCM:DFS[14]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:DFS" title="DCM:DFS[30]">DCM:DFS[30]</a><br><a href="#bits-xc3s-DCM.S3-DCM:SEL_PL_DLY" title="DCM:SEL_PL_DLY[1]">DCM:SEL_PL_DLY[1]</a></td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.CTLGO" title="~DCM:INV.CTLGO">~DCM:INV.CTLGO</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-DCM.S3-DCM:INV.STSADRS4" title="~DCM:INV.STSADRS4">~DCM:INV.STSADRS4</a></td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CLKFB_IOB"></div>
<div id="bits-xc3s-DCM.S3-DCM:CLKIN_DIVIDE_BY_2"></div>
<div id="bits-xc3s-DCM.S3-DCM:CLKIN_IOB"></div>
<div id="bits-xc3s-DCM.S3-DCM:DFS_ENABLE"></div>
<div id="bits-xc3s-DCM.S3-DCM:DFS_FEEDBACK"></div>
<div id="bits-xc3s-DCM.S3-DCM:DLL_ENABLE"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLK0"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLK180"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLK270"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLK2X"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLK2X180"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLK90"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLKDV"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLKFB"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLKFX"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CLKFX180"></div>
<div id="bits-xc3s-DCM.S3-DCM:ENABLE.CONCUR"></div>
<div id="bits-xc3s-DCM.S3-DCM:EN_DUMMY_OSC"></div>
<div id="bits-xc3s-DCM.S3-DCM:EN_OLD_OSCCTL"></div>
<div id="bits-xc3s-DCM.S3-DCM:EN_OSC_COARSE"></div>
<div id="bits-xc3s-DCM.S3-DCM:EN_PWCTL"></div>
<div id="bits-xc3s-DCM.S3-DCM:EN_RELRST_B"></div>
<div id="bits-xc3s-DCM.S3-DCM:EXTENDED_FLUSH_TIME"></div>
<div id="bits-xc3s-DCM.S3-DCM:EXTENDED_HALT_TIME"></div>
<div id="bits-xc3s-DCM.S3-DCM:EXTENDED_RUN_TIME"></div>
<div id="bits-xc3s-DCM.S3-DCM:INVERT_ZD1_CUSTOM"></div>
<div id="bits-xc3s-DCM.S3-DCM:M1D1"></div>
<div id="bits-xc3s-DCM.S3-DCM:MIS1"></div>
<div id="bits-xc3s-DCM.S3-DCM:NON_STOP"></div>
<div id="bits-xc3s-DCM.S3-DCM:PHASE_SHIFT_NEGATIVE"></div>
<div id="bits-xc3s-DCM.S3-DCM:PL_CENTERED"></div>
<div id="bits-xc3s-DCM.S3-DCM:PS_CENTERED"></div>
<div id="bits-xc3s-DCM.S3-DCM:PS_ENABLE"></div>
<div id="bits-xc3s-DCM.S3-DCM:RESET_PS_SEL"></div>
<div id="bits-xc3s-DCM.S3-DCM:STARTUP_WAIT"></div>
<div id="bits-xc3s-DCM.S3-DCM:STATUS1"></div>
<div id="bits-xc3s-DCM.S3-DCM:STATUS7"></div>
<div id="bits-xc3s-DCM.S3-DCM:TRIM_LP_B"></div>
<div id="bits-xc3s-DCM.S3-DCM:ZD1_BY1"></div>
<div id="bits-xc3s-DCM.S3-DCM:ZD2_BY1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CLKFB_IOB</th><th>[0, 2, 38]</th></tr>
<tr><th>DCM:CLKIN_DIVIDE_BY_2</th><th>[0, 2, 32]</th></tr>
<tr><th>DCM:CLKIN_IOB</th><th>[0, 2, 37]</th></tr>
<tr><th>DCM:DFS_ENABLE</th><th>[0, 1, 32]</th></tr>
<tr><th>DCM:DFS_FEEDBACK</th><th>[0, 2, 59]</th></tr>
<tr><th>DCM:DLL_ENABLE</th><th>[0, 1, 33]</th></tr>
<tr><th>DCM:ENABLE.CLK0</th><th>[0, 3, 36]</th></tr>
<tr><th>DCM:ENABLE.CLK180</th><th>[0, 3, 34]</th></tr>
<tr><th>DCM:ENABLE.CLK270</th><th>[0, 3, 33]</th></tr>
<tr><th>DCM:ENABLE.CLK2X</th><th>[0, 3, 32]</th></tr>
<tr><th>DCM:ENABLE.CLK2X180</th><th>[0, 3, 31]</th></tr>
<tr><th>DCM:ENABLE.CLK90</th><th>[0, 3, 35]</th></tr>
<tr><th>DCM:ENABLE.CLKDV</th><th>[0, 3, 30]</th></tr>
<tr><th>DCM:ENABLE.CLKFB</th><th>[0, 1, 34]</th></tr>
<tr><th>DCM:ENABLE.CLKFX</th><th>[0, 3, 28]</th></tr>
<tr><th>DCM:ENABLE.CLKFX180</th><th>[0, 3, 29]</th></tr>
<tr><th>DCM:ENABLE.CONCUR</th><th>[0, 3, 27]</th></tr>
<tr><th>DCM:EN_DUMMY_OSC</th><th>[0, 0, 40]</th></tr>
<tr><th>DCM:EN_OLD_OSCCTL</th><th>[0, 0, 16]</th></tr>
<tr><th>DCM:EN_OSC_COARSE</th><th>[0, 0, 44]</th></tr>
<tr><th>DCM:EN_PWCTL</th><th>[0, 0, 20]</th></tr>
<tr><th>DCM:EN_RELRST_B</th><th>[0, 0, 17]</th></tr>
<tr><th>DCM:EXTENDED_FLUSH_TIME</th><th>[0, 0, 43]</th></tr>
<tr><th>DCM:EXTENDED_HALT_TIME</th><th>[0, 0, 42]</th></tr>
<tr><th>DCM:EXTENDED_RUN_TIME</th><th>[0, 0, 41]</th></tr>
<tr><th>DCM:INVERT_ZD1_CUSTOM</th><th>[0, 0, 14]</th></tr>
<tr><th>DCM:M1D1</th><th>[0, 0, 23]</th></tr>
<tr><th>DCM:MIS1</th><th>[0, 0, 22]</th></tr>
<tr><th>DCM:NON_STOP</th><th>[0, 2, 47]</th></tr>
<tr><th>DCM:PHASE_SHIFT_NEGATIVE</th><th>[0, 1, 37]</th></tr>
<tr><th>DCM:PL_CENTERED</th><th>[0, 3, 60]</th></tr>
<tr><th>DCM:PS_CENTERED</th><th>[0, 2, 9]</th></tr>
<tr><th>DCM:PS_ENABLE</th><th>[0, 1, 35]</th></tr>
<tr><th>DCM:RESET_PS_SEL</th><th>[0, 0, 37]</th></tr>
<tr><th>DCM:STARTUP_WAIT</th><th>[0, 3, 26]</th></tr>
<tr><th>DCM:STATUS1</th><th>[0, 2, 12]</th></tr>
<tr><th>DCM:STATUS7</th><th>[0, 2, 11]</th></tr>
<tr><th>DCM:TRIM_LP_B</th><th>[0, 0, 15]</th></tr>
<tr><th>DCM:ZD1_BY1</th><th>[0, 0, 38]</th></tr>
<tr><th>DCM:ZD2_BY1</th><th>[0, 0, 39]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CLKDV_PHASE_FALL"></div>
<div id="bits-xc3s-DCM.S3-DCM:CLKDV_PHASE_RISE"></div>
<div id="bits-xc3s-DCM.S3-DCM:LPON_B_DFS"></div>
<div id="bits-xc3s-DCM.S3-DCM:SEL_HSYNC_B"></div>
<div id="bits-xc3s-DCM.S3-DCM:SPLY_IDC"></div>
<div id="bits-xc3s-DCM.S3-DCM:VBG_PD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CLKDV_PHASE_FALL</th><th>[0, 2, 3]</th><th>[0, 2, 2]</th></tr>
<tr><th>DCM:CLKDV_PHASE_RISE</th><th>[0, 2, 1]</th><th>[0, 3, 2]</th></tr>
<tr><th>DCM:LPON_B_DFS</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th></tr>
<tr><th>DCM:SEL_HSYNC_B</th><th>[0, 0, 21]</th><th>[0, 0, 24]</th></tr>
<tr><th>DCM:SPLY_IDC</th><th>[0, 0, 46]</th><th>[0, 0, 45]</th></tr>
<tr><th>DCM:VBG_PD</th><th>[0, 2, 44]</th><th>[0, 2, 43]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CFG_DLL_LP"></div>
<div id="bits-xc3s-DCM.S3-DCM:VBG_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CFG_DLL_LP</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th><th>[0, 0, 25]</th></tr>
<tr><th>DCM:VBG_SEL</th><th>[0, 2, 42]</th><th>[0, 2, 41]</th><th>[0, 2, 40]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CFG_DLL_PS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CFG_DLL_PS</th><th>[0, 0, 36]</th><th>[0, 0, 35]</th><th>[0, 0, 34]</th><th>[0, 0, 33]</th><th>[0, 0, 32]</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th><th>[0, 0, 29]</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL"></div>
<div id="bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_FALL_2"></div>
<div id="bits-xc3s-DCM.S3-DCM:CLKDV_COUNT_MAX"></div>
<div id="bits-xc3s-DCM.S3-DCM:DESKEW_ADJUST"></div>
<div id="bits-xc3s-DCM.S3-DCM:DUTY_CYCLE_CORRECTION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CLKDV_COUNT_FALL</th><th>[0, 1, 11]</th><th>[0, 1, 10]</th><th>[0, 1, 9]</th><th>[0, 1, 8]</th></tr>
<tr><th>DCM:CLKDV_COUNT_FALL_2</th><th>[0, 1, 15]</th><th>[0, 1, 14]</th><th>[0, 1, 13]</th><th>[0, 1, 12]</th></tr>
<tr><th>DCM:CLKDV_COUNT_MAX</th><th>[0, 1, 7]</th><th>[0, 1, 6]</th><th>[0, 1, 5]</th><th>[0, 1, 4]</th></tr>
<tr><th>DCM:DESKEW_ADJUST</th><th>[0, 2, 36]</th><th>[0, 2, 35]</th><th>[0, 2, 34]</th><th>[0, 2, 33]</th></tr>
<tr><th>DCM:DUTY_CYCLE_CORRECTION</th><th>[0, 3, 1]</th><th>[0, 1, 3]</th><th>[0, 1, 2]</th><th>[0, 1, 1]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:FACTORY_JF1"></div>
<div id="bits-xc3s-DCM.S3-DCM:FACTORY_JF2"></div>
<div id="bits-xc3s-DCM.S3-DCM:PHASE_SHIFT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:FACTORY_JF1</th><th>[0, 1, 31]</th><th>[0, 1, 30]</th><th>[0, 1, 29]</th><th>[0, 1, 28]</th><th>[0, 1, 27]</th><th>[0, 1, 26]</th><th>[0, 1, 25]</th><th>[0, 1, 24]</th></tr>
<tr><th>DCM:FACTORY_JF2</th><th>[0, 1, 23]</th><th>[0, 1, 22]</th><th>[0, 1, 21]</th><th>[0, 1, 20]</th><th>[0, 1, 19]</th><th>[0, 1, 18]</th><th>[0, 1, 17]</th><th>[0, 1, 16]</th></tr>
<tr><th>DCM:PHASE_SHIFT</th><th>[0, 1, 45]</th><th>[0, 1, 44]</th><th>[0, 1, 43]</th><th>[0, 1, 42]</th><th>[0, 1, 41]</th><th>[0, 1, 40]</th><th>[0, 1, 39]</th><th>[0, 1, 38]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:COM"></div>
<div id="bits-xc3s-DCM.S3-DCM:DFS"></div>
<div id="bits-xc3s-DCM.S3-DCM:DLLC"></div>
<div id="bits-xc3s-DCM.S3-DCM:DLLS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:COM</th><th>[0, 2, 47]</th><th>[0, 2, 46]</th><th>[0, 2, 45]</th><th>[0, 2, 44]</th><th>[0, 2, 43]</th><th>[0, 2, 42]</th><th>[0, 2, 41]</th><th>[0, 2, 40]</th><th>[0, 2, 39]</th><th>[0, 2, 38]</th><th>[0, 2, 37]</th><th>[0, 2, 36]</th><th>[0, 2, 35]</th><th>[0, 2, 34]</th><th>[0, 2, 33]</th><th>[0, 2, 32]</th><th>[0, 2, 31]</th><th>[0, 2, 30]</th><th>[0, 2, 29]</th><th>[0, 2, 28]</th><th>[0, 2, 27]</th><th>[0, 2, 26]</th><th>[0, 2, 25]</th><th>[0, 2, 24]</th><th>[0, 2, 23]</th><th>[0, 2, 22]</th><th>[0, 2, 21]</th><th>[0, 2, 20]</th><th>[0, 2, 19]</th><th>[0, 2, 18]</th><th>[0, 2, 17]</th><th>[0, 2, 16]</th></tr>
<tr><th>DCM:DFS</th><th>[0, 3, 60]</th><th>[0, 2, 62]</th><th>[0, 2, 61]</th><th>[0, 2, 60]</th><th>[0, 2, 59]</th><th>[0, 2, 58]</th><th>[0, 2, 57]</th><th>[0, 2, 56]</th><th>[0, 2, 55]</th><th>[0, 2, 54]</th><th>[0, 2, 53]</th><th>[0, 2, 52]</th><th>[0, 2, 51]</th><th>[0, 2, 50]</th><th>[0, 2, 49]</th><th>[0, 2, 48]</th><th>[0, 3, 59]</th><th>[0, 1, 62]</th><th>[0, 1, 61]</th><th>[0, 1, 60]</th><th>[0, 1, 59]</th><th>[0, 1, 58]</th><th>[0, 1, 57]</th><th>[0, 1, 56]</th><th>[0, 1, 55]</th><th>[0, 1, 54]</th><th>[0, 1, 53]</th><th>[0, 1, 52]</th><th>[0, 1, 51]</th><th>[0, 1, 50]</th><th>[0, 1, 49]</th><th>[0, 1, 48]</th></tr>
<tr><th>DCM:DLLC</th><th>[0, 2, 15]</th><th>[0, 2, 14]</th><th>[0, 2, 13]</th><th>[0, 2, 12]</th><th>[0, 2, 11]</th><th>[0, 2, 10]</th><th>[0, 2, 9]</th><th>[0, 2, 8]</th><th>[0, 2, 7]</th><th>[0, 2, 6]</th><th>[0, 2, 5]</th><th>[0, 2, 4]</th><th>[0, 2, 3]</th><th>[0, 2, 2]</th><th>[0, 2, 1]</th><th>[0, 3, 2]</th><th>[0, 1, 15]</th><th>[0, 1, 14]</th><th>[0, 1, 13]</th><th>[0, 1, 12]</th><th>[0, 1, 11]</th><th>[0, 1, 10]</th><th>[0, 1, 9]</th><th>[0, 1, 8]</th><th>[0, 1, 7]</th><th>[0, 1, 6]</th><th>[0, 1, 5]</th><th>[0, 1, 4]</th><th>[0, 1, 3]</th><th>[0, 1, 2]</th><th>[0, 1, 1]</th><th>[0, 3, 1]</th></tr>
<tr><th>DCM:DLLS</th><th>[0, 1, 47]</th><th>[0, 1, 46]</th><th>[0, 1, 45]</th><th>[0, 1, 44]</th><th>[0, 1, 43]</th><th>[0, 1, 42]</th><th>[0, 1, 41]</th><th>[0, 1, 40]</th><th>[0, 1, 39]</th><th>[0, 1, 38]</th><th>[0, 1, 37]</th><th>[0, 1, 36]</th><th>[0, 1, 35]</th><th>[0, 1, 34]</th><th>[0, 1, 33]</th><th>[0, 1, 32]</th><th>[0, 1, 31]</th><th>[0, 1, 30]</th><th>[0, 1, 29]</th><th>[0, 1, 28]</th><th>[0, 1, 27]</th><th>[0, 1, 26]</th><th>[0, 1, 25]</th><th>[0, 1, 24]</th><th>[0, 1, 23]</th><th>[0, 1, 22]</th><th>[0, 1, 21]</th><th>[0, 1, 20]</th><th>[0, 1, 19]</th><th>[0, 1, 18]</th><th>[0, 1, 17]</th><th>[0, 1, 16]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CLKFX_DIVIDE"></div>
<div id="bits-xc3s-DCM.S3-DCM:CLKFX_MULTIPLY"></div>
<div id="bits-xc3s-DCM.S3-DCM:MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CLKFX_DIVIDE</th><th>[0, 1, 59]</th><th>[0, 1, 58]</th><th>[0, 1, 57]</th><th>[0, 1, 56]</th><th>[0, 1, 55]</th><th>[0, 1, 54]</th><th>[0, 1, 53]</th><th>[0, 1, 52]</th><th>[0, 1, 51]</th><th>[0, 1, 50]</th><th>[0, 1, 49]</th><th>[0, 1, 48]</th></tr>
<tr><th>DCM:CLKFX_MULTIPLY</th><th>[0, 2, 55]</th><th>[0, 2, 54]</th><th>[0, 2, 53]</th><th>[0, 2, 52]</th><th>[0, 2, 51]</th><th>[0, 2, 50]</th><th>[0, 2, 49]</th><th>[0, 2, 48]</th><th>[0, 3, 59]</th><th>[0, 1, 62]</th><th>[0, 1, 61]</th><th>[0, 1, 60]</th></tr>
<tr><th>DCM:MISC</th><th>[0, 3, 26]</th><th>[0, 3, 27]</th><th>[0, 3, 28]</th><th>[0, 3, 29]</th><th>[0, 3, 30]</th><th>[0, 3, 31]</th><th>[0, 3, 32]</th><th>[0, 3, 33]</th><th>[0, 3, 34]</th><th>[0, 3, 35]</th><th>[0, 3, 36]</th><th>[0, 3, 37]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CLKDV_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CLKDV_MODE</th><th>[0, 2, 4]</th></tr>
<tr><td>HALF</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:TEST_OSC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:TEST_OSC</th><th>[0, 2, 6]</th><th>[0, 2, 5]</th></tr>
<tr><td>90</td><td>0</td><td>0</td></tr>
<tr><td>180</td><td>0</td><td>1</td></tr>
<tr><td>270</td><td>1</td><td>0</td></tr>
<tr><td>360</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:CLK_FEEDBACK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:CLK_FEEDBACK</th><th>[0, 2, 7]</th></tr>
<tr><td>1X</td><td>0</td></tr>
<tr><td>2X</td><td>1</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:DFS_FREQUENCY_MODE"></div>
<div id="bits-xc3s-DCM.S3-DCM:DLL_FREQUENCY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:DFS_FREQUENCY_MODE</th><th>[0, 2, 60]</th></tr>
<tr><th>DCM:DLL_FREQUENCY_MODE</th><th>[0, 2, 8]</th></tr>
<tr><td>LOW</td><td>0</td></tr>
<tr><td>HIGH</td><td>1</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:PS_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:PS_MODE</th><th>[0, 2, 10]</th></tr>
<tr><td>CLKFB</td><td>0</td></tr>
<tr><td>CLKIN</td><td>1</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:COIN_WINDOW"></div>
<div id="bits-xc3s-DCM.S3-DCM:SEL_PL_DLY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:COIN_WINDOW</th><th>[0, 2, 46]</th><th>[0, 2, 45]</th></tr>
<tr><th>DCM:SEL_PL_DLY</th><th>[0, 2, 62]</th><th>[0, 2, 61]</th></tr>
<tr><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLGO"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLMODE"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLOSC1"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLOSC2"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLSEL0"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLSEL1"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.CTLSEL2"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.FREEZEDFS"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.FREEZEDLL"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.PSEN"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.PSINCDEC"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.RST"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.STSADRS0"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.STSADRS1"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.STSADRS2"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.STSADRS3"></div>
<div id="bits-xc3s-DCM.S3-DCM:INV.STSADRS4"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:INV.CTLGO</th><th>[0, 3, 62]</th></tr>
<tr><th>DCM:INV.CTLMODE</th><th>[0, 3, 44]</th></tr>
<tr><th>DCM:INV.CTLOSC1</th><th>[0, 3, 13]</th></tr>
<tr><th>DCM:INV.CTLOSC2</th><th>[0, 3, 52]</th></tr>
<tr><th>DCM:INV.CTLSEL0</th><th>[0, 3, 53]</th></tr>
<tr><th>DCM:INV.CTLSEL1</th><th>[0, 3, 19]</th></tr>
<tr><th>DCM:INV.CTLSEL2</th><th>[0, 3, 5]</th></tr>
<tr><th>DCM:INV.FREEZEDFS</th><th>[0, 3, 57]</th></tr>
<tr><th>DCM:INV.FREEZEDLL</th><th>[0, 3, 11]</th></tr>
<tr><th>DCM:INV.PSEN</th><th>[0, 3, 12]</th></tr>
<tr><th>DCM:INV.PSINCDEC</th><th>[0, 3, 56]</th></tr>
<tr><th>DCM:INV.RST</th><th>[0, 3, 20]</th></tr>
<tr><th>DCM:INV.STSADRS0</th><th>[0, 3, 24]</th></tr>
<tr><th>DCM:INV.STSADRS1</th><th>[0, 3, 4]</th></tr>
<tr><th>DCM:INV.STSADRS2</th><th>[0, 3, 51]</th></tr>
<tr><th>DCM:INV.STSADRS3</th><th>[0, 3, 15]</th></tr>
<tr><th>DCM:INV.STSADRS4</th><th>[0, 3, 63]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-DCM.S3-DCM:VREG_PROBE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM:VREG_PROBE</th><th>[0, 3, 14]</th><th>[0, 3, 46]</th><th>[0, 3, 47]</th><th>[0, 3, 54]</th><th>[0, 3, 55]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="deskew-adjust">
<h2><code class="docutils literal notranslate"><span class="pre">DESKEW_ADJUST</span></code><a class="headerlink" href="#deskew-adjust" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Device</th><th colspan="4">DCM:DESKEW_ADJUST</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>xa3s1000</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xa3s100e</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xa3s1200e</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xa3s1400a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xa3s1500</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xa3s1600e</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xa3s200</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xa3s200a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xa3s250e</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xa3s400</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xa3s400a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xa3s50</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xa3s500e</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xa3s700a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xa3sd1800a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xa3sd3400a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s1000</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s1000l</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s100e</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc3s1200e</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc3s1400a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s1400an</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s1500</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s1500l</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s1600e</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc3s200</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc3s2000</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s200a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s200an</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s250e</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc3s400</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc3s4000</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s4000l</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s400a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s400an</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s50</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc3s5000</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>xc3s500e</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc3s50a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s50an</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s700a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3s700an</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3sd1800a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>xc3sd3400a</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="io.html" class="btn btn-neutral float-left" title="Input / Output" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="dcm-s3e.html" class="btn btn-neutral float-right" title="Digital Clock Managers — Spartan 3E, 3A" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>