<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>redpitaya.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>rp_gpio</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi_reg</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_reg"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_REG.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_REG.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_gpio_in_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_in_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_GPIO_IN_ACLK.ASSOCIATED_RESET">m_axi_gpio_in_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_GPIO_IN_ACLK.ASSOCIATED_BUSIF">axi_gpio_in</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_gpio_out_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_out_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_GPIO_OUT_ACLK.ASSOCIATED_RESET">m_axi_gpio_out_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_GPIO_OUT_ACLK.ASSOCIATED_BUSIF">axi_gpio_out</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_reg_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_REG_ACLK.ASSOCIATED_RESET">s_axi_reg_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_REG_ACLK.ASSOCIATED_BUSIF">s_axi_reg</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_gpio_in_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_in_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_GPIO_IN_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_gpio_out_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_out_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_GPIO_OUT_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_reg_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reg_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_REG_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_gpio_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="axi_gpio_in"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_gpio_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="axi_gpio_out"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gpio_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>axi_gpio_in</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_GPIO_ADDR_BITS&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_GPIO_DATA_BITS&apos;)) - 1) + 1">64</spirit:width>
    </spirit:addressSpace>
    <spirit:addressSpace>
      <spirit:name>axi_gpio_out</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_GPIO_ADDR_BITS&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_GPIO_DATA_BITS&apos;)) - 1) + 1">64</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi_reg</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_REG_ADDR_BITS&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rp_gpio</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_bram_ctrl_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1a9f82c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rp_gpio</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_bram_ctrl_4_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1a9f82c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>08575dcb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exp_p_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.GPIO_BITS&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>exp_n_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.GPIO_BITS&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_ip_trig</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.EVENT_SRC_NUM&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_ip_stop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.EVENT_SRC_NUM&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_ip_start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.EVENT_SRC_NUM&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_ip_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.EVENT_SRC_NUM&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trig_ip</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TRIG_SRC_NUM&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>la_event_op</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>la_trig_op</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_trig_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_REG_ADDR_BITS&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_REG_ADDR_BITS&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reg_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_out_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_out_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.M_AXI_GPIO_ADDR_BITS&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.M_AXI_GPIO_DATA_BITS&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_in_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_in_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.M_AXI_GPIO_ADDR_BITS&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;PARAM_VALUE.M_AXI_GPIO_ADDR_BITS&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.M_AXI_GPIO_DATA_BITS&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gpio_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>S_AXI_REG_ADDR_BITS</spirit:name>
        <spirit:displayName>S Axi Reg Addr Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S_AXI_REG_ADDR_BITS">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXI_GPIO_ADDR_BITS</spirit:name>
        <spirit:displayName>M Axi GPIO Addr Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_GPIO_ADDR_BITS">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXI_GPIO_DATA_BITS</spirit:name>
        <spirit:displayName>M Axi GPIO Data Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_GPIO_DATA_BITS">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>GPIO_BITS</spirit:name>
        <spirit:displayName>GPIO Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.GPIO_BITS">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>EVENT_SRC_NUM</spirit:name>
        <spirit:displayName>Event Src Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.EVENT_SRC_NUM">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TRIG_SRC_NUM</spirit:name>
        <spirit:displayName>Trig Src Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TRIG_SRC_NUM">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>fifo_axi_req/fifo_axi_req.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>reg_ctrl/reg_ctrl.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_axi_data/fifo_axi_data.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm_data_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm_upsize.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_in_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s_data_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rp_gpio.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/axi4_stream_reg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/rle.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/axi4_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/gpio_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/evn_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/axi4_lite_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/axi4_stream_cnt.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/old_acq.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/axi4_stream_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/la_trg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/sys_bus_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/spi_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/str_dec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s_downsize.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_out_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rle_rev.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/cts.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_13b42589</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_bram_ctrl_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_bram_ctrl" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>fifo_axi_req/fifo_axi_req.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>reg_ctrl/reg_ctrl.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_axi_data/fifo_axi_data.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm_data_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_s2mm_upsize.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_in_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s_data_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rp_gpio.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/axi4_stream_reg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/rle.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/axi4_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/gpio_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/evn_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/axi4_lite_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/axi4_stream_cnt.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/old_acq.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/axi4_stream_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/la_trg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/sys_bus_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/interface/spi_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/str_dec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s_downsize.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_dma_mm2s_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>gpio_out_top.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rle_rev.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../rtl/cts.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_bram_ctrl_4_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_bram_ctrl" xilinx:version="4.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rp_gpio_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_08575dcb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Red Pitaya GPIO stream</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>S_AXI_REG_ADDR_BITS</spirit:name>
      <spirit:displayName>S Axi Reg Addr Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.S_AXI_REG_ADDR_BITS">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>EVENT_SRC_NUM</spirit:name>
      <spirit:displayName>Event Src Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.EVENT_SRC_NUM">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TRIG_SRC_NUM</spirit:name>
      <spirit:displayName>Trig Src Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TRIG_SRC_NUM">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rp_gpio_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXI_GPIO_ADDR_BITS</spirit:name>
      <spirit:displayName>M Axi Gpio Addr Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_GPIO_ADDR_BITS">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXI_GPIO_DATA_BITS</spirit:name>
      <spirit:displayName>M Axi Gpio Data Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_GPIO_DATA_BITS">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GPIO_BITS</spirit:name>
      <spirit:displayName>Gpio Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GPIO_BITS">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Red Pitaya GPIO stream</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>40</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-08T07:49:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:rp_gpio:1.0_ARCHIVE_LOCATION">d:/work/p0095_red_pitaya/vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.0_ARCHIVE_LOCATION">d:/work/p0095_red_pitaya/vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.10_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.11_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.12_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.13_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="redpitaya.com:user:rp_gpio:1.14_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e770bc9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efea3e3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0716f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b944ff9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a9328d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d814b4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b82efcf_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cb7db6_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdaa23a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53413922_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f0c3ef_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b0bfac_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff3a2c7_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d5da4b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c13ec0b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250feeb0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f20a539_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da89c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686200f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eed929_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348bdf36_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ad64b0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164e7fec_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a70e652_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b0be55_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e492abc_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f7bba3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771c68c1_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca449a2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fea13cf_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571d489b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7254f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65845dab_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9f3632_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6602e3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d91b70b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b90b476_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ae7646_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b5576e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2e6f3d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@858fe17_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca5ab55_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcba12b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba91eab_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e880b38_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b22897_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a31e1d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c7d578_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a5b8bc_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cdc0a9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f7d7_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7193849_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4876516b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6698445a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687e0cea_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aacd8e4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5337e8b4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df89877_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5686a2af_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746dc941_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19991de8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddc9d8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63acfe65_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4767357_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6416bc_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b122e88_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fbb6ba_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba8ba04_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b117b5b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42286d99_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32272552_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfee238_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a64cde0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec6aff_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba28b39_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8139bb_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276ae7cf_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e084830_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d099c1_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104a47d1_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9fcb70_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722c3cc2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9027f9c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7bdae8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334293f5_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63018ade_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c116a75_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce6ec76_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a75642f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc5faf4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c0d52f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccc2654_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f54f50_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6580de85_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e021dc_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d31e0c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b10b89_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d43839_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e78b59c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fa1efa_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e31604d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b07d048_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a18845_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4816f355_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61521a11_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65671991_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a93803_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20169d56_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77613a9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c383260_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416b3e1e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612f219b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44aa4370_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2649f74a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c50c3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f049eb3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cd67c3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739d0ab8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8bb589_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62628bda_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a8cd05_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309df025_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1200157_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5949c5b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5239f9d5_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7288f344_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f70fac9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ed3d53_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec62f0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7720ab02_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b2ab92_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2caff9a9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48949109_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf97163_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af7ac29_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6920b8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e72bd72_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf885a9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27faa3a4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d02dd8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1679b5d6_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afaadfe_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f78a579_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e42bf7d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17bf8868_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69dac754_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b94381c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9ff36f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af4c3a3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2912f9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f86aa0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3200891c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186a32a2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693879f5_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f092b26_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3994c177_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3354e651_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a9f522_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370788fd_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c096b55_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437c7954_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b36d18b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdd327f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eedcee9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a84de9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3c10af_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7388fc4c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb81d9a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b255c2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46562859_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c18d4f8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668c1a39_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fad7ef1_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb1abde_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362d68f5_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50afdb9a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aceb279_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca5b275_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688ec727_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251ea622_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebed597_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2985c058_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f32f827_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdaf9b7_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a45ed9b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223a0eaa_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7fd467_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc3f000_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d563da_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6628ac95_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792c2fb_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d1494d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc644ee_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e95c7e3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c11be4f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e701833_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201a7a2f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771deed_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe26b90_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8a5ca1_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f02cd3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32944fb9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6023b1e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae33226_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3759f66e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695ff8c4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@990ec8a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d37905a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf11391_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452a078_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e57cba3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4941b97d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c945b49_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c98c381_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78638328_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a9b60e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658a7e00_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c3d926_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347079a9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6c7a7a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90e7472_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abd2665_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e52449_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665647ad_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6c533a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd2e8c8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466a672d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7056de5b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275f1cf0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d47710_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7dbeff_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3914045f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4b48cb_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111e866e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f564d50_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d3ac8b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409cc629_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48397abe_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704a8323_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e311c54_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559e5a99_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2018af0a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1a2a31_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e300f31_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3f8d21_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44338f90_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ed7696_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eca74e2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b04bb4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df310b3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266fb77d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1727484c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370866cc_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7e9d70_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45384b57_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a87889a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c59c0f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5795dbc_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab0c75_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304b1992_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13667ca7_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bca52cf_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0667d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309a374e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508d3747_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f72ea31_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3089f7a2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b87f34c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b93bec3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f062464_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9e969e_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252464a5_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2783896b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160d4e50_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a11f2b1_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e567dc2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7117d351_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389f3c1c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51458cb4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e79513_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622051c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2864b2a2_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f6afbf_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4666dba6_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36782698_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347ed4e8_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e56468a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d294a38_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4788a78f_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424f77c0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d00efa_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f0d7ac_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e540d09_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66df323_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ced1898_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca31df9_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd8020d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e57406_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a39a403_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48724562_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c74f572_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c768152_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2e5770_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dc03c3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6906e75d_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd5c3c_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3420d4c0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2808b7b0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6d5eac_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fceb6d4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a04db15_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b93e1d6_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b877be6_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e313643_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e7196a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1303db1b_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3492bc39_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27347df0_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22de60d4_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cb5ac3_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322e3c5a_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cdbdcd_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dd7dce_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb8d6f7_ARCHIVE_LOCATION">d:/Work/P0095_red_pitaya/Vivado/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185dcdfb_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4bab11_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2871effc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ef307d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d57460_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180d8829_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c469bc1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66538fcb_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db96eef_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7321e0ad_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16734a18_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd4a622_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c97fccb_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cd7978_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38da59d8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2544fc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b31d8b1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e4996d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fecb46_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e64da5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4b8ca4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575388f0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d2034_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eebc25_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7096f8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb582c0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e90904_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff08021_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2902df93_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33968095_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b91bf0f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed862d6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3578ad53_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ee6c4b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540bf1ee_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2014e1ea_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438a0ed_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b11391c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ec5e68_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47223774_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4557d0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d529ba_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a12727_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263f1dd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121cb969_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202afbaa_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3484a7d8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd5ad46_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b503594_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540dea13_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b0dae4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc7e22b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c3b570_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437c0304_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a58bea_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74005c04_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9919839_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201f3046_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514de51d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbe761d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58adf5eb_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b47f67_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a573bf5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdd63b3_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392b1db5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fce5209_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f676a0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4ba7c0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e2aca8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ef1254_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626c1113_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9e66ed_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e679b04_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58727d89_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44802cb2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335c6214_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1525a2d0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1223d43e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6523aaba_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7f31d0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a09832b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624461d7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b51ec68_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166a0ea1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa4bdfd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721410a7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5bb7e6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f74d1c2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d3d9d5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d0bd8f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d43ef32_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3559a60d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b29ccc2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d27756_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b4296b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1d1050_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd1c334_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f313d78_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e1c5e4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6866b526_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9024e6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee09b4f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c691cf4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a4cffe_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f51aed_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2deb69fc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14039ce6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2962f665_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611d8706_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1179a5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200da91_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e70c269_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da3ad88_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be0c288_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3164b1fd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377f0a1e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fd8646_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d399cdd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60530dc8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55296a88_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6cca83_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4412f6ab_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4e8bc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c61deee_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ebd17a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdb565b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7215f5d6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f27651_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e84bcda_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e9e8c8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d50233_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d14b9d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cdbbd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3262f340_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c61e333_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8f187b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121c1f27_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de121c7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffeb07d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c7915d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed52143_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3891266f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e272ab4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf456d5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490f6be9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359f97d5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9de801_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3659b5e1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6454691d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dc6178_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d666711_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48586e2c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189e922f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cbc798_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5470e8f6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e73dcdf_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2843c827_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0c7b52_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b919e88_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607c532a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a064e7b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b81768_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3007c863_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c54cfa_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbb3d09_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b06a204_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc18021_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6720357_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350ca55e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a38fdfd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588f37f0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7610cebc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9b4837_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42016925_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab1abeb_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63551e24_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6221a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0a47a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e4b671_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4744f09c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa80c90_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dff611_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5bf6ae_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f229ce7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf0515a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7525d0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0e0bb1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a8105c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c114fc5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15731803_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290ba43a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14650e6b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2c82ac_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b42251e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139195e7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c1280e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c85928_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614e1fb6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43154c42_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34666267_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab6174b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95cfb0f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f25a5a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ee42ea_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0ed5b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22969bb6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc9f4c2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58267e94_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1ad4d5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f53574d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245e9249_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11432fe2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a226313_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599779ab_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed1212_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2fbff4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32beeeab_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1393f109_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7579ca8e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a898b94_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d896149_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb60b96_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269372fd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3c93c2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e97cd1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dede282_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388b3b62_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369f88d2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560b472d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335efa24_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715c2c8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b375f2a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b6b7da_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0435f7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c246589_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5258e2c6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ba5aff_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265de52a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e39b223_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b021a31_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c960ef5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512d68e1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51403c7d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7ad76d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac1f1e2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44da0f56_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203b4472_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b1fa46_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98b030b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa699a7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1df7ad_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a12b74_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d63f6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b03c1b5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e561d18_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59738b2d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33925d48_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beb4601_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fcdf12_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bf74e5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe59a39_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572f9e1e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118830ad_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e769ee_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706c485e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76df9972_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75abadda_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396c5951_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1fc9c5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1481e25c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db35a9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dc254_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e11d1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425ffbc0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b07d8cc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2c64cb_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4327c4b8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d66e8d8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c683d3_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45832222_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f266a07_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e169825_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298acc81_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134213a0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5956bfc6_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712959b7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51268366_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9ea584_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634bb427_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9d761a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c4a47a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5157c17_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0d5c41_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4979015a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3e67f4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229abf6f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3050fbca_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccf8732_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57556389_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4743c2c8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f21a96e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648ccade_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6840d3_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178a28e9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7d67f9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2420df18_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3177d99e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3051c658_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e4af93_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f4538f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6789d81f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c853927_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3484d6f8_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1e49ea_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747cd7c0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aca776_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e80b123_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554a8d52_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82d5247_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e5d265_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294ed38d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2e7e07_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c322e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72aa345c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7b1d3a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a995a47_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b7bd0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0cede4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a38219_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52946445_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18457170_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474b2772_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7203b494_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15759e43_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3912db_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253a6ed0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9d8263_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7923418e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188043a0_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d0a84_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d791af_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5529ab0d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca855f9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64dc28a3_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a086c4e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc4a2be_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c754410_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca71dd9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15884c4d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182e1190_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302dbdca_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729e4ec7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7131fd2e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4e6e35_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3898d041_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1dd78a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3ad07f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398e4c19_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e1b9e4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78916fa7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba77f61_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7489dd63_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111c48df_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c62ef_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b0aea4_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5681e949_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72662c51_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570aec8c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c53318a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aefa01_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbe507_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500ef573_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167b3a6c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e18ad98_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a74d54b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f29e249_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20664f2d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfb139d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484af3ac_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb6fe50_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448e8129_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c110bd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6261247c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c4a0bc_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b4867_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602be4b2_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6f562c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e34f473_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354daa89_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10be0a04_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7129184c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a819551_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11835569_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4704a376_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48939066_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a541f1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ef8e30_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4907b212_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f95b97f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d264c83_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d75fb19_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0c9fcd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bfcc1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684c06ac_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4299f9_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55aff7fd_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731fd6be_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e17fba_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c93b714_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e52423_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1739a07f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393da20e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b8d197_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ad23e3_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a8336c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fda2201_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bd7759_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fd7bee_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a30a63f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b23b0b5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6544e526_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796c61d7_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767f2ece_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452a641d_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49eee833_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3921d1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63914a05_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75920980_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16857481_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb38a37_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bef3bc1_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee62eff_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355d9c64_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e72196c_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb3a18a_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543d41fa_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb13d58_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204ac43f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c238f0f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b406554_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7047a40f_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75816ae5_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6ae183_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d38085b_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290e8f73_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48879a76_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203f873e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c69e00_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d61ffed_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab71e6e_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ee0b97_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9a2536_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6765cc79_ARCHIVE_LOCATION">/home/juretrnovec/RPdev/RP30/redpitaya-public/fpga/prj/stream_app/ip/rp_gpio/rp_gpio.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a1a29337"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="f2d8ce3c"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="5406f93f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6ec902d3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8e3dfe1d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="785b0670"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3984094f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
