

================================================================
== Vitis HLS Report for 'CORDIC_V_Pipeline_VITIS_LOOP_94_2'
================================================================
* Date:           Fri Jun 17 13:14:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.224 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       11|  80.000 ns|  0.440 us|    2|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_94_2  |        0|        9|         1|          1|          1|  0 ~ 9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_135 = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %k"   --->   Operation 7 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_x_V_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %temp_x_V_1"   --->   Operation 8 'read' 'temp_x_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_y_V_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %temp_y_V_1"   --->   Operation 9 'read' 'temp_y_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %temp_y_V_1_read, i16 %p_Val2_135"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %temp_x_V_1_read, i16 %p_Val2_s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_27 = load i4 %i" [src/QRD.cpp:94]   --->   Operation 14 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln94 = icmp_eq  i4 %i_27, i4 %k_read" [src/QRD.cpp:94]   --->   Operation 16 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 9, i64 0"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln94 = add i4 %i_27, i4 1" [src/QRD.cpp:94]   --->   Operation 18 'add' 'add_ln94' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split, void %._crit_edge.loopexit_ifconv.exitStub" [src/QRD.cpp:94]   --->   Operation 19 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i16 %p_Val2_s"   --->   Operation 20 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_135_load_1 = load i16 %p_Val2_135"   --->   Operation 21 'load' 'p_Val2_135_load_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [src/QRD.cpp:86]   --->   Operation 22 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_Val2_load_1, i32 1, i32 15"   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = partset i16 @llvm.part.set.i16.i15, i16 %p_Val2_load_1, i15 %trunc_ln, i32 0, i32 14"   --->   Operation 24 'partset' 'p_Result_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln265_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_Val2_135_load_1, i32 1, i32 15"   --->   Operation 25 'partselect' 'trunc_ln265_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_238 = partset i16 @llvm.part.set.i16.i15, i16 %p_Val2_135_load_1, i15 %trunc_ln265_1, i32 0, i32 14"   --->   Operation 26 'partset' 'p_Result_238' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln94 = store i4 %add_ln94, i4 %i" [src/QRD.cpp:94]   --->   Operation 27 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln323 = store i16 %p_Result_238, i16 %p_Val2_135"   --->   Operation 28 'store' 'store_ln323' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln323 = store i16 %p_Result_s, i16 %p_Val2_s"   --->   Operation 29 'store' 'store_ln323' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_load = load i16 %p_Val2_s"   --->   Operation 31 'load' 'p_Val2_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_135_load = load i16 %p_Val2_135"   --->   Operation 32 'load' 'p_Val2_135_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %temp_y_V_2_out, i16 %p_Val2_135_load"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %temp_x_V_2_out, i16 %p_Val2_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_y_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_x_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_y_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ temp_x_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s          (alloca           ) [ 011]
p_Val2_135        (alloca           ) [ 011]
i                 (alloca           ) [ 011]
k_read            (read             ) [ 011]
temp_x_V_1_read   (read             ) [ 000]
temp_y_V_1_read   (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_27              (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln94         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
add_ln94          (add              ) [ 000]
br_ln94           (br               ) [ 000]
p_Val2_load_1     (load             ) [ 000]
p_Val2_135_load_1 (load             ) [ 000]
specloopname_ln86 (specloopname     ) [ 000]
trunc_ln          (partselect       ) [ 000]
p_Result_s        (partset          ) [ 000]
trunc_ln265_1     (partselect       ) [ 000]
p_Result_238      (partset          ) [ 000]
store_ln94        (store            ) [ 000]
store_ln323       (store            ) [ 000]
store_ln323       (store            ) [ 000]
br_ln0            (br               ) [ 000]
p_Val2_load       (load             ) [ 000]
p_Val2_135_load   (load             ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_y_V_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_y_V_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_x_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_x_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_y_V_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_y_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_x_V_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_x_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_Val2_135_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_135/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="k_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp_x_V_1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_x_V_1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="temp_y_V_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_y_V_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln0_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="0" index="2" bw="16" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_27_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln94_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="1"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln94_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_Val2_load_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Val2_135_load_1_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_135_load_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="0" index="3" bw="5" slack="0"/>
<pin id="132" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_Result_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="15" slack="0"/>
<pin id="141" dir="0" index="3" bw="1" slack="0"/>
<pin id="142" dir="0" index="4" bw="5" slack="0"/>
<pin id="143" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln265_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="5" slack="0"/>
<pin id="154" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln265_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Result_238_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="15" slack="0"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="0" index="4" bw="5" slack="0"/>
<pin id="165" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_238/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln94_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln323_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln323_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Val2_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Val2_135_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_135_load/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_Val2_s_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_Val2_135_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_135 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="217" class="1005" name="k_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="72" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="66" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="107" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="121" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="127" pin="4"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="124" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="124" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="149" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="175"><net_src comp="115" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="159" pin="5"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="137" pin="5"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="197"><net_src comp="48" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="205"><net_src comp="52" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="213"><net_src comp="56" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="220"><net_src comp="60" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_y_V_2_out | {2 }
	Port: temp_x_V_2_out | {2 }
 - Input state : 
	Port: CORDIC_V_Pipeline_VITIS_LOOP_94_2 : temp_y_V_1 | {1 }
	Port: CORDIC_V_Pipeline_VITIS_LOOP_94_2 : temp_x_V_1 | {1 }
	Port: CORDIC_V_Pipeline_VITIS_LOOP_94_2 : k | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln94 : 1
		add_ln94 : 1
		br_ln94 : 2
		trunc_ln : 1
		p_Result_s : 2
		trunc_ln265_1 : 1
		p_Result_238 : 2
		store_ln94 : 2
		store_ln323 : 3
		store_ln323 : 3
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln94_fu_115      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln94_fu_110      |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |      k_read_read_fu_60     |    0    |    0    |
|   read   | temp_x_V_1_read_read_fu_66 |    0    |    0    |
|          | temp_y_V_1_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_78   |    0    |    0    |
|          |    write_ln0_write_fu_85   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_127      |    0    |    0    |
|          |    trunc_ln265_1_fu_149    |    0    |    0    |
|----------|----------------------------|---------|---------|
|  partset |      p_Result_s_fu_137     |    0    |    0    |
|          |     p_Result_238_fu_159    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    21   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_210    |    4   |
|  k_read_reg_217  |    4   |
|p_Val2_135_reg_202|   16   |
| p_Val2_s_reg_194 |   16   |
+------------------+--------+
|       Total      |   40   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   21   |
+-----------+--------+--------+
