# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 404 \
    name C_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_2 \
    op interface \
    ports { C_2_address0 { O 9 vector } C_2_ce0 { O 1 bit } C_2_we0 { O 1 bit } C_2_d0 { O 24 vector } C_2_address1 { O 9 vector } C_2_ce1 { O 1 bit } C_2_we1 { O 1 bit } C_2_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 405 \
    name C_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_4 \
    op interface \
    ports { C_4_address0 { O 9 vector } C_4_ce0 { O 1 bit } C_4_we0 { O 1 bit } C_4_d0 { O 24 vector } C_4_address1 { O 9 vector } C_4_ce1 { O 1 bit } C_4_we1 { O 1 bit } C_4_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 406 \
    name C_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_6 \
    op interface \
    ports { C_6_address0 { O 9 vector } C_6_ce0 { O 1 bit } C_6_we0 { O 1 bit } C_6_d0 { O 24 vector } C_6_address1 { O 9 vector } C_6_ce1 { O 1 bit } C_6_we1 { O 1 bit } C_6_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 407 \
    name C_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_8 \
    op interface \
    ports { C_8_address0 { O 9 vector } C_8_ce0 { O 1 bit } C_8_we0 { O 1 bit } C_8_d0 { O 24 vector } C_8_address1 { O 9 vector } C_8_ce1 { O 1 bit } C_8_we1 { O 1 bit } C_8_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 408 \
    name C_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_10 \
    op interface \
    ports { C_10_address0 { O 9 vector } C_10_ce0 { O 1 bit } C_10_we0 { O 1 bit } C_10_d0 { O 24 vector } C_10_address1 { O 9 vector } C_10_ce1 { O 1 bit } C_10_we1 { O 1 bit } C_10_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 409 \
    name C_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_12 \
    op interface \
    ports { C_12_address0 { O 9 vector } C_12_ce0 { O 1 bit } C_12_we0 { O 1 bit } C_12_d0 { O 24 vector } C_12_address1 { O 9 vector } C_12_ce1 { O 1 bit } C_12_we1 { O 1 bit } C_12_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 410 \
    name C_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_14 \
    op interface \
    ports { C_14_address0 { O 9 vector } C_14_ce0 { O 1 bit } C_14_we0 { O 1 bit } C_14_d0 { O 24 vector } C_14_address1 { O 9 vector } C_14_ce1 { O 1 bit } C_14_we1 { O 1 bit } C_14_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 411 \
    name C_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_16 \
    op interface \
    ports { C_16_address0 { O 9 vector } C_16_ce0 { O 1 bit } C_16_we0 { O 1 bit } C_16_d0 { O 24 vector } C_16_address1 { O 9 vector } C_16_ce1 { O 1 bit } C_16_we1 { O 1 bit } C_16_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 412 \
    name C_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_18 \
    op interface \
    ports { C_18_address0 { O 9 vector } C_18_ce0 { O 1 bit } C_18_we0 { O 1 bit } C_18_d0 { O 24 vector } C_18_address1 { O 9 vector } C_18_ce1 { O 1 bit } C_18_we1 { O 1 bit } C_18_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 413 \
    name C_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_20 \
    op interface \
    ports { C_20_address0 { O 9 vector } C_20_ce0 { O 1 bit } C_20_we0 { O 1 bit } C_20_d0 { O 24 vector } C_20_address1 { O 9 vector } C_20_ce1 { O 1 bit } C_20_we1 { O 1 bit } C_20_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 414 \
    name C_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_22 \
    op interface \
    ports { C_22_address0 { O 9 vector } C_22_ce0 { O 1 bit } C_22_we0 { O 1 bit } C_22_d0 { O 24 vector } C_22_address1 { O 9 vector } C_22_ce1 { O 1 bit } C_22_we1 { O 1 bit } C_22_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 415 \
    name C_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_24 \
    op interface \
    ports { C_24_address0 { O 9 vector } C_24_ce0 { O 1 bit } C_24_we0 { O 1 bit } C_24_d0 { O 24 vector } C_24_address1 { O 9 vector } C_24_ce1 { O 1 bit } C_24_we1 { O 1 bit } C_24_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 416 \
    name C_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_26 \
    op interface \
    ports { C_26_address0 { O 9 vector } C_26_ce0 { O 1 bit } C_26_we0 { O 1 bit } C_26_d0 { O 24 vector } C_26_address1 { O 9 vector } C_26_ce1 { O 1 bit } C_26_we1 { O 1 bit } C_26_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 417 \
    name C_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_28 \
    op interface \
    ports { C_28_address0 { O 9 vector } C_28_ce0 { O 1 bit } C_28_we0 { O 1 bit } C_28_d0 { O 24 vector } C_28_address1 { O 9 vector } C_28_ce1 { O 1 bit } C_28_we1 { O 1 bit } C_28_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 418 \
    name C_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_30 \
    op interface \
    ports { C_30_address0 { O 9 vector } C_30_ce0 { O 1 bit } C_30_we0 { O 1 bit } C_30_d0 { O 24 vector } C_30_address1 { O 9 vector } C_30_ce1 { O 1 bit } C_30_we1 { O 1 bit } C_30_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 419 \
    name C_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_32 \
    op interface \
    ports { C_32_address0 { O 9 vector } C_32_ce0 { O 1 bit } C_32_we0 { O 1 bit } C_32_d0 { O 24 vector } C_32_address1 { O 9 vector } C_32_ce1 { O 1 bit } C_32_we1 { O 1 bit } C_32_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 420 \
    name tmp_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_1 \
    op interface \
    ports { tmp_1_address0 { O 9 vector } tmp_1_ce0 { O 1 bit } tmp_1_q0 { I 24 vector } tmp_1_address1 { O 9 vector } tmp_1_ce1 { O 1 bit } tmp_1_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 421 \
    name tmp_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_3 \
    op interface \
    ports { tmp_3_address0 { O 9 vector } tmp_3_ce0 { O 1 bit } tmp_3_q0 { I 24 vector } tmp_3_address1 { O 9 vector } tmp_3_ce1 { O 1 bit } tmp_3_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 422 \
    name tmp_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_5 \
    op interface \
    ports { tmp_5_address0 { O 9 vector } tmp_5_ce0 { O 1 bit } tmp_5_q0 { I 24 vector } tmp_5_address1 { O 9 vector } tmp_5_ce1 { O 1 bit } tmp_5_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 423 \
    name tmp_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_7 \
    op interface \
    ports { tmp_7_address0 { O 9 vector } tmp_7_ce0 { O 1 bit } tmp_7_q0 { I 24 vector } tmp_7_address1 { O 9 vector } tmp_7_ce1 { O 1 bit } tmp_7_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 424 \
    name tmp_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_9 \
    op interface \
    ports { tmp_9_address0 { O 9 vector } tmp_9_ce0 { O 1 bit } tmp_9_q0 { I 24 vector } tmp_9_address1 { O 9 vector } tmp_9_ce1 { O 1 bit } tmp_9_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 425 \
    name tmp_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_11 \
    op interface \
    ports { tmp_11_address0 { O 9 vector } tmp_11_ce0 { O 1 bit } tmp_11_q0 { I 24 vector } tmp_11_address1 { O 9 vector } tmp_11_ce1 { O 1 bit } tmp_11_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 426 \
    name tmp_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_13 \
    op interface \
    ports { tmp_13_address0 { O 9 vector } tmp_13_ce0 { O 1 bit } tmp_13_q0 { I 24 vector } tmp_13_address1 { O 9 vector } tmp_13_ce1 { O 1 bit } tmp_13_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 427 \
    name tmp_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_15 \
    op interface \
    ports { tmp_15_address0 { O 9 vector } tmp_15_ce0 { O 1 bit } tmp_15_q0 { I 24 vector } tmp_15_address1 { O 9 vector } tmp_15_ce1 { O 1 bit } tmp_15_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 428 \
    name tmp_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_17 \
    op interface \
    ports { tmp_17_address0 { O 9 vector } tmp_17_ce0 { O 1 bit } tmp_17_q0 { I 24 vector } tmp_17_address1 { O 9 vector } tmp_17_ce1 { O 1 bit } tmp_17_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 429 \
    name tmp_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_19 \
    op interface \
    ports { tmp_19_address0 { O 9 vector } tmp_19_ce0 { O 1 bit } tmp_19_q0 { I 24 vector } tmp_19_address1 { O 9 vector } tmp_19_ce1 { O 1 bit } tmp_19_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 430 \
    name tmp_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_21 \
    op interface \
    ports { tmp_21_address0 { O 9 vector } tmp_21_ce0 { O 1 bit } tmp_21_q0 { I 24 vector } tmp_21_address1 { O 9 vector } tmp_21_ce1 { O 1 bit } tmp_21_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 431 \
    name tmp_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_23 \
    op interface \
    ports { tmp_23_address0 { O 9 vector } tmp_23_ce0 { O 1 bit } tmp_23_q0 { I 24 vector } tmp_23_address1 { O 9 vector } tmp_23_ce1 { O 1 bit } tmp_23_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 432 \
    name tmp_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_25 \
    op interface \
    ports { tmp_25_address0 { O 9 vector } tmp_25_ce0 { O 1 bit } tmp_25_q0 { I 24 vector } tmp_25_address1 { O 9 vector } tmp_25_ce1 { O 1 bit } tmp_25_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 433 \
    name tmp_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_27 \
    op interface \
    ports { tmp_27_address0 { O 9 vector } tmp_27_ce0 { O 1 bit } tmp_27_q0 { I 24 vector } tmp_27_address1 { O 9 vector } tmp_27_ce1 { O 1 bit } tmp_27_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 434 \
    name tmp_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_29 \
    op interface \
    ports { tmp_29_address0 { O 9 vector } tmp_29_ce0 { O 1 bit } tmp_29_q0 { I 24 vector } tmp_29_address1 { O 9 vector } tmp_29_ce1 { O 1 bit } tmp_29_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 435 \
    name tmp_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_31 \
    op interface \
    ports { tmp_31_address0 { O 9 vector } tmp_31_ce0 { O 1 bit } tmp_31_q0 { I 24 vector } tmp_31_address1 { O 9 vector } tmp_31_ce1 { O 1 bit } tmp_31_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name lshr_ln7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lshr_ln7 \
    op interface \
    ports { lshr_ln7 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name conv7_i_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv7_i_1 \
    op interface \
    ports { conv7_i_1 { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


