git clone --depth 1 --no-tags https://github.com/betaguy/diybus_b2s_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36711680
git clone --depth 1 --no-tags https://github.com/Gregf36665/Conways-Game-Of-Life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37197980
git clone --depth 1 --no-tags https://github.com/shallen320/Two_Level_Hierarchical_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33288250
git clone --depth 1 --no-tags https://github.com/manchii/Proyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33389242
git clone --depth 1 --no-tags https://github.com/troosh/ngs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36431484
git clone --depth 1 --no-tags https://github.com/josvargas/procesador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36480293
git clone --depth 1 --no-tags https://github.com/dpankova/pgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37342966
git clone --depth 1 --no-tags https://github.com/bheemarajulu/Verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37403454
git clone --depth 1 --no-tags https://github.com/Deykel/llProyectoServomotor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37537447
git clone --depth 1 --no-tags https://github.com/YuSabo90002/doremi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38378996
git clone --depth 1 --no-tags https://github.com/zangzh13/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38919000
git clone --depth 1 --no-tags https://github.com/trander1/Queues-and-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36099203
git clone --depth 1 --no-tags https://github.com/ShadowPlayer/Final_Submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34834799
git clone --depth 1 --no-tags https://github.com/joLapss/HDL48.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35912487
git clone --depth 1 --no-tags https://github.com/a7200123456/DE5_PCIe_avalon_rsa_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35715993
git clone --depth 1 --no-tags https://github.com/nipunagarwala/ee109.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35753108
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/Online_adder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38423535
git clone --depth 1 --no-tags https://github.com/CST351/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36316305
git clone --depth 1 --no-tags https://github.com/andrewpeck/comptest-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33217949
git clone --depth 1 --no-tags https://github.com/dibrenes/ProyectoCorto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32037481
git clone --depth 1 --no-tags https://github.com/csus-senior-design/LVDS_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32043503
git clone --depth 1 --no-tags https://github.com/Deykel/PrimerProyecto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31992642
git clone --depth 1 --no-tags https://github.com/annelai/dc_friends.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32015622
git clone --depth 1 --no-tags https://github.com/minhhuynh2812/siggen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33753112
git clone --depth 1 --no-tags https://github.com/dcast55/single-cycle-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32918233
git clone --depth 1 --no-tags https://github.com/kumarrus/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32756933
git clone --depth 1 --no-tags https://github.com/ish-kn/PICO16a_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32839783
git clone --depth 1 --no-tags https://github.com/meyticom/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33012262
git clone --depth 1 --no-tags https://github.com/isaiMercado/Digital-Systems-Class-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32362271
git clone --depth 1 --no-tags https://github.com/behahaha/fpga-screen-by-screen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32357870
git clone --depth 1 --no-tags https://github.com/ShadowPlayer/We_Feel_Tired.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34369316
git clone --depth 1 --no-tags https://github.com/jfzazo/msix-7series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33538764
git clone --depth 1 --no-tags https://github.com/csus-senior-design/frame_buf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31867686
git clone --depth 1 --no-tags https://github.com/mitchwalker1979/tinytron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31746906
git clone --depth 1 --no-tags https://github.com/menotti/vhdl4fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32542766
git clone --depth 1 --no-tags https://github.com/naibafo/proyectos_estructuras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35252969
git clone --depth 1 --no-tags https://github.com/liqimai/Assignment1-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33530536
git clone --depth 1 --no-tags https://github.com/sungngai/module-maintenance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35864988
git clone --depth 1 --no-tags https://github.com/rathukugan/Brickbreaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35829461
git clone --depth 1 --no-tags https://github.com/JeanCarlosChavarriaHughes/MIPS_pipelined_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36577977
git clone --depth 1 --no-tags https://github.com/duyu80/hattrick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36074909
git clone --depth 1 --no-tags https://github.com/nicolasroy11/verilog_random.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37760476
git clone --depth 1 --no-tags https://github.com/NoSuchProcess/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36930630
git clone --depth 1 --no-tags https://github.com/kaushikg94/2048-Using-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32296874
git clone --depth 1 --no-tags https://github.com/lin-li/computer-architecture-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35015035
git clone --depth 1 --no-tags https://github.com/ezecastellano/fpga-ke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34751296
git clone --depth 1 --no-tags https://github.com/shuhart/calvin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35045577
git clone --depth 1 --no-tags https://github.com/BigdelleB/MicroProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34770326
git clone --depth 1 --no-tags https://github.com/LabSistemasDigitalesPinedaVindas/ProyectoCortoDos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32440568
git clone --depth 1 --no-tags https://github.com/LabSistemasDigitalesPinedaVindas/ProyectoCortoUno.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32440738
git clone --depth 1 --no-tags https://github.com/py4/SCMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33107443
git clone --depth 1 --no-tags https://github.com/dani88cala/cu-hw-gps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33999394
git clone --depth 1 --no-tags https://github.com/xhongyi/470panda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34006336
git clone --depth 1 --no-tags https://github.com/ShadowPlayer/Zheyu_Func_Rocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33970999
git clone --depth 1 --no-tags https://github.com/hsuregan/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35532126
git clone --depth 1 --no-tags https://github.com/Monash-2015-Ultrasonic/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32049336
git clone --depth 1 --no-tags https://github.com/pavlik2/chess-counter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34284345
git clone --depth 1 --no-tags https://github.com/amir-koosha/slv2010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34183467
git clone --depth 1 --no-tags https://github.com/ngulstone/alligator_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34170729
git clone --depth 1 --no-tags https://github.com/Jesse-Bishop/L3C010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33506094
git clone --depth 1 --no-tags https://github.com/josh-xu/test-datascitoolbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39181596
git clone --depth 1 --no-tags https://github.com/Goshin/pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38865229
git clone --depth 1 --no-tags https://github.com/yaegashi/explogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32365717
git clone --depth 1 --no-tags https://github.com/wolffzheng/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32762435
git clone --depth 1 --no-tags https://github.com/alexanderkoumis/atlys-spi-pmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32579301
git clone --depth 1 --no-tags https://github.com/anderson1008/MultiNoCRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32636523
git clone --depth 1 --no-tags https://github.com/meatybobby/HardwareFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38032482
git clone --depth 1 --no-tags https://github.com/jnestor/L4_PCI_32x32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38327414
git clone --depth 1 --no-tags https://github.com/momou1974/AD6646_dotrx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35808151
git clone --depth 1 --no-tags https://github.com/Skippy01/NeXtRAD-TCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39085845
git clone --depth 1 --no-tags https://github.com/ravitheja455/32bitmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33339489
git clone --depth 1 --no-tags https://github.com/amohan95/ee254_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33705008
git clone --depth 1 --no-tags https://github.com/hsuregan/elfin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33811469
git clone --depth 1 --no-tags https://github.com/vmagro/fpga-invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33514740
git clone --depth 1 --no-tags https://github.com/demzx/Proyecto-de-Dise-o-1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33394673
git clone --depth 1 --no-tags https://github.com/louieGonz/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31755223
git clone --depth 1 --no-tags https://github.com/sevennothing/frequencySampleAndContrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32431432
git clone --depth 1 --no-tags https://github.com/andresavilas/ECE337Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33960173
git clone --depth 1 --no-tags https://github.com/demzx/Proyecto-de-diseno-1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33957173
git clone --depth 1 --no-tags https://github.com/DerekHXZ/PLazeR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33056814
git clone --depth 1 --no-tags https://github.com/mikecat/verilog_serial2spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33116440
git clone --depth 1 --no-tags https://github.com/snidell/CSE2441Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31840615
git clone --depth 1 --no-tags https://github.com/UA3MQJ/fpga-smart-home.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32104002
git clone --depth 1 --no-tags https://github.com/angelaCTO/8B_FMAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31750515
git clone --depth 1 --no-tags https://github.com/lejaym/eece479.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32811695
git clone --depth 1 --no-tags https://github.com/impedimentToProgress/ProbableCause.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36819587
git clone --depth 1 --no-tags https://github.com/franzzzz/vivado_prepare_assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37361941
git clone --depth 1 --no-tags https://github.com/vilhelmgray/Monostable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36657464
git clone --depth 1 --no-tags https://github.com/gillspice/808BD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36729951
git clone --depth 1 --no-tags https://github.com/salpha2004/NetFPGA-SUME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35935755
git clone --depth 1 --no-tags https://github.com/ultracold273/bpuf-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39374887
git clone --depth 1 --no-tags https://github.com/luooove/FPGA_Serial_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35039968
git clone --depth 1 --no-tags https://github.com/osafune/peridot_gen1_peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36274029
git clone --depth 1 --no-tags https://github.com/DigitalLogicSummerTerm2015/modelsim_right_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39462211
git clone --depth 1 --no-tags https://github.com/kyho4515/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39369753
git clone --depth 1 --no-tags https://github.com/akcorp2003/Whack-a-Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35458718
git clone --depth 1 --no-tags https://github.com/JongSeob/VGA_PSDRAM-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35483985
git clone --depth 1 --no-tags https://github.com/diqiuren/idlab-daq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36079594
