$date
	Sat Jan 07 02:43:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module c_element_test $end
$var wire 1 ! out $end
$var reg 1 " input1 $end
$var reg 1 # input2 $end
$scope module enc $end
$var wire 1 " input1 $end
$var wire 1 # input2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
1"
x!
$end
#1000
0!
0"
#2000
1#
#3000
1!
1"
#5000
0"
#7000
1"
#8000
0#
#10000
1#
#11000
0"
#14000
0!
0#
#15000
1"
#17000
0"
#18000
1#
#19000
1!
1"
#20000
0#
#21000
0!
0"
#26000
1#
#29000
1!
1"
#30000
0#
#31000
0!
0"
#36000
1#
#38000
0#
#39000
1"
#40000
1!
1#
#42000
0#
#43000
0!
0"
#44000
1#
#45000
1!
1"
#47000
0"
#53000
1"
#58000
0#
#70000
