	inclk0              input   1
	c0                  output  1
	c1                  output  1
	_frequency          input   1
	5000                input   1
	altpll_component    input   1
	clk0_divide_by      input   1
	1                   input   1
	clk1_duty_cycle     input   1
	50                  input   1
	pll_type            input   1
	AUTO                input   1
	clk1_multiply_by    input   1
	spread_frequency    input   1
	0                   input   1
	intended_device_familyinput   1
	Stratix             input   1
	II                  input   1
	operation_mode      input   1
	NORMAL              input   1
	compensate_clock    input   1
	CLK0                input   1
	clk0_phase_shift    input   1
