// Seed: 789524658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_1),
      .id_1(1),
      .id_2(1'b0 ? 1'h0 : 1),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_5),
      .id_6(1'd0),
      .id_7(id_4)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 or posedge id_4) id_1[1] <= 1'd0;
  module_0(
      id_3, id_3, id_3, id_2, id_3
  );
endmodule
