|processador
reg0[0] <= registers:inst2.reg0_window[0]
reg0[1] <= registers:inst2.reg0_window[1]
reg0[2] <= registers:inst2.reg0_window[2]
reg0[3] <= registers:inst2.reg0_window[3]
reg0[4] <= registers:inst2.reg0_window[4]
reg0[5] <= registers:inst2.reg0_window[5]
reg0[6] <= registers:inst2.reg0_window[6]
reg0[7] <= registers:inst2.reg0_window[7]
reg0[8] <= registers:inst2.reg0_window[8]
reg0[9] <= registers:inst2.reg0_window[9]
reg0[10] <= registers:inst2.reg0_window[10]
reg0[11] <= registers:inst2.reg0_window[11]
reg0[12] <= registers:inst2.reg0_window[12]
reg0[13] <= registers:inst2.reg0_window[13]
reg0[14] <= registers:inst2.reg0_window[14]
reg0[15] <= registers:inst2.reg0_window[15]
reg0[16] <= registers:inst2.reg0_window[16]
reg0[17] <= registers:inst2.reg0_window[17]
reg0[18] <= registers:inst2.reg0_window[18]
reg0[19] <= registers:inst2.reg0_window[19]
reg0[20] <= registers:inst2.reg0_window[20]
reg0[21] <= registers:inst2.reg0_window[21]
reg0[22] <= registers:inst2.reg0_window[22]
reg0[23] <= registers:inst2.reg0_window[23]
reg0[24] <= registers:inst2.reg0_window[24]
reg0[25] <= registers:inst2.reg0_window[25]
reg0[26] <= registers:inst2.reg0_window[26]
reg0[27] <= registers:inst2.reg0_window[27]
reg0[28] <= registers:inst2.reg0_window[28]
reg0[29] <= registers:inst2.reg0_window[29]
reg0[30] <= registers:inst2.reg0_window[30]
reg0[31] <= registers:inst2.reg0_window[31]
clk => registers:inst2.clk
clk => programa_1:inst1.clk
clk => program_counter:inst9.clk
clk => memoria_dados:inst21.clock
reg1[0] <= registers:inst2.reg1_window[0]
reg1[1] <= registers:inst2.reg1_window[1]
reg1[2] <= registers:inst2.reg1_window[2]
reg1[3] <= registers:inst2.reg1_window[3]
reg1[4] <= registers:inst2.reg1_window[4]
reg1[5] <= registers:inst2.reg1_window[5]
reg1[6] <= registers:inst2.reg1_window[6]
reg1[7] <= registers:inst2.reg1_window[7]
reg1[8] <= registers:inst2.reg1_window[8]
reg1[9] <= registers:inst2.reg1_window[9]
reg1[10] <= registers:inst2.reg1_window[10]
reg1[11] <= registers:inst2.reg1_window[11]
reg1[12] <= registers:inst2.reg1_window[12]
reg1[13] <= registers:inst2.reg1_window[13]
reg1[14] <= registers:inst2.reg1_window[14]
reg1[15] <= registers:inst2.reg1_window[15]
reg1[16] <= registers:inst2.reg1_window[16]
reg1[17] <= registers:inst2.reg1_window[17]
reg1[18] <= registers:inst2.reg1_window[18]
reg1[19] <= registers:inst2.reg1_window[19]
reg1[20] <= registers:inst2.reg1_window[20]
reg1[21] <= registers:inst2.reg1_window[21]
reg1[22] <= registers:inst2.reg1_window[22]
reg1[23] <= registers:inst2.reg1_window[23]
reg1[24] <= registers:inst2.reg1_window[24]
reg1[25] <= registers:inst2.reg1_window[25]
reg1[26] <= registers:inst2.reg1_window[26]
reg1[27] <= registers:inst2.reg1_window[27]
reg1[28] <= registers:inst2.reg1_window[28]
reg1[29] <= registers:inst2.reg1_window[29]
reg1[30] <= registers:inst2.reg1_window[30]
reg1[31] <= registers:inst2.reg1_window[31]
reg2[0] <= registers:inst2.reg2_window[0]
reg2[1] <= registers:inst2.reg2_window[1]
reg2[2] <= registers:inst2.reg2_window[2]
reg2[3] <= registers:inst2.reg2_window[3]
reg2[4] <= registers:inst2.reg2_window[4]
reg2[5] <= registers:inst2.reg2_window[5]
reg2[6] <= registers:inst2.reg2_window[6]
reg2[7] <= registers:inst2.reg2_window[7]
reg2[8] <= registers:inst2.reg2_window[8]
reg2[9] <= registers:inst2.reg2_window[9]
reg2[10] <= registers:inst2.reg2_window[10]
reg2[11] <= registers:inst2.reg2_window[11]
reg2[12] <= registers:inst2.reg2_window[12]
reg2[13] <= registers:inst2.reg2_window[13]
reg2[14] <= registers:inst2.reg2_window[14]
reg2[15] <= registers:inst2.reg2_window[15]
reg2[16] <= registers:inst2.reg2_window[16]
reg2[17] <= registers:inst2.reg2_window[17]
reg2[18] <= registers:inst2.reg2_window[18]
reg2[19] <= registers:inst2.reg2_window[19]
reg2[20] <= registers:inst2.reg2_window[20]
reg2[21] <= registers:inst2.reg2_window[21]
reg2[22] <= registers:inst2.reg2_window[22]
reg2[23] <= registers:inst2.reg2_window[23]
reg2[24] <= registers:inst2.reg2_window[24]
reg2[25] <= registers:inst2.reg2_window[25]
reg2[26] <= registers:inst2.reg2_window[26]
reg2[27] <= registers:inst2.reg2_window[27]
reg2[28] <= registers:inst2.reg2_window[28]
reg2[29] <= registers:inst2.reg2_window[29]
reg2[30] <= registers:inst2.reg2_window[30]
reg2[31] <= registers:inst2.reg2_window[31]
reg3[0] <= registers:inst2.reg3_window[0]
reg3[1] <= registers:inst2.reg3_window[1]
reg3[2] <= registers:inst2.reg3_window[2]
reg3[3] <= registers:inst2.reg3_window[3]
reg3[4] <= registers:inst2.reg3_window[4]
reg3[5] <= registers:inst2.reg3_window[5]
reg3[6] <= registers:inst2.reg3_window[6]
reg3[7] <= registers:inst2.reg3_window[7]
reg3[8] <= registers:inst2.reg3_window[8]
reg3[9] <= registers:inst2.reg3_window[9]
reg3[10] <= registers:inst2.reg3_window[10]
reg3[11] <= registers:inst2.reg3_window[11]
reg3[12] <= registers:inst2.reg3_window[12]
reg3[13] <= registers:inst2.reg3_window[13]
reg3[14] <= registers:inst2.reg3_window[14]
reg3[15] <= registers:inst2.reg3_window[15]
reg3[16] <= registers:inst2.reg3_window[16]
reg3[17] <= registers:inst2.reg3_window[17]
reg3[18] <= registers:inst2.reg3_window[18]
reg3[19] <= registers:inst2.reg3_window[19]
reg3[20] <= registers:inst2.reg3_window[20]
reg3[21] <= registers:inst2.reg3_window[21]
reg3[22] <= registers:inst2.reg3_window[22]
reg3[23] <= registers:inst2.reg3_window[23]
reg3[24] <= registers:inst2.reg3_window[24]
reg3[25] <= registers:inst2.reg3_window[25]
reg3[26] <= registers:inst2.reg3_window[26]
reg3[27] <= registers:inst2.reg3_window[27]
reg3[28] <= registers:inst2.reg3_window[28]
reg3[29] <= registers:inst2.reg3_window[29]
reg3[30] <= registers:inst2.reg3_window[30]
reg3[31] <= registers:inst2.reg3_window[31]


|processador|registers:inst2
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
clk => regs[0][16].CLK
clk => regs[0][17].CLK
clk => regs[0][18].CLK
clk => regs[0][19].CLK
clk => regs[0][20].CLK
clk => regs[0][21].CLK
clk => regs[0][22].CLK
clk => regs[0][23].CLK
clk => regs[0][24].CLK
clk => regs[0][25].CLK
clk => regs[0][26].CLK
clk => regs[0][27].CLK
clk => regs[0][28].CLK
clk => regs[0][29].CLK
clk => regs[0][30].CLK
clk => regs[0][31].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[1][16].CLK
clk => regs[1][17].CLK
clk => regs[1][18].CLK
clk => regs[1][19].CLK
clk => regs[1][20].CLK
clk => regs[1][21].CLK
clk => regs[1][22].CLK
clk => regs[1][23].CLK
clk => regs[1][24].CLK
clk => regs[1][25].CLK
clk => regs[1][26].CLK
clk => regs[1][27].CLK
clk => regs[1][28].CLK
clk => regs[1][29].CLK
clk => regs[1][30].CLK
clk => regs[1][31].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[2][16].CLK
clk => regs[2][17].CLK
clk => regs[2][18].CLK
clk => regs[2][19].CLK
clk => regs[2][20].CLK
clk => regs[2][21].CLK
clk => regs[2][22].CLK
clk => regs[2][23].CLK
clk => regs[2][24].CLK
clk => regs[2][25].CLK
clk => regs[2][26].CLK
clk => regs[2][27].CLK
clk => regs[2][28].CLK
clk => regs[2][29].CLK
clk => regs[2][30].CLK
clk => regs[2][31].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[3][16].CLK
clk => regs[3][17].CLK
clk => regs[3][18].CLK
clk => regs[3][19].CLK
clk => regs[3][20].CLK
clk => regs[3][21].CLK
clk => regs[3][22].CLK
clk => regs[3][23].CLK
clk => regs[3][24].CLK
clk => regs[3][25].CLK
clk => regs[3][26].CLK
clk => regs[3][27].CLK
clk => regs[3][28].CLK
clk => regs[3][29].CLK
clk => regs[3][30].CLK
clk => regs[3][31].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[4][16].CLK
clk => regs[4][17].CLK
clk => regs[4][18].CLK
clk => regs[4][19].CLK
clk => regs[4][20].CLK
clk => regs[4][21].CLK
clk => regs[4][22].CLK
clk => regs[4][23].CLK
clk => regs[4][24].CLK
clk => regs[4][25].CLK
clk => regs[4][26].CLK
clk => regs[4][27].CLK
clk => regs[4][28].CLK
clk => regs[4][29].CLK
clk => regs[4][30].CLK
clk => regs[4][31].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[5][16].CLK
clk => regs[5][17].CLK
clk => regs[5][18].CLK
clk => regs[5][19].CLK
clk => regs[5][20].CLK
clk => regs[5][21].CLK
clk => regs[5][22].CLK
clk => regs[5][23].CLK
clk => regs[5][24].CLK
clk => regs[5][25].CLK
clk => regs[5][26].CLK
clk => regs[5][27].CLK
clk => regs[5][28].CLK
clk => regs[5][29].CLK
clk => regs[5][30].CLK
clk => regs[5][31].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[6][16].CLK
clk => regs[6][17].CLK
clk => regs[6][18].CLK
clk => regs[6][19].CLK
clk => regs[6][20].CLK
clk => regs[6][21].CLK
clk => regs[6][22].CLK
clk => regs[6][23].CLK
clk => regs[6][24].CLK
clk => regs[6][25].CLK
clk => regs[6][26].CLK
clk => regs[6][27].CLK
clk => regs[6][28].CLK
clk => regs[6][29].CLK
clk => regs[6][30].CLK
clk => regs[6][31].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[7][16].CLK
clk => regs[7][17].CLK
clk => regs[7][18].CLK
clk => regs[7][19].CLK
clk => regs[7][20].CLK
clk => regs[7][21].CLK
clk => regs[7][22].CLK
clk => regs[7][23].CLK
clk => regs[7][24].CLK
clk => regs[7][25].CLK
clk => regs[7][26].CLK
clk => regs[7][27].CLK
clk => regs[7][28].CLK
clk => regs[7][29].CLK
clk => regs[7][30].CLK
clk => regs[7][31].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[8][16].CLK
clk => regs[8][17].CLK
clk => regs[8][18].CLK
clk => regs[8][19].CLK
clk => regs[8][20].CLK
clk => regs[8][21].CLK
clk => regs[8][22].CLK
clk => regs[8][23].CLK
clk => regs[8][24].CLK
clk => regs[8][25].CLK
clk => regs[8][26].CLK
clk => regs[8][27].CLK
clk => regs[8][28].CLK
clk => regs[8][29].CLK
clk => regs[8][30].CLK
clk => regs[8][31].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[9][16].CLK
clk => regs[9][17].CLK
clk => regs[9][18].CLK
clk => regs[9][19].CLK
clk => regs[9][20].CLK
clk => regs[9][21].CLK
clk => regs[9][22].CLK
clk => regs[9][23].CLK
clk => regs[9][24].CLK
clk => regs[9][25].CLK
clk => regs[9][26].CLK
clk => regs[9][27].CLK
clk => regs[9][28].CLK
clk => regs[9][29].CLK
clk => regs[9][30].CLK
clk => regs[9][31].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[10][16].CLK
clk => regs[10][17].CLK
clk => regs[10][18].CLK
clk => regs[10][19].CLK
clk => regs[10][20].CLK
clk => regs[10][21].CLK
clk => regs[10][22].CLK
clk => regs[10][23].CLK
clk => regs[10][24].CLK
clk => regs[10][25].CLK
clk => regs[10][26].CLK
clk => regs[10][27].CLK
clk => regs[10][28].CLK
clk => regs[10][29].CLK
clk => regs[10][30].CLK
clk => regs[10][31].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[11][16].CLK
clk => regs[11][17].CLK
clk => regs[11][18].CLK
clk => regs[11][19].CLK
clk => regs[11][20].CLK
clk => regs[11][21].CLK
clk => regs[11][22].CLK
clk => regs[11][23].CLK
clk => regs[11][24].CLK
clk => regs[11][25].CLK
clk => regs[11][26].CLK
clk => regs[11][27].CLK
clk => regs[11][28].CLK
clk => regs[11][29].CLK
clk => regs[11][30].CLK
clk => regs[11][31].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[12][16].CLK
clk => regs[12][17].CLK
clk => regs[12][18].CLK
clk => regs[12][19].CLK
clk => regs[12][20].CLK
clk => regs[12][21].CLK
clk => regs[12][22].CLK
clk => regs[12][23].CLK
clk => regs[12][24].CLK
clk => regs[12][25].CLK
clk => regs[12][26].CLK
clk => regs[12][27].CLK
clk => regs[12][28].CLK
clk => regs[12][29].CLK
clk => regs[12][30].CLK
clk => regs[12][31].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[13][16].CLK
clk => regs[13][17].CLK
clk => regs[13][18].CLK
clk => regs[13][19].CLK
clk => regs[13][20].CLK
clk => regs[13][21].CLK
clk => regs[13][22].CLK
clk => regs[13][23].CLK
clk => regs[13][24].CLK
clk => regs[13][25].CLK
clk => regs[13][26].CLK
clk => regs[13][27].CLK
clk => regs[13][28].CLK
clk => regs[13][29].CLK
clk => regs[13][30].CLK
clk => regs[13][31].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[14][16].CLK
clk => regs[14][17].CLK
clk => regs[14][18].CLK
clk => regs[14][19].CLK
clk => regs[14][20].CLK
clk => regs[14][21].CLK
clk => regs[14][22].CLK
clk => regs[14][23].CLK
clk => regs[14][24].CLK
clk => regs[14][25].CLK
clk => regs[14][26].CLK
clk => regs[14][27].CLK
clk => regs[14][28].CLK
clk => regs[14][29].CLK
clk => regs[14][30].CLK
clk => regs[14][31].CLK
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[15][16].CLK
clk => regs[15][17].CLK
clk => regs[15][18].CLK
clk => regs[15][19].CLK
clk => regs[15][20].CLK
clk => regs[15][21].CLK
clk => regs[15][22].CLK
clk => regs[15][23].CLK
clk => regs[15][24].CLK
clk => regs[15][25].CLK
clk => regs[15][26].CLK
clk => regs[15][27].CLK
clk => regs[15][28].CLK
clk => regs[15][29].CLK
clk => regs[15][30].CLK
clk => regs[15][31].CLK
clk => regs[16][0].CLK
clk => regs[16][1].CLK
clk => regs[16][2].CLK
clk => regs[16][3].CLK
clk => regs[16][4].CLK
clk => regs[16][5].CLK
clk => regs[16][6].CLK
clk => regs[16][7].CLK
clk => regs[16][8].CLK
clk => regs[16][9].CLK
clk => regs[16][10].CLK
clk => regs[16][11].CLK
clk => regs[16][12].CLK
clk => regs[16][13].CLK
clk => regs[16][14].CLK
clk => regs[16][15].CLK
clk => regs[16][16].CLK
clk => regs[16][17].CLK
clk => regs[16][18].CLK
clk => regs[16][19].CLK
clk => regs[16][20].CLK
clk => regs[16][21].CLK
clk => regs[16][22].CLK
clk => regs[16][23].CLK
clk => regs[16][24].CLK
clk => regs[16][25].CLK
clk => regs[16][26].CLK
clk => regs[16][27].CLK
clk => regs[16][28].CLK
clk => regs[16][29].CLK
clk => regs[16][30].CLK
clk => regs[16][31].CLK
clk => regs[17][0].CLK
clk => regs[17][1].CLK
clk => regs[17][2].CLK
clk => regs[17][3].CLK
clk => regs[17][4].CLK
clk => regs[17][5].CLK
clk => regs[17][6].CLK
clk => regs[17][7].CLK
clk => regs[17][8].CLK
clk => regs[17][9].CLK
clk => regs[17][10].CLK
clk => regs[17][11].CLK
clk => regs[17][12].CLK
clk => regs[17][13].CLK
clk => regs[17][14].CLK
clk => regs[17][15].CLK
clk => regs[17][16].CLK
clk => regs[17][17].CLK
clk => regs[17][18].CLK
clk => regs[17][19].CLK
clk => regs[17][20].CLK
clk => regs[17][21].CLK
clk => regs[17][22].CLK
clk => regs[17][23].CLK
clk => regs[17][24].CLK
clk => regs[17][25].CLK
clk => regs[17][26].CLK
clk => regs[17][27].CLK
clk => regs[17][28].CLK
clk => regs[17][29].CLK
clk => regs[17][30].CLK
clk => regs[17][31].CLK
clk => regs[18][0].CLK
clk => regs[18][1].CLK
clk => regs[18][2].CLK
clk => regs[18][3].CLK
clk => regs[18][4].CLK
clk => regs[18][5].CLK
clk => regs[18][6].CLK
clk => regs[18][7].CLK
clk => regs[18][8].CLK
clk => regs[18][9].CLK
clk => regs[18][10].CLK
clk => regs[18][11].CLK
clk => regs[18][12].CLK
clk => regs[18][13].CLK
clk => regs[18][14].CLK
clk => regs[18][15].CLK
clk => regs[18][16].CLK
clk => regs[18][17].CLK
clk => regs[18][18].CLK
clk => regs[18][19].CLK
clk => regs[18][20].CLK
clk => regs[18][21].CLK
clk => regs[18][22].CLK
clk => regs[18][23].CLK
clk => regs[18][24].CLK
clk => regs[18][25].CLK
clk => regs[18][26].CLK
clk => regs[18][27].CLK
clk => regs[18][28].CLK
clk => regs[18][29].CLK
clk => regs[18][30].CLK
clk => regs[18][31].CLK
clk => regs[19][0].CLK
clk => regs[19][1].CLK
clk => regs[19][2].CLK
clk => regs[19][3].CLK
clk => regs[19][4].CLK
clk => regs[19][5].CLK
clk => regs[19][6].CLK
clk => regs[19][7].CLK
clk => regs[19][8].CLK
clk => regs[19][9].CLK
clk => regs[19][10].CLK
clk => regs[19][11].CLK
clk => regs[19][12].CLK
clk => regs[19][13].CLK
clk => regs[19][14].CLK
clk => regs[19][15].CLK
clk => regs[19][16].CLK
clk => regs[19][17].CLK
clk => regs[19][18].CLK
clk => regs[19][19].CLK
clk => regs[19][20].CLK
clk => regs[19][21].CLK
clk => regs[19][22].CLK
clk => regs[19][23].CLK
clk => regs[19][24].CLK
clk => regs[19][25].CLK
clk => regs[19][26].CLK
clk => regs[19][27].CLK
clk => regs[19][28].CLK
clk => regs[19][29].CLK
clk => regs[19][30].CLK
clk => regs[19][31].CLK
clk => regs[20][0].CLK
clk => regs[20][1].CLK
clk => regs[20][2].CLK
clk => regs[20][3].CLK
clk => regs[20][4].CLK
clk => regs[20][5].CLK
clk => regs[20][6].CLK
clk => regs[20][7].CLK
clk => regs[20][8].CLK
clk => regs[20][9].CLK
clk => regs[20][10].CLK
clk => regs[20][11].CLK
clk => regs[20][12].CLK
clk => regs[20][13].CLK
clk => regs[20][14].CLK
clk => regs[20][15].CLK
clk => regs[20][16].CLK
clk => regs[20][17].CLK
clk => regs[20][18].CLK
clk => regs[20][19].CLK
clk => regs[20][20].CLK
clk => regs[20][21].CLK
clk => regs[20][22].CLK
clk => regs[20][23].CLK
clk => regs[20][24].CLK
clk => regs[20][25].CLK
clk => regs[20][26].CLK
clk => regs[20][27].CLK
clk => regs[20][28].CLK
clk => regs[20][29].CLK
clk => regs[20][30].CLK
clk => regs[20][31].CLK
clk => regs[21][0].CLK
clk => regs[21][1].CLK
clk => regs[21][2].CLK
clk => regs[21][3].CLK
clk => regs[21][4].CLK
clk => regs[21][5].CLK
clk => regs[21][6].CLK
clk => regs[21][7].CLK
clk => regs[21][8].CLK
clk => regs[21][9].CLK
clk => regs[21][10].CLK
clk => regs[21][11].CLK
clk => regs[21][12].CLK
clk => regs[21][13].CLK
clk => regs[21][14].CLK
clk => regs[21][15].CLK
clk => regs[21][16].CLK
clk => regs[21][17].CLK
clk => regs[21][18].CLK
clk => regs[21][19].CLK
clk => regs[21][20].CLK
clk => regs[21][21].CLK
clk => regs[21][22].CLK
clk => regs[21][23].CLK
clk => regs[21][24].CLK
clk => regs[21][25].CLK
clk => regs[21][26].CLK
clk => regs[21][27].CLK
clk => regs[21][28].CLK
clk => regs[21][29].CLK
clk => regs[21][30].CLK
clk => regs[21][31].CLK
clk => regs[22][0].CLK
clk => regs[22][1].CLK
clk => regs[22][2].CLK
clk => regs[22][3].CLK
clk => regs[22][4].CLK
clk => regs[22][5].CLK
clk => regs[22][6].CLK
clk => regs[22][7].CLK
clk => regs[22][8].CLK
clk => regs[22][9].CLK
clk => regs[22][10].CLK
clk => regs[22][11].CLK
clk => regs[22][12].CLK
clk => regs[22][13].CLK
clk => regs[22][14].CLK
clk => regs[22][15].CLK
clk => regs[22][16].CLK
clk => regs[22][17].CLK
clk => regs[22][18].CLK
clk => regs[22][19].CLK
clk => regs[22][20].CLK
clk => regs[22][21].CLK
clk => regs[22][22].CLK
clk => regs[22][23].CLK
clk => regs[22][24].CLK
clk => regs[22][25].CLK
clk => regs[22][26].CLK
clk => regs[22][27].CLK
clk => regs[22][28].CLK
clk => regs[22][29].CLK
clk => regs[22][30].CLK
clk => regs[22][31].CLK
clk => regs[23][0].CLK
clk => regs[23][1].CLK
clk => regs[23][2].CLK
clk => regs[23][3].CLK
clk => regs[23][4].CLK
clk => regs[23][5].CLK
clk => regs[23][6].CLK
clk => regs[23][7].CLK
clk => regs[23][8].CLK
clk => regs[23][9].CLK
clk => regs[23][10].CLK
clk => regs[23][11].CLK
clk => regs[23][12].CLK
clk => regs[23][13].CLK
clk => regs[23][14].CLK
clk => regs[23][15].CLK
clk => regs[23][16].CLK
clk => regs[23][17].CLK
clk => regs[23][18].CLK
clk => regs[23][19].CLK
clk => regs[23][20].CLK
clk => regs[23][21].CLK
clk => regs[23][22].CLK
clk => regs[23][23].CLK
clk => regs[23][24].CLK
clk => regs[23][25].CLK
clk => regs[23][26].CLK
clk => regs[23][27].CLK
clk => regs[23][28].CLK
clk => regs[23][29].CLK
clk => regs[23][30].CLK
clk => regs[23][31].CLK
clk => regs[24][0].CLK
clk => regs[24][1].CLK
clk => regs[24][2].CLK
clk => regs[24][3].CLK
clk => regs[24][4].CLK
clk => regs[24][5].CLK
clk => regs[24][6].CLK
clk => regs[24][7].CLK
clk => regs[24][8].CLK
clk => regs[24][9].CLK
clk => regs[24][10].CLK
clk => regs[24][11].CLK
clk => regs[24][12].CLK
clk => regs[24][13].CLK
clk => regs[24][14].CLK
clk => regs[24][15].CLK
clk => regs[24][16].CLK
clk => regs[24][17].CLK
clk => regs[24][18].CLK
clk => regs[24][19].CLK
clk => regs[24][20].CLK
clk => regs[24][21].CLK
clk => regs[24][22].CLK
clk => regs[24][23].CLK
clk => regs[24][24].CLK
clk => regs[24][25].CLK
clk => regs[24][26].CLK
clk => regs[24][27].CLK
clk => regs[24][28].CLK
clk => regs[24][29].CLK
clk => regs[24][30].CLK
clk => regs[24][31].CLK
clk => regs[25][0].CLK
clk => regs[25][1].CLK
clk => regs[25][2].CLK
clk => regs[25][3].CLK
clk => regs[25][4].CLK
clk => regs[25][5].CLK
clk => regs[25][6].CLK
clk => regs[25][7].CLK
clk => regs[25][8].CLK
clk => regs[25][9].CLK
clk => regs[25][10].CLK
clk => regs[25][11].CLK
clk => regs[25][12].CLK
clk => regs[25][13].CLK
clk => regs[25][14].CLK
clk => regs[25][15].CLK
clk => regs[25][16].CLK
clk => regs[25][17].CLK
clk => regs[25][18].CLK
clk => regs[25][19].CLK
clk => regs[25][20].CLK
clk => regs[25][21].CLK
clk => regs[25][22].CLK
clk => regs[25][23].CLK
clk => regs[25][24].CLK
clk => regs[25][25].CLK
clk => regs[25][26].CLK
clk => regs[25][27].CLK
clk => regs[25][28].CLK
clk => regs[25][29].CLK
clk => regs[25][30].CLK
clk => regs[25][31].CLK
clk => regs[26][0].CLK
clk => regs[26][1].CLK
clk => regs[26][2].CLK
clk => regs[26][3].CLK
clk => regs[26][4].CLK
clk => regs[26][5].CLK
clk => regs[26][6].CLK
clk => regs[26][7].CLK
clk => regs[26][8].CLK
clk => regs[26][9].CLK
clk => regs[26][10].CLK
clk => regs[26][11].CLK
clk => regs[26][12].CLK
clk => regs[26][13].CLK
clk => regs[26][14].CLK
clk => regs[26][15].CLK
clk => regs[26][16].CLK
clk => regs[26][17].CLK
clk => regs[26][18].CLK
clk => regs[26][19].CLK
clk => regs[26][20].CLK
clk => regs[26][21].CLK
clk => regs[26][22].CLK
clk => regs[26][23].CLK
clk => regs[26][24].CLK
clk => regs[26][25].CLK
clk => regs[26][26].CLK
clk => regs[26][27].CLK
clk => regs[26][28].CLK
clk => regs[26][29].CLK
clk => regs[26][30].CLK
clk => regs[26][31].CLK
clk => regs[27][0].CLK
clk => regs[27][1].CLK
clk => regs[27][2].CLK
clk => regs[27][3].CLK
clk => regs[27][4].CLK
clk => regs[27][5].CLK
clk => regs[27][6].CLK
clk => regs[27][7].CLK
clk => regs[27][8].CLK
clk => regs[27][9].CLK
clk => regs[27][10].CLK
clk => regs[27][11].CLK
clk => regs[27][12].CLK
clk => regs[27][13].CLK
clk => regs[27][14].CLK
clk => regs[27][15].CLK
clk => regs[27][16].CLK
clk => regs[27][17].CLK
clk => regs[27][18].CLK
clk => regs[27][19].CLK
clk => regs[27][20].CLK
clk => regs[27][21].CLK
clk => regs[27][22].CLK
clk => regs[27][23].CLK
clk => regs[27][24].CLK
clk => regs[27][25].CLK
clk => regs[27][26].CLK
clk => regs[27][27].CLK
clk => regs[27][28].CLK
clk => regs[27][29].CLK
clk => regs[27][30].CLK
clk => regs[27][31].CLK
clk => regs[28][0].CLK
clk => regs[28][1].CLK
clk => regs[28][2].CLK
clk => regs[28][3].CLK
clk => regs[28][4].CLK
clk => regs[28][5].CLK
clk => regs[28][6].CLK
clk => regs[28][7].CLK
clk => regs[28][8].CLK
clk => regs[28][9].CLK
clk => regs[28][10].CLK
clk => regs[28][11].CLK
clk => regs[28][12].CLK
clk => regs[28][13].CLK
clk => regs[28][14].CLK
clk => regs[28][15].CLK
clk => regs[28][16].CLK
clk => regs[28][17].CLK
clk => regs[28][18].CLK
clk => regs[28][19].CLK
clk => regs[28][20].CLK
clk => regs[28][21].CLK
clk => regs[28][22].CLK
clk => regs[28][23].CLK
clk => regs[28][24].CLK
clk => regs[28][25].CLK
clk => regs[28][26].CLK
clk => regs[28][27].CLK
clk => regs[28][28].CLK
clk => regs[28][29].CLK
clk => regs[28][30].CLK
clk => regs[28][31].CLK
clk => regs[29][0].CLK
clk => regs[29][1].CLK
clk => regs[29][2].CLK
clk => regs[29][3].CLK
clk => regs[29][4].CLK
clk => regs[29][5].CLK
clk => regs[29][6].CLK
clk => regs[29][7].CLK
clk => regs[29][8].CLK
clk => regs[29][9].CLK
clk => regs[29][10].CLK
clk => regs[29][11].CLK
clk => regs[29][12].CLK
clk => regs[29][13].CLK
clk => regs[29][14].CLK
clk => regs[29][15].CLK
clk => regs[29][16].CLK
clk => regs[29][17].CLK
clk => regs[29][18].CLK
clk => regs[29][19].CLK
clk => regs[29][20].CLK
clk => regs[29][21].CLK
clk => regs[29][22].CLK
clk => regs[29][23].CLK
clk => regs[29][24].CLK
clk => regs[29][25].CLK
clk => regs[29][26].CLK
clk => regs[29][27].CLK
clk => regs[29][28].CLK
clk => regs[29][29].CLK
clk => regs[29][30].CLK
clk => regs[29][31].CLK
clk => regs[30][0].CLK
clk => regs[30][1].CLK
clk => regs[30][2].CLK
clk => regs[30][3].CLK
clk => regs[30][4].CLK
clk => regs[30][5].CLK
clk => regs[30][6].CLK
clk => regs[30][7].CLK
clk => regs[30][8].CLK
clk => regs[30][9].CLK
clk => regs[30][10].CLK
clk => regs[30][11].CLK
clk => regs[30][12].CLK
clk => regs[30][13].CLK
clk => regs[30][14].CLK
clk => regs[30][15].CLK
clk => regs[30][16].CLK
clk => regs[30][17].CLK
clk => regs[30][18].CLK
clk => regs[30][19].CLK
clk => regs[30][20].CLK
clk => regs[30][21].CLK
clk => regs[30][22].CLK
clk => regs[30][23].CLK
clk => regs[30][24].CLK
clk => regs[30][25].CLK
clk => regs[30][26].CLK
clk => regs[30][27].CLK
clk => regs[30][28].CLK
clk => regs[30][29].CLK
clk => regs[30][30].CLK
clk => regs[30][31].CLK
clk => regs[31][0].CLK
clk => regs[31][1].CLK
clk => regs[31][2].CLK
clk => regs[31][3].CLK
clk => regs[31][4].CLK
clk => regs[31][5].CLK
clk => regs[31][6].CLK
clk => regs[31][7].CLK
clk => regs[31][8].CLK
clk => regs[31][9].CLK
clk => regs[31][10].CLK
clk => regs[31][11].CLK
clk => regs[31][12].CLK
clk => regs[31][13].CLK
clk => regs[31][14].CLK
clk => regs[31][15].CLK
clk => regs[31][16].CLK
clk => regs[31][17].CLK
clk => regs[31][18].CLK
clk => regs[31][19].CLK
clk => regs[31][20].CLK
clk => regs[31][21].CLK
clk => regs[31][22].CLK
clk => regs[31][23].CLK
clk => regs[31][24].CLK
clk => regs[31][25].CLK
clk => regs[31][26].CLK
clk => regs[31][27].CLK
clk => regs[31][28].CLK
clk => regs[31][29].CLK
clk => regs[31][30].CLK
clk => regs[31][31].CLK
enable_write => always0.IN1
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[16] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[17] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[18] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[19] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[20] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[21] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[22] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[23] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[24] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[25] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[26] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[27] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[28] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[29] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[30] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
write_data[31] => regs.DATAB
rs1[0] => Mux0.IN4
rs1[0] => Mux1.IN4
rs1[0] => Mux2.IN4
rs1[0] => Mux3.IN4
rs1[0] => Mux4.IN4
rs1[0] => Mux5.IN4
rs1[0] => Mux6.IN4
rs1[0] => Mux7.IN4
rs1[0] => Mux8.IN4
rs1[0] => Mux9.IN4
rs1[0] => Mux10.IN4
rs1[0] => Mux11.IN4
rs1[0] => Mux12.IN4
rs1[0] => Mux13.IN4
rs1[0] => Mux14.IN4
rs1[0] => Mux15.IN4
rs1[0] => Mux16.IN4
rs1[0] => Mux17.IN4
rs1[0] => Mux18.IN4
rs1[0] => Mux19.IN4
rs1[0] => Mux20.IN4
rs1[0] => Mux21.IN4
rs1[0] => Mux22.IN4
rs1[0] => Mux23.IN4
rs1[0] => Mux24.IN4
rs1[0] => Mux25.IN4
rs1[0] => Mux26.IN4
rs1[0] => Mux27.IN4
rs1[0] => Mux28.IN4
rs1[0] => Mux29.IN4
rs1[0] => Mux30.IN4
rs1[0] => Mux31.IN4
rs1[0] => Equal1.IN31
rs1[1] => Mux0.IN3
rs1[1] => Mux1.IN3
rs1[1] => Mux2.IN3
rs1[1] => Mux3.IN3
rs1[1] => Mux4.IN3
rs1[1] => Mux5.IN3
rs1[1] => Mux6.IN3
rs1[1] => Mux7.IN3
rs1[1] => Mux8.IN3
rs1[1] => Mux9.IN3
rs1[1] => Mux10.IN3
rs1[1] => Mux11.IN3
rs1[1] => Mux12.IN3
rs1[1] => Mux13.IN3
rs1[1] => Mux14.IN3
rs1[1] => Mux15.IN3
rs1[1] => Mux16.IN3
rs1[1] => Mux17.IN3
rs1[1] => Mux18.IN3
rs1[1] => Mux19.IN3
rs1[1] => Mux20.IN3
rs1[1] => Mux21.IN3
rs1[1] => Mux22.IN3
rs1[1] => Mux23.IN3
rs1[1] => Mux24.IN3
rs1[1] => Mux25.IN3
rs1[1] => Mux26.IN3
rs1[1] => Mux27.IN3
rs1[1] => Mux28.IN3
rs1[1] => Mux29.IN3
rs1[1] => Mux30.IN3
rs1[1] => Mux31.IN3
rs1[1] => Equal1.IN30
rs1[2] => Mux0.IN2
rs1[2] => Mux1.IN2
rs1[2] => Mux2.IN2
rs1[2] => Mux3.IN2
rs1[2] => Mux4.IN2
rs1[2] => Mux5.IN2
rs1[2] => Mux6.IN2
rs1[2] => Mux7.IN2
rs1[2] => Mux8.IN2
rs1[2] => Mux9.IN2
rs1[2] => Mux10.IN2
rs1[2] => Mux11.IN2
rs1[2] => Mux12.IN2
rs1[2] => Mux13.IN2
rs1[2] => Mux14.IN2
rs1[2] => Mux15.IN2
rs1[2] => Mux16.IN2
rs1[2] => Mux17.IN2
rs1[2] => Mux18.IN2
rs1[2] => Mux19.IN2
rs1[2] => Mux20.IN2
rs1[2] => Mux21.IN2
rs1[2] => Mux22.IN2
rs1[2] => Mux23.IN2
rs1[2] => Mux24.IN2
rs1[2] => Mux25.IN2
rs1[2] => Mux26.IN2
rs1[2] => Mux27.IN2
rs1[2] => Mux28.IN2
rs1[2] => Mux29.IN2
rs1[2] => Mux30.IN2
rs1[2] => Mux31.IN2
rs1[2] => Equal1.IN29
rs1[3] => Mux0.IN1
rs1[3] => Mux1.IN1
rs1[3] => Mux2.IN1
rs1[3] => Mux3.IN1
rs1[3] => Mux4.IN1
rs1[3] => Mux5.IN1
rs1[3] => Mux6.IN1
rs1[3] => Mux7.IN1
rs1[3] => Mux8.IN1
rs1[3] => Mux9.IN1
rs1[3] => Mux10.IN1
rs1[3] => Mux11.IN1
rs1[3] => Mux12.IN1
rs1[3] => Mux13.IN1
rs1[3] => Mux14.IN1
rs1[3] => Mux15.IN1
rs1[3] => Mux16.IN1
rs1[3] => Mux17.IN1
rs1[3] => Mux18.IN1
rs1[3] => Mux19.IN1
rs1[3] => Mux20.IN1
rs1[3] => Mux21.IN1
rs1[3] => Mux22.IN1
rs1[3] => Mux23.IN1
rs1[3] => Mux24.IN1
rs1[3] => Mux25.IN1
rs1[3] => Mux26.IN1
rs1[3] => Mux27.IN1
rs1[3] => Mux28.IN1
rs1[3] => Mux29.IN1
rs1[3] => Mux30.IN1
rs1[3] => Mux31.IN1
rs1[3] => Equal1.IN28
rs1[4] => Mux0.IN0
rs1[4] => Mux1.IN0
rs1[4] => Mux2.IN0
rs1[4] => Mux3.IN0
rs1[4] => Mux4.IN0
rs1[4] => Mux5.IN0
rs1[4] => Mux6.IN0
rs1[4] => Mux7.IN0
rs1[4] => Mux8.IN0
rs1[4] => Mux9.IN0
rs1[4] => Mux10.IN0
rs1[4] => Mux11.IN0
rs1[4] => Mux12.IN0
rs1[4] => Mux13.IN0
rs1[4] => Mux14.IN0
rs1[4] => Mux15.IN0
rs1[4] => Mux16.IN0
rs1[4] => Mux17.IN0
rs1[4] => Mux18.IN0
rs1[4] => Mux19.IN0
rs1[4] => Mux20.IN0
rs1[4] => Mux21.IN0
rs1[4] => Mux22.IN0
rs1[4] => Mux23.IN0
rs1[4] => Mux24.IN0
rs1[4] => Mux25.IN0
rs1[4] => Mux26.IN0
rs1[4] => Mux27.IN0
rs1[4] => Mux28.IN0
rs1[4] => Mux29.IN0
rs1[4] => Mux30.IN0
rs1[4] => Mux31.IN0
rs1[4] => Equal1.IN27
rs2[0] => Mux32.IN4
rs2[0] => Mux33.IN4
rs2[0] => Mux34.IN4
rs2[0] => Mux35.IN4
rs2[0] => Mux36.IN4
rs2[0] => Mux37.IN4
rs2[0] => Mux38.IN4
rs2[0] => Mux39.IN4
rs2[0] => Mux40.IN4
rs2[0] => Mux41.IN4
rs2[0] => Mux42.IN4
rs2[0] => Mux43.IN4
rs2[0] => Mux44.IN4
rs2[0] => Mux45.IN4
rs2[0] => Mux46.IN4
rs2[0] => Mux47.IN4
rs2[0] => Mux48.IN4
rs2[0] => Mux49.IN4
rs2[0] => Mux50.IN4
rs2[0] => Mux51.IN4
rs2[0] => Mux52.IN4
rs2[0] => Mux53.IN4
rs2[0] => Mux54.IN4
rs2[0] => Mux55.IN4
rs2[0] => Mux56.IN4
rs2[0] => Mux57.IN4
rs2[0] => Mux58.IN4
rs2[0] => Mux59.IN4
rs2[0] => Mux60.IN4
rs2[0] => Mux61.IN4
rs2[0] => Mux62.IN4
rs2[0] => Mux63.IN4
rs2[0] => Equal2.IN31
rs2[1] => Mux32.IN3
rs2[1] => Mux33.IN3
rs2[1] => Mux34.IN3
rs2[1] => Mux35.IN3
rs2[1] => Mux36.IN3
rs2[1] => Mux37.IN3
rs2[1] => Mux38.IN3
rs2[1] => Mux39.IN3
rs2[1] => Mux40.IN3
rs2[1] => Mux41.IN3
rs2[1] => Mux42.IN3
rs2[1] => Mux43.IN3
rs2[1] => Mux44.IN3
rs2[1] => Mux45.IN3
rs2[1] => Mux46.IN3
rs2[1] => Mux47.IN3
rs2[1] => Mux48.IN3
rs2[1] => Mux49.IN3
rs2[1] => Mux50.IN3
rs2[1] => Mux51.IN3
rs2[1] => Mux52.IN3
rs2[1] => Mux53.IN3
rs2[1] => Mux54.IN3
rs2[1] => Mux55.IN3
rs2[1] => Mux56.IN3
rs2[1] => Mux57.IN3
rs2[1] => Mux58.IN3
rs2[1] => Mux59.IN3
rs2[1] => Mux60.IN3
rs2[1] => Mux61.IN3
rs2[1] => Mux62.IN3
rs2[1] => Mux63.IN3
rs2[1] => Equal2.IN30
rs2[2] => Mux32.IN2
rs2[2] => Mux33.IN2
rs2[2] => Mux34.IN2
rs2[2] => Mux35.IN2
rs2[2] => Mux36.IN2
rs2[2] => Mux37.IN2
rs2[2] => Mux38.IN2
rs2[2] => Mux39.IN2
rs2[2] => Mux40.IN2
rs2[2] => Mux41.IN2
rs2[2] => Mux42.IN2
rs2[2] => Mux43.IN2
rs2[2] => Mux44.IN2
rs2[2] => Mux45.IN2
rs2[2] => Mux46.IN2
rs2[2] => Mux47.IN2
rs2[2] => Mux48.IN2
rs2[2] => Mux49.IN2
rs2[2] => Mux50.IN2
rs2[2] => Mux51.IN2
rs2[2] => Mux52.IN2
rs2[2] => Mux53.IN2
rs2[2] => Mux54.IN2
rs2[2] => Mux55.IN2
rs2[2] => Mux56.IN2
rs2[2] => Mux57.IN2
rs2[2] => Mux58.IN2
rs2[2] => Mux59.IN2
rs2[2] => Mux60.IN2
rs2[2] => Mux61.IN2
rs2[2] => Mux62.IN2
rs2[2] => Mux63.IN2
rs2[2] => Equal2.IN29
rs2[3] => Mux32.IN1
rs2[3] => Mux33.IN1
rs2[3] => Mux34.IN1
rs2[3] => Mux35.IN1
rs2[3] => Mux36.IN1
rs2[3] => Mux37.IN1
rs2[3] => Mux38.IN1
rs2[3] => Mux39.IN1
rs2[3] => Mux40.IN1
rs2[3] => Mux41.IN1
rs2[3] => Mux42.IN1
rs2[3] => Mux43.IN1
rs2[3] => Mux44.IN1
rs2[3] => Mux45.IN1
rs2[3] => Mux46.IN1
rs2[3] => Mux47.IN1
rs2[3] => Mux48.IN1
rs2[3] => Mux49.IN1
rs2[3] => Mux50.IN1
rs2[3] => Mux51.IN1
rs2[3] => Mux52.IN1
rs2[3] => Mux53.IN1
rs2[3] => Mux54.IN1
rs2[3] => Mux55.IN1
rs2[3] => Mux56.IN1
rs2[3] => Mux57.IN1
rs2[3] => Mux58.IN1
rs2[3] => Mux59.IN1
rs2[3] => Mux60.IN1
rs2[3] => Mux61.IN1
rs2[3] => Mux62.IN1
rs2[3] => Mux63.IN1
rs2[3] => Equal2.IN28
rs2[4] => Mux32.IN0
rs2[4] => Mux33.IN0
rs2[4] => Mux34.IN0
rs2[4] => Mux35.IN0
rs2[4] => Mux36.IN0
rs2[4] => Mux37.IN0
rs2[4] => Mux38.IN0
rs2[4] => Mux39.IN0
rs2[4] => Mux40.IN0
rs2[4] => Mux41.IN0
rs2[4] => Mux42.IN0
rs2[4] => Mux43.IN0
rs2[4] => Mux44.IN0
rs2[4] => Mux45.IN0
rs2[4] => Mux46.IN0
rs2[4] => Mux47.IN0
rs2[4] => Mux48.IN0
rs2[4] => Mux49.IN0
rs2[4] => Mux50.IN0
rs2[4] => Mux51.IN0
rs2[4] => Mux52.IN0
rs2[4] => Mux53.IN0
rs2[4] => Mux54.IN0
rs2[4] => Mux55.IN0
rs2[4] => Mux56.IN0
rs2[4] => Mux57.IN0
rs2[4] => Mux58.IN0
rs2[4] => Mux59.IN0
rs2[4] => Mux60.IN0
rs2[4] => Mux61.IN0
rs2[4] => Mux62.IN0
rs2[4] => Mux63.IN0
rs2[4] => Equal2.IN27
rd[0] => Decoder0.IN4
rd[0] => Equal0.IN31
rd[1] => Decoder0.IN3
rd[1] => Equal0.IN30
rd[2] => Decoder0.IN2
rd[2] => Equal0.IN29
rd[3] => Decoder0.IN1
rd[3] => Equal0.IN28
rd[4] => Decoder0.IN0
rd[4] => Equal0.IN27
data_1[0] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[1] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[2] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[3] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[4] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[5] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[6] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[7] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[8] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[9] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[10] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[11] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[12] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[13] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[14] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[15] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[16] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[17] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[18] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[19] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[20] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[21] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[22] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[23] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[24] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[25] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[26] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[27] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[28] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[29] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[30] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_1[31] <= data_1.DB_MAX_OUTPUT_PORT_TYPE
data_2[0] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[1] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[2] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[3] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[4] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[5] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[6] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[7] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[8] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[9] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[10] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[11] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[12] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[13] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[14] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[15] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[16] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[17] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[18] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[19] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[20] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[21] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[22] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[23] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[24] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[25] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[26] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[27] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[28] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[29] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[30] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
data_2[31] <= data_2.DB_MAX_OUTPUT_PORT_TYPE
reg0_window[0] <= regs[0][0].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[1] <= regs[0][1].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[2] <= regs[0][2].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[3] <= regs[0][3].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[4] <= regs[0][4].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[5] <= regs[0][5].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[6] <= regs[0][6].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[7] <= regs[0][7].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[8] <= regs[0][8].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[9] <= regs[0][9].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[10] <= regs[0][10].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[11] <= regs[0][11].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[12] <= regs[0][12].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[13] <= regs[0][13].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[14] <= regs[0][14].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[15] <= regs[0][15].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[16] <= regs[0][16].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[17] <= regs[0][17].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[18] <= regs[0][18].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[19] <= regs[0][19].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[20] <= regs[0][20].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[21] <= regs[0][21].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[22] <= regs[0][22].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[23] <= regs[0][23].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[24] <= regs[0][24].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[25] <= regs[0][25].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[26] <= regs[0][26].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[27] <= regs[0][27].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[28] <= regs[0][28].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[29] <= regs[0][29].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[30] <= regs[0][30].DB_MAX_OUTPUT_PORT_TYPE
reg0_window[31] <= regs[0][31].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[0] <= regs[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[1] <= regs[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[2] <= regs[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[3] <= regs[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[4] <= regs[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[5] <= regs[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[6] <= regs[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[7] <= regs[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[8] <= regs[1][8].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[9] <= regs[1][9].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[10] <= regs[1][10].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[11] <= regs[1][11].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[12] <= regs[1][12].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[13] <= regs[1][13].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[14] <= regs[1][14].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[15] <= regs[1][15].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[16] <= regs[1][16].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[17] <= regs[1][17].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[18] <= regs[1][18].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[19] <= regs[1][19].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[20] <= regs[1][20].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[21] <= regs[1][21].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[22] <= regs[1][22].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[23] <= regs[1][23].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[24] <= regs[1][24].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[25] <= regs[1][25].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[26] <= regs[1][26].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[27] <= regs[1][27].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[28] <= regs[1][28].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[29] <= regs[1][29].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[30] <= regs[1][30].DB_MAX_OUTPUT_PORT_TYPE
reg1_window[31] <= regs[1][31].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[0] <= regs[2][0].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[1] <= regs[2][1].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[2] <= regs[2][2].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[3] <= regs[2][3].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[4] <= regs[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[5] <= regs[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[6] <= regs[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[7] <= regs[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[8] <= regs[2][8].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[9] <= regs[2][9].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[10] <= regs[2][10].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[11] <= regs[2][11].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[12] <= regs[2][12].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[13] <= regs[2][13].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[14] <= regs[2][14].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[15] <= regs[2][15].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[16] <= regs[2][16].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[17] <= regs[2][17].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[18] <= regs[2][18].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[19] <= regs[2][19].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[20] <= regs[2][20].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[21] <= regs[2][21].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[22] <= regs[2][22].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[23] <= regs[2][23].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[24] <= regs[2][24].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[25] <= regs[2][25].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[26] <= regs[2][26].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[27] <= regs[2][27].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[28] <= regs[2][28].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[29] <= regs[2][29].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[30] <= regs[2][30].DB_MAX_OUTPUT_PORT_TYPE
reg2_window[31] <= regs[2][31].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[0] <= regs[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[1] <= regs[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[2] <= regs[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[3] <= regs[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[4] <= regs[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[5] <= regs[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[6] <= regs[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[7] <= regs[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[8] <= regs[3][8].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[9] <= regs[3][9].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[10] <= regs[3][10].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[11] <= regs[3][11].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[12] <= regs[3][12].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[13] <= regs[3][13].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[14] <= regs[3][14].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[15] <= regs[3][15].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[16] <= regs[3][16].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[17] <= regs[3][17].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[18] <= regs[3][18].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[19] <= regs[3][19].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[20] <= regs[3][20].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[21] <= regs[3][21].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[22] <= regs[3][22].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[23] <= regs[3][23].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[24] <= regs[3][24].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[25] <= regs[3][25].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[26] <= regs[3][26].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[27] <= regs[3][27].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[28] <= regs[3][28].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[29] <= regs[3][29].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[30] <= regs[3][30].DB_MAX_OUTPUT_PORT_TYPE
reg3_window[31] <= regs[3][31].DB_MAX_OUTPUT_PORT_TYPE


|processador|control_unit:inst20
instruction[0] => Decoder2.IN6
instruction[1] => Decoder2.IN5
instruction[2] => Decoder2.IN4
instruction[3] => Decoder2.IN3
instruction[4] => Decoder2.IN2
instruction[5] => Decoder2.IN1
instruction[6] => Decoder2.IN0
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Decoder0.IN2
instruction[12] => Decoder1.IN1
instruction[13] => Decoder0.IN1
instruction[14] => Decoder0.IN0
instruction[14] => Decoder1.IN0
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => Equal0.IN13
instruction[26] => Equal0.IN12
instruction[27] => Equal0.IN11
instruction[28] => Equal0.IN10
instruction[29] => Equal0.IN9
instruction[30] => Equal0.IN8
instruction[31] => Equal0.IN7
mem_to_reg <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
read_from_mem <= <VCC>
write_to_mem <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
branch <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= alu_op.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= <GND>
alu_op[4] <= <GND>
alu_origin <= alu_origin.DB_MAX_OUTPUT_PORT_TYPE
write_to_reg <= write_to_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|programa_1:inst1
clk => ins[0]~reg0.CLK
clk => ins[1]~reg0.CLK
clk => ins[2]~reg0.CLK
clk => ins[3]~reg0.CLK
clk => ins[4]~reg0.CLK
clk => ins[5]~reg0.CLK
clk => ins[6]~reg0.CLK
clk => ins[7]~reg0.CLK
clk => ins[8]~reg0.CLK
clk => ins[9]~reg0.CLK
clk => ins[10]~reg0.CLK
clk => ins[11]~reg0.CLK
clk => ins[12]~reg0.CLK
clk => ins[13]~reg0.CLK
clk => ins[14]~reg0.CLK
clk => ins[15]~reg0.CLK
clk => ins[16]~reg0.CLK
clk => ins[17]~reg0.CLK
clk => ins[18]~reg0.CLK
clk => ins[19]~reg0.CLK
clk => ins[20]~reg0.CLK
clk => ins[21]~reg0.CLK
clk => ins[22]~reg0.CLK
clk => ins[23]~reg0.CLK
clk => ins[24]~reg0.CLK
clk => ins[25]~reg0.CLK
clk => ins[26]~reg0.CLK
clk => ins[27]~reg0.CLK
clk => ins[28]~reg0.CLK
clk => ins[29]~reg0.CLK
clk => ins[30]~reg0.CLK
clk => ins[31]~reg0.CLK
add[0] => Equal0.IN63
add[0] => Equal1.IN63
add[0] => Equal2.IN63
add[1] => Equal0.IN62
add[1] => Equal1.IN62
add[1] => Equal2.IN62
add[2] => Equal0.IN61
add[2] => Equal1.IN61
add[2] => Equal2.IN61
add[3] => Equal0.IN60
add[3] => Equal1.IN60
add[3] => Equal2.IN60
add[4] => Equal0.IN59
add[4] => Equal1.IN59
add[4] => Equal2.IN59
add[5] => Equal0.IN58
add[5] => Equal1.IN58
add[5] => Equal2.IN58
add[6] => Equal0.IN57
add[6] => Equal1.IN57
add[6] => Equal2.IN57
add[7] => Equal0.IN56
add[7] => Equal1.IN56
add[7] => Equal2.IN56
add[8] => Equal0.IN55
add[8] => Equal1.IN55
add[8] => Equal2.IN55
add[9] => Equal0.IN54
add[9] => Equal1.IN54
add[9] => Equal2.IN54
add[10] => Equal0.IN53
add[10] => Equal1.IN53
add[10] => Equal2.IN53
add[11] => Equal0.IN52
add[11] => Equal1.IN52
add[11] => Equal2.IN52
add[12] => Equal0.IN51
add[12] => Equal1.IN51
add[12] => Equal2.IN51
add[13] => Equal0.IN50
add[13] => Equal1.IN50
add[13] => Equal2.IN50
add[14] => Equal0.IN49
add[14] => Equal1.IN49
add[14] => Equal2.IN49
add[15] => Equal0.IN48
add[15] => Equal1.IN48
add[15] => Equal2.IN48
add[16] => Equal0.IN47
add[16] => Equal1.IN47
add[16] => Equal2.IN47
add[17] => Equal0.IN46
add[17] => Equal1.IN46
add[17] => Equal2.IN46
add[18] => Equal0.IN45
add[18] => Equal1.IN45
add[18] => Equal2.IN45
add[19] => Equal0.IN44
add[19] => Equal1.IN44
add[19] => Equal2.IN44
add[20] => Equal0.IN43
add[20] => Equal1.IN43
add[20] => Equal2.IN43
add[21] => Equal0.IN42
add[21] => Equal1.IN42
add[21] => Equal2.IN42
add[22] => Equal0.IN41
add[22] => Equal1.IN41
add[22] => Equal2.IN41
add[23] => Equal0.IN40
add[23] => Equal1.IN40
add[23] => Equal2.IN40
add[24] => Equal0.IN39
add[24] => Equal1.IN39
add[24] => Equal2.IN39
add[25] => Equal0.IN38
add[25] => Equal1.IN38
add[25] => Equal2.IN38
add[26] => Equal0.IN37
add[26] => Equal1.IN37
add[26] => Equal2.IN37
add[27] => Equal0.IN36
add[27] => Equal1.IN36
add[27] => Equal2.IN36
add[28] => Equal0.IN35
add[28] => Equal1.IN35
add[28] => Equal2.IN35
add[29] => Equal0.IN34
add[29] => Equal1.IN34
add[29] => Equal2.IN34
add[30] => Equal0.IN33
add[30] => Equal1.IN33
add[30] => Equal2.IN33
add[31] => Equal0.IN32
add[31] => Equal1.IN32
add[31] => Equal2.IN32
ins[0] <= ins[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[1] <= ins[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[2] <= ins[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[3] <= ins[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[4] <= ins[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[5] <= ins[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[6] <= ins[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[7] <= ins[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[8] <= ins[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[9] <= ins[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[10] <= ins[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[11] <= ins[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[12] <= ins[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[13] <= ins[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[14] <= ins[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[15] <= ins[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[16] <= ins[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[17] <= ins[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[18] <= ins[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[19] <= ins[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[20] <= ins[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[21] <= ins[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[22] <= ins[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[23] <= ins[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[24] <= ins[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[25] <= ins[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[26] <= ins[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[27] <= ins[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[28] <= ins[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[29] <= ins[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[30] <= ins[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins[31] <= ins[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|program_counter:inst9
clk => pc_value[0].CLK
clk => pc_value[1].CLK
clk => pc_value[2].CLK
clk => pc_value[3].CLK
clk => pc_value[4].CLK
clk => pc_value[5].CLK
clk => pc_value[6].CLK
clk => pc_value[7].CLK
clk => pc_value[8].CLK
clk => pc_value[9].CLK
clk => pc_value[10].CLK
clk => pc_value[11].CLK
clk => pc_value[12].CLK
clk => pc_value[13].CLK
clk => pc_value[14].CLK
clk => pc_value[15].CLK
clk => pc_value[16].CLK
clk => pc_value[17].CLK
clk => pc_value[18].CLK
clk => pc_value[19].CLK
clk => pc_value[20].CLK
clk => pc_value[21].CLK
clk => pc_value[22].CLK
clk => pc_value[23].CLK
clk => pc_value[24].CLK
clk => pc_value[25].CLK
clk => pc_value[26].CLK
clk => pc_value[27].CLK
clk => pc_value[28].CLK
clk => pc_value[29].CLK
clk => pc_value[30].CLK
clk => pc_value[31].CLK
in[0] => pc_value[0].DATAIN
in[1] => pc_value[1].DATAIN
in[2] => pc_value[2].DATAIN
in[3] => pc_value[3].DATAIN
in[4] => pc_value[4].DATAIN
in[5] => pc_value[5].DATAIN
in[6] => pc_value[6].DATAIN
in[7] => pc_value[7].DATAIN
in[8] => pc_value[8].DATAIN
in[9] => pc_value[9].DATAIN
in[10] => pc_value[10].DATAIN
in[11] => pc_value[11].DATAIN
in[12] => pc_value[12].DATAIN
in[13] => pc_value[13].DATAIN
in[14] => pc_value[14].DATAIN
in[15] => pc_value[15].DATAIN
in[16] => pc_value[16].DATAIN
in[17] => pc_value[17].DATAIN
in[18] => pc_value[18].DATAIN
in[19] => pc_value[19].DATAIN
in[20] => pc_value[20].DATAIN
in[21] => pc_value[21].DATAIN
in[22] => pc_value[22].DATAIN
in[23] => pc_value[23].DATAIN
in[24] => pc_value[24].DATAIN
in[25] => pc_value[25].DATAIN
in[26] => pc_value[26].DATAIN
in[27] => pc_value[27].DATAIN
in[28] => pc_value[28].DATAIN
in[29] => pc_value[29].DATAIN
in[30] => pc_value[30].DATAIN
in[31] => pc_value[31].DATAIN
out[0] <= pc_value[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= pc_value[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= pc_value[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= pc_value[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= pc_value[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= pc_value[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= pc_value[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= pc_value[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= pc_value[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= pc_value[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= pc_value[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= pc_value[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= pc_value[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= pc_value[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= pc_value[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= pc_value[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= pc_value[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= pc_value[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= pc_value[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= pc_value[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= pc_value[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= pc_value[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= pc_value[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= pc_value[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= pc_value[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= pc_value[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= pc_value[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= pc_value[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= pc_value[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= pc_value[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= pc_value[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= pc_value[31].DB_MAX_OUTPUT_PORT_TYPE


|processador|mux32_1:inst8
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
a[6] => o.DATAA
a[7] => o.DATAA
a[8] => o.DATAA
a[9] => o.DATAA
a[10] => o.DATAA
a[11] => o.DATAA
a[12] => o.DATAA
a[13] => o.DATAA
a[14] => o.DATAA
a[15] => o.DATAA
a[16] => o.DATAA
a[17] => o.DATAA
a[18] => o.DATAA
a[19] => o.DATAA
a[20] => o.DATAA
a[21] => o.DATAA
a[22] => o.DATAA
a[23] => o.DATAA
a[24] => o.DATAA
a[25] => o.DATAA
a[26] => o.DATAA
a[27] => o.DATAA
a[28] => o.DATAA
a[29] => o.DATAA
a[30] => o.DATAA
a[31] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
b[6] => o.DATAB
b[7] => o.DATAB
b[8] => o.DATAB
b[9] => o.DATAB
b[10] => o.DATAB
b[11] => o.DATAB
b[12] => o.DATAB
b[13] => o.DATAB
b[14] => o.DATAB
b[15] => o.DATAB
b[16] => o.DATAB
b[17] => o.DATAB
b[18] => o.DATAB
b[19] => o.DATAB
b[20] => o.DATAB
b[21] => o.DATAB
b[22] => o.DATAB
b[23] => o.DATAB
b[24] => o.DATAB
b[25] => o.DATAB
b[26] => o.DATAB
b[27] => o.DATAB
b[28] => o.DATAB
b[29] => o.DATAB
b[30] => o.DATAB
b[31] => o.DATAB
c => Decoder0.IN0
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processador|alu:inst10
a[0] => Add0.IN32
a[0] => Add1.IN64
a[0] => o.IN0
a[0] => o.IN0
a[0] => LessThan0.IN32
a[1] => Add0.IN31
a[1] => Add1.IN63
a[1] => o.IN0
a[1] => o.IN0
a[1] => LessThan0.IN31
a[2] => Add0.IN30
a[2] => Add1.IN62
a[2] => o.IN0
a[2] => o.IN0
a[2] => LessThan0.IN30
a[3] => Add0.IN29
a[3] => Add1.IN61
a[3] => o.IN0
a[3] => o.IN0
a[3] => LessThan0.IN29
a[4] => Add0.IN28
a[4] => Add1.IN60
a[4] => o.IN0
a[4] => o.IN0
a[4] => LessThan0.IN28
a[5] => Add0.IN27
a[5] => Add1.IN59
a[5] => o.IN0
a[5] => o.IN0
a[5] => LessThan0.IN27
a[6] => Add0.IN26
a[6] => Add1.IN58
a[6] => o.IN0
a[6] => o.IN0
a[6] => LessThan0.IN26
a[7] => Add0.IN25
a[7] => Add1.IN57
a[7] => o.IN0
a[7] => o.IN0
a[7] => LessThan0.IN25
a[8] => Add0.IN24
a[8] => Add1.IN56
a[8] => o.IN0
a[8] => o.IN0
a[8] => LessThan0.IN24
a[9] => Add0.IN23
a[9] => Add1.IN55
a[9] => o.IN0
a[9] => o.IN0
a[9] => LessThan0.IN23
a[10] => Add0.IN22
a[10] => Add1.IN54
a[10] => o.IN0
a[10] => o.IN0
a[10] => LessThan0.IN22
a[11] => Add0.IN21
a[11] => Add1.IN53
a[11] => o.IN0
a[11] => o.IN0
a[11] => LessThan0.IN21
a[12] => Add0.IN20
a[12] => Add1.IN52
a[12] => o.IN0
a[12] => o.IN0
a[12] => LessThan0.IN20
a[13] => Add0.IN19
a[13] => Add1.IN51
a[13] => o.IN0
a[13] => o.IN0
a[13] => LessThan0.IN19
a[14] => Add0.IN18
a[14] => Add1.IN50
a[14] => o.IN0
a[14] => o.IN0
a[14] => LessThan0.IN18
a[15] => Add0.IN17
a[15] => Add1.IN49
a[15] => o.IN0
a[15] => o.IN0
a[15] => LessThan0.IN17
a[16] => Add0.IN16
a[16] => Add1.IN48
a[16] => o.IN0
a[16] => o.IN0
a[16] => LessThan0.IN16
a[17] => Add0.IN15
a[17] => Add1.IN47
a[17] => o.IN0
a[17] => o.IN0
a[17] => LessThan0.IN15
a[18] => Add0.IN14
a[18] => Add1.IN46
a[18] => o.IN0
a[18] => o.IN0
a[18] => LessThan0.IN14
a[19] => Add0.IN13
a[19] => Add1.IN45
a[19] => o.IN0
a[19] => o.IN0
a[19] => LessThan0.IN13
a[20] => Add0.IN12
a[20] => Add1.IN44
a[20] => o.IN0
a[20] => o.IN0
a[20] => LessThan0.IN12
a[21] => Add0.IN11
a[21] => Add1.IN43
a[21] => o.IN0
a[21] => o.IN0
a[21] => LessThan0.IN11
a[22] => Add0.IN10
a[22] => Add1.IN42
a[22] => o.IN0
a[22] => o.IN0
a[22] => LessThan0.IN10
a[23] => Add0.IN9
a[23] => Add1.IN41
a[23] => o.IN0
a[23] => o.IN0
a[23] => LessThan0.IN9
a[24] => Add0.IN8
a[24] => Add1.IN40
a[24] => o.IN0
a[24] => o.IN0
a[24] => LessThan0.IN8
a[25] => Add0.IN7
a[25] => Add1.IN39
a[25] => o.IN0
a[25] => o.IN0
a[25] => LessThan0.IN7
a[26] => Add0.IN6
a[26] => Add1.IN38
a[26] => o.IN0
a[26] => o.IN0
a[26] => LessThan0.IN6
a[27] => Add0.IN5
a[27] => Add1.IN37
a[27] => o.IN0
a[27] => o.IN0
a[27] => LessThan0.IN5
a[28] => Add0.IN4
a[28] => Add1.IN36
a[28] => o.IN0
a[28] => o.IN0
a[28] => LessThan0.IN4
a[29] => Add0.IN3
a[29] => Add1.IN35
a[29] => o.IN0
a[29] => o.IN0
a[29] => LessThan0.IN3
a[30] => Add0.IN2
a[30] => Add1.IN34
a[30] => o.IN0
a[30] => o.IN0
a[30] => LessThan0.IN2
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => o.IN0
a[31] => o.IN0
a[31] => LessThan0.IN1
b[0] => Add0.IN64
b[0] => o.IN1
b[0] => o.IN1
b[0] => LessThan0.IN64
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => o.IN1
b[1] => o.IN1
b[1] => LessThan0.IN63
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => o.IN1
b[2] => o.IN1
b[2] => LessThan0.IN62
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => o.IN1
b[3] => o.IN1
b[3] => LessThan0.IN61
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => o.IN1
b[4] => o.IN1
b[4] => LessThan0.IN60
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => o.IN1
b[5] => o.IN1
b[5] => LessThan0.IN59
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => o.IN1
b[6] => o.IN1
b[6] => LessThan0.IN58
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => o.IN1
b[7] => o.IN1
b[7] => LessThan0.IN57
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => o.IN1
b[8] => o.IN1
b[8] => LessThan0.IN56
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => o.IN1
b[9] => o.IN1
b[9] => LessThan0.IN55
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => o.IN1
b[10] => o.IN1
b[10] => LessThan0.IN54
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => o.IN1
b[11] => o.IN1
b[11] => LessThan0.IN53
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => o.IN1
b[12] => o.IN1
b[12] => LessThan0.IN52
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => o.IN1
b[13] => o.IN1
b[13] => LessThan0.IN51
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => o.IN1
b[14] => o.IN1
b[14] => LessThan0.IN50
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => o.IN1
b[15] => o.IN1
b[15] => LessThan0.IN49
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => o.IN1
b[16] => o.IN1
b[16] => LessThan0.IN48
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => o.IN1
b[17] => o.IN1
b[17] => LessThan0.IN47
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => o.IN1
b[18] => o.IN1
b[18] => LessThan0.IN46
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => o.IN1
b[19] => o.IN1
b[19] => LessThan0.IN45
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => o.IN1
b[20] => o.IN1
b[20] => LessThan0.IN44
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => o.IN1
b[21] => o.IN1
b[21] => LessThan0.IN43
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => o.IN1
b[22] => o.IN1
b[22] => LessThan0.IN42
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => o.IN1
b[23] => o.IN1
b[23] => LessThan0.IN41
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => o.IN1
b[24] => o.IN1
b[24] => LessThan0.IN40
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => o.IN1
b[25] => o.IN1
b[25] => LessThan0.IN39
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => o.IN1
b[26] => o.IN1
b[26] => LessThan0.IN38
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => o.IN1
b[27] => o.IN1
b[27] => LessThan0.IN37
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => o.IN1
b[28] => o.IN1
b[28] => LessThan0.IN36
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => o.IN1
b[29] => o.IN1
b[29] => LessThan0.IN35
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => o.IN1
b[30] => o.IN1
b[30] => LessThan0.IN34
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => o.IN1
b[31] => o.IN1
b[31] => LessThan0.IN33
b[31] => Add1.IN1
op[0] => Decoder0.IN4
op[1] => Decoder0.IN3
op[2] => Decoder0.IN2
op[3] => Decoder0.IN1
op[4] => Decoder0.IN0
o[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processador|mux32_1:inst
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
a[6] => o.DATAA
a[7] => o.DATAA
a[8] => o.DATAA
a[9] => o.DATAA
a[10] => o.DATAA
a[11] => o.DATAA
a[12] => o.DATAA
a[13] => o.DATAA
a[14] => o.DATAA
a[15] => o.DATAA
a[16] => o.DATAA
a[17] => o.DATAA
a[18] => o.DATAA
a[19] => o.DATAA
a[20] => o.DATAA
a[21] => o.DATAA
a[22] => o.DATAA
a[23] => o.DATAA
a[24] => o.DATAA
a[25] => o.DATAA
a[26] => o.DATAA
a[27] => o.DATAA
a[28] => o.DATAA
a[29] => o.DATAA
a[30] => o.DATAA
a[31] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
b[6] => o.DATAB
b[7] => o.DATAB
b[8] => o.DATAB
b[9] => o.DATAB
b[10] => o.DATAB
b[11] => o.DATAB
b[12] => o.DATAB
b[13] => o.DATAB
b[14] => o.DATAB
b[15] => o.DATAB
b[16] => o.DATAB
b[17] => o.DATAB
b[18] => o.DATAB
b[19] => o.DATAB
b[20] => o.DATAB
b[21] => o.DATAB
b[22] => o.DATAB
b[23] => o.DATAB
b[24] => o.DATAB
b[25] => o.DATAB
b[26] => o.DATAB
b[27] => o.DATAB
b[28] => o.DATAB
b[29] => o.DATAB
b[30] => o.DATAB
b[31] => o.DATAB
c => Decoder0.IN0
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processador|immediate_generator:inst4
instr[0] => Decoder0.IN6
instr[1] => Decoder0.IN5
instr[2] => Decoder0.IN4
instr[3] => Decoder0.IN3
instr[4] => Decoder0.IN2
instr[5] => Decoder0.IN1
instr[6] => Decoder0.IN0
instr[7] => Selector19.IN7
instr[7] => Selector24.IN5
instr[8] => Selector23.IN5
instr[9] => Selector22.IN5
instr[10] => Selector21.IN5
instr[11] => Selector20.IN5
instr[12] => Selector18.IN5
instr[13] => Selector17.IN5
instr[14] => Selector16.IN5
instr[15] => Selector15.IN5
instr[16] => Selector14.IN5
instr[17] => Selector13.IN5
instr[18] => Selector12.IN5
instr[19] => Selector11.IN5
instr[20] => Selector10.IN5
instr[20] => Selector19.IN6
instr[20] => Selector24.IN4
instr[21] => Selector9.IN5
instr[21] => Selector23.IN4
instr[22] => Selector8.IN5
instr[22] => Selector22.IN4
instr[23] => Selector7.IN5
instr[23] => Selector21.IN4
instr[24] => Selector6.IN5
instr[24] => Selector20.IN4
instr[25] => Selector5.IN5
instr[25] => imm.DATAB
instr[26] => Selector4.IN5
instr[26] => imm.DATAB
instr[27] => Selector3.IN5
instr[27] => imm.DATAB
instr[28] => Selector2.IN5
instr[28] => imm.DATAB
instr[29] => Selector1.IN5
instr[29] => imm.DATAB
instr[30] => Selector0.IN5
instr[30] => imm.DATAB
instr[31] => imm.DATAB
instr[31] => Selector0.IN4
instr[31] => Selector1.IN4
instr[31] => Selector2.IN4
instr[31] => Selector3.IN4
instr[31] => Selector4.IN4
instr[31] => Selector5.IN4
instr[31] => Selector6.IN4
instr[31] => Selector7.IN4
instr[31] => Selector8.IN4
instr[31] => Selector9.IN4
instr[31] => Selector10.IN4
instr[31] => Selector11.IN4
instr[31] => Selector12.IN4
instr[31] => Selector13.IN4
instr[31] => Selector14.IN4
instr[31] => Selector15.IN4
instr[31] => Selector16.IN4
instr[31] => Selector17.IN4
instr[31] => Selector18.IN4
instr[31] => Selector19.IN5
imm[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm.DB_MAX_OUTPUT_PORT_TYPE


|processador|plus_four:inst7
a[0] => o[0].DATAIN
a[1] => o[1].DATAIN
a[2] => Add0.IN60
a[3] => Add0.IN59
a[4] => Add0.IN58
a[5] => Add0.IN57
a[6] => Add0.IN56
a[7] => Add0.IN55
a[8] => Add0.IN54
a[9] => Add0.IN53
a[10] => Add0.IN52
a[11] => Add0.IN51
a[12] => Add0.IN50
a[13] => Add0.IN49
a[14] => Add0.IN48
a[15] => Add0.IN47
a[16] => Add0.IN46
a[17] => Add0.IN45
a[18] => Add0.IN44
a[19] => Add0.IN43
a[20] => Add0.IN42
a[21] => Add0.IN41
a[22] => Add0.IN40
a[23] => Add0.IN39
a[24] => Add0.IN38
a[25] => Add0.IN37
a[26] => Add0.IN36
a[27] => Add0.IN35
a[28] => Add0.IN34
a[29] => Add0.IN33
a[30] => Add0.IN32
a[31] => Add0.IN31
o[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processador|adder:inst5
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
o[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processador|mux32_1:inst11
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
a[6] => o.DATAA
a[7] => o.DATAA
a[8] => o.DATAA
a[9] => o.DATAA
a[10] => o.DATAA
a[11] => o.DATAA
a[12] => o.DATAA
a[13] => o.DATAA
a[14] => o.DATAA
a[15] => o.DATAA
a[16] => o.DATAA
a[17] => o.DATAA
a[18] => o.DATAA
a[19] => o.DATAA
a[20] => o.DATAA
a[21] => o.DATAA
a[22] => o.DATAA
a[23] => o.DATAA
a[24] => o.DATAA
a[25] => o.DATAA
a[26] => o.DATAA
a[27] => o.DATAA
a[28] => o.DATAA
a[29] => o.DATAA
a[30] => o.DATAA
a[31] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
b[6] => o.DATAB
b[7] => o.DATAB
b[8] => o.DATAB
b[9] => o.DATAB
b[10] => o.DATAB
b[11] => o.DATAB
b[12] => o.DATAB
b[13] => o.DATAB
b[14] => o.DATAB
b[15] => o.DATAB
b[16] => o.DATAB
b[17] => o.DATAB
b[18] => o.DATAB
b[19] => o.DATAB
b[20] => o.DATAB
b[21] => o.DATAB
b[22] => o.DATAB
b[23] => o.DATAB
b[24] => o.DATAB
b[25] => o.DATAB
b[26] => o.DATAB
b[27] => o.DATAB
b[28] => o.DATAB
b[29] => o.DATAB
b[30] => o.DATAB
b[31] => o.DATAB
c => Decoder0.IN0
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|processador|memoria_dados:inst21
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processador|memoria_dados:inst21|altsyncram:altsyncram_component
wren_a => altsyncram_rap1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rap1:auto_generated.data_a[0]
data_a[1] => altsyncram_rap1:auto_generated.data_a[1]
data_a[2] => altsyncram_rap1:auto_generated.data_a[2]
data_a[3] => altsyncram_rap1:auto_generated.data_a[3]
data_a[4] => altsyncram_rap1:auto_generated.data_a[4]
data_a[5] => altsyncram_rap1:auto_generated.data_a[5]
data_a[6] => altsyncram_rap1:auto_generated.data_a[6]
data_a[7] => altsyncram_rap1:auto_generated.data_a[7]
data_a[8] => altsyncram_rap1:auto_generated.data_a[8]
data_a[9] => altsyncram_rap1:auto_generated.data_a[9]
data_a[10] => altsyncram_rap1:auto_generated.data_a[10]
data_a[11] => altsyncram_rap1:auto_generated.data_a[11]
data_a[12] => altsyncram_rap1:auto_generated.data_a[12]
data_a[13] => altsyncram_rap1:auto_generated.data_a[13]
data_a[14] => altsyncram_rap1:auto_generated.data_a[14]
data_a[15] => altsyncram_rap1:auto_generated.data_a[15]
data_a[16] => altsyncram_rap1:auto_generated.data_a[16]
data_a[17] => altsyncram_rap1:auto_generated.data_a[17]
data_a[18] => altsyncram_rap1:auto_generated.data_a[18]
data_a[19] => altsyncram_rap1:auto_generated.data_a[19]
data_a[20] => altsyncram_rap1:auto_generated.data_a[20]
data_a[21] => altsyncram_rap1:auto_generated.data_a[21]
data_a[22] => altsyncram_rap1:auto_generated.data_a[22]
data_a[23] => altsyncram_rap1:auto_generated.data_a[23]
data_a[24] => altsyncram_rap1:auto_generated.data_a[24]
data_a[25] => altsyncram_rap1:auto_generated.data_a[25]
data_a[26] => altsyncram_rap1:auto_generated.data_a[26]
data_a[27] => altsyncram_rap1:auto_generated.data_a[27]
data_a[28] => altsyncram_rap1:auto_generated.data_a[28]
data_a[29] => altsyncram_rap1:auto_generated.data_a[29]
data_a[30] => altsyncram_rap1:auto_generated.data_a[30]
data_a[31] => altsyncram_rap1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rap1:auto_generated.address_a[0]
address_a[1] => altsyncram_rap1:auto_generated.address_a[1]
address_a[2] => altsyncram_rap1:auto_generated.address_a[2]
address_a[3] => altsyncram_rap1:auto_generated.address_a[3]
address_a[4] => altsyncram_rap1:auto_generated.address_a[4]
address_a[5] => altsyncram_rap1:auto_generated.address_a[5]
address_a[6] => altsyncram_rap1:auto_generated.address_a[6]
address_a[7] => altsyncram_rap1:auto_generated.address_a[7]
address_a[8] => altsyncram_rap1:auto_generated.address_a[8]
address_a[9] => altsyncram_rap1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rap1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rap1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rap1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rap1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rap1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rap1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rap1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rap1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rap1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rap1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rap1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rap1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rap1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rap1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rap1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rap1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rap1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rap1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rap1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rap1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rap1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rap1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rap1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rap1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rap1:auto_generated.q_a[23]
q_a[24] <= altsyncram_rap1:auto_generated.q_a[24]
q_a[25] <= altsyncram_rap1:auto_generated.q_a[25]
q_a[26] <= altsyncram_rap1:auto_generated.q_a[26]
q_a[27] <= altsyncram_rap1:auto_generated.q_a[27]
q_a[28] <= altsyncram_rap1:auto_generated.q_a[28]
q_a[29] <= altsyncram_rap1:auto_generated.q_a[29]
q_a[30] <= altsyncram_rap1:auto_generated.q_a[30]
q_a[31] <= altsyncram_rap1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|memoria_dados:inst21|altsyncram:altsyncram_component|altsyncram_rap1:auto_generated
address_a[0] => altsyncram_pqg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_pqg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_pqg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_pqg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_pqg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_pqg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_pqg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_pqg2:altsyncram1.address_a[7]
address_a[8] => altsyncram_pqg2:altsyncram1.address_a[8]
address_a[9] => altsyncram_pqg2:altsyncram1.address_a[9]
clock0 => altsyncram_pqg2:altsyncram1.clock0
data_a[0] => altsyncram_pqg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_pqg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_pqg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_pqg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_pqg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_pqg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_pqg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_pqg2:altsyncram1.data_a[7]
data_a[8] => altsyncram_pqg2:altsyncram1.data_a[8]
data_a[9] => altsyncram_pqg2:altsyncram1.data_a[9]
data_a[10] => altsyncram_pqg2:altsyncram1.data_a[10]
data_a[11] => altsyncram_pqg2:altsyncram1.data_a[11]
data_a[12] => altsyncram_pqg2:altsyncram1.data_a[12]
data_a[13] => altsyncram_pqg2:altsyncram1.data_a[13]
data_a[14] => altsyncram_pqg2:altsyncram1.data_a[14]
data_a[15] => altsyncram_pqg2:altsyncram1.data_a[15]
data_a[16] => altsyncram_pqg2:altsyncram1.data_a[16]
data_a[17] => altsyncram_pqg2:altsyncram1.data_a[17]
data_a[18] => altsyncram_pqg2:altsyncram1.data_a[18]
data_a[19] => altsyncram_pqg2:altsyncram1.data_a[19]
data_a[20] => altsyncram_pqg2:altsyncram1.data_a[20]
data_a[21] => altsyncram_pqg2:altsyncram1.data_a[21]
data_a[22] => altsyncram_pqg2:altsyncram1.data_a[22]
data_a[23] => altsyncram_pqg2:altsyncram1.data_a[23]
data_a[24] => altsyncram_pqg2:altsyncram1.data_a[24]
data_a[25] => altsyncram_pqg2:altsyncram1.data_a[25]
data_a[26] => altsyncram_pqg2:altsyncram1.data_a[26]
data_a[27] => altsyncram_pqg2:altsyncram1.data_a[27]
data_a[28] => altsyncram_pqg2:altsyncram1.data_a[28]
data_a[29] => altsyncram_pqg2:altsyncram1.data_a[29]
data_a[30] => altsyncram_pqg2:altsyncram1.data_a[30]
data_a[31] => altsyncram_pqg2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_pqg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_pqg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_pqg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_pqg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_pqg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_pqg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_pqg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_pqg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_pqg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_pqg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_pqg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_pqg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_pqg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_pqg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_pqg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_pqg2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_pqg2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_pqg2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_pqg2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_pqg2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_pqg2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_pqg2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_pqg2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_pqg2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_pqg2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_pqg2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_pqg2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_pqg2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_pqg2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_pqg2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_pqg2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_pqg2:altsyncram1.q_a[31]
wren_a => altsyncram_pqg2:altsyncram1.wren_a


|processador|memoria_dados:inst21|altsyncram:altsyncram_component|altsyncram_rap1:auto_generated|altsyncram_pqg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|processador|memoria_dados:inst21|altsyncram:altsyncram_component|altsyncram_rap1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|processador|memoria_dados:inst21|altsyncram:altsyncram_component|altsyncram_rap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|processador|memoria_dados:inst21|altsyncram:altsyncram_component|altsyncram_rap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|processador|memoria_dados:inst21|altsyncram:altsyncram_component|altsyncram_rap1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


