<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=21', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>Ice Lake (client) - Microarchitectures - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/microarchitectures/ice_lake_(client)","wgTitle":"intel/microarchitectures/ice lake (client)","wgCurRevisionId":99048,"wgRevisionId":99048,"wgArticleId":6825,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by intel","microarchitectures by intel","all microarchitectures","Articles with empty sections"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/microarchitectures/ice_lake_(client)","wgRelevantArticleId":6825,"wgRequestId":"25e18566e555072d9dd3ecdf","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"intel/microarchitectures/ice_lake","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/microarchitectures/ice_lake_(client)"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/microarchitectures/ice lake (client)" href="/w/index.php?title=Special:ExportRDF/intel/microarchitectures/ice_lake_(client)&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/4/4f/ice_lake_die_%28quad_core%29.png/700px-ice_lake_die_%28quad_core%29.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/4/4f/ice_lake_die_%28quad_core%29.png/700px-ice_lake_die_%28quad_core%29.png"/>
<meta property="og:title" content="Ice Lake (client) - Microarchitectures - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Ice Lake (ICL) Client Configuration is Intel&#39;s successor to Cannon Lake, a 10 nm microarchitecture for mainstream mobile devices."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"33d582b4-a943-4852-5008-a2b9652aa7e9","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":140633,"response_time_orig":195,"serverid":"34.237.0.98:23680","state":"VA","t_epoch":1665185171,"template_id":126,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake","user_id":0,"word_count":4416,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["33d582b4-a943-4852-5008-a2b9652aa7e9", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_microarchitectures_ice_lake_client rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/microarchitectures/ice_lake_(client)"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmicroarchitectures%2Fice+lake+%28client%29"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/microarchitectures/ice_lake_(client)"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/microarchitectures/ice_lake_(client)"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;oldid=99048"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fice-5Flake-5F(client)"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Ice Lake (client) - Microarchitectures - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a>‎ | <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">microarchitectures</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=intel/microarchitectures/ice_lake&amp;redirect=no" class="mw-redirect" title="intel/microarchitectures/ice lake">intel/microarchitectures/ice lake</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/intel/microarchitectures/ice_lake_(client)" title="Special:FormEdit/microarchitecture/intel/microarchitectures/ice lake (client)"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Ice Lake (client) µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Intel</td></tr><tr><td class="label">Manufacturer</td><td class="value">Intel</td></tr><tr><td class="label">Introduction</td><td class="value">May 27, 2019</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/10_nm_process" class="mw-redirect" title="10 nm process">10 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a>, <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">14-19</td></tr><tr><td class="label">Decode</td><td class="value">5-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">x86-64</td></tr><tr><td class="label">Extensions</td><td class="value">MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX, AVX-512</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">32 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">48 KiB/core<br/>12-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">512 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L3 Cache</td><td class="value">2 MiB/core<br/>16-way set associative</td></tr><tr><td class="header" colspan="2">Cores</td></tr><tr><td class="label">Core Names</td><td class="value">Ice Lake Y,<br/>Ice Lake U</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake">Tiger Lake</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr><tr><td class="header" colspan="2">Contemporary</td></tr><tr><td colspan="2" style="text-align: center;"><a href="/wiki/intel/microarchitectures/ice_lake_(server)" title="intel/microarchitectures/ice lake (server)">Ice Lake (server)</a></td></tr></tbody></table>
<p><b>Ice Lake</b> (<b>ICL</b>) <b>Client Configuration</b> is <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s successor to <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>, a <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a> <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> for mainstream mobile devices.
</p><p>For mobile devices, Ice Lake is branded as 10th Generation Core i3, i5, and i7 processors.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Codenames"><span class="tocnumber">1</span> <span class="toctext">Codenames</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Lead"><span class="tocnumber">2</span> <span class="toctext">Lead</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Process_Technology"><span class="tocnumber">3</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Compiler_support"><span class="tocnumber">4</span> <span class="toctext">Compiler support</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#CPUID"><span class="tocnumber">4.1</span> <span class="toctext">CPUID</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#Architecture"><span class="tocnumber">5</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Key_changes_from_Cannon_Lake.2FSkylake"><span class="tocnumber">5.1</span> <span class="toctext">Key changes from Cannon Lake/Skylake</span></a>
<ul>
<li class="toclevel-3 tocsection-8"><a href="#New_instructions"><span class="tocnumber">5.1.1</span> <span class="toctext">New instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-9"><a href="#Block_Diagram"><span class="tocnumber">5.2</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#Entire_SoC_Overview"><span class="tocnumber">5.2.1</span> <span class="toctext">Entire SoC Overview</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Individual_Core"><span class="tocnumber">5.2.2</span> <span class="toctext">Individual Core</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Gen11_Graphics"><span class="tocnumber">5.2.3</span> <span class="toctext">Gen11 Graphics</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Overview"><span class="tocnumber">6</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#Core"><span class="tocnumber">7</span> <span class="toctext">Core</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#Integration"><span class="tocnumber">8</span> <span class="toctext">Integration</span></a>
<ul>
<li class="toclevel-2 tocsection-16"><a href="#GNA"><span class="tocnumber">8.1</span> <span class="toctext">GNA</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#IPU"><span class="tocnumber">8.2</span> <span class="toctext">IPU</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Thunderbolt_IO_subsystem"><span class="tocnumber">8.3</span> <span class="toctext">Thunderbolt IO subsystem</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-19"><a href="#Clock_domains"><span class="tocnumber">9</span> <span class="toctext">Clock domains</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#Power"><span class="tocnumber">10</span> <span class="toctext">Power</span></a>
<ul>
<li class="toclevel-2 tocsection-21"><a href="#Dynamic_Tuning_2.0"><span class="tocnumber">10.1</span> <span class="toctext">Dynamic Tuning 2.0</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-22"><a href="#Packaging"><span class="tocnumber">11</span> <span class="toctext">Packaging</span></a>
<ul>
<li class="toclevel-2 tocsection-23"><a href="#Thin-film_magnetic_inductor"><span class="tocnumber">11.1</span> <span class="toctext">Thin-film magnetic inductor</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-24"><a href="#Die"><span class="tocnumber">12</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-25"><a href="#System_Agent"><span class="tocnumber">12.1</span> <span class="toctext">System Agent</span></a>
<ul>
<li class="toclevel-3 tocsection-26"><a href="#IPU_2"><span class="tocnumber">12.1.1</span> <span class="toctext">IPU</span></a></li>
<li class="toclevel-3 tocsection-27"><a href="#Display_engine"><span class="tocnumber">12.1.2</span> <span class="toctext">Display engine</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#Thunderbolt_3_I.2FO_subsystem"><span class="tocnumber">12.1.3</span> <span class="toctext">Thunderbolt 3 I/O subsystem</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-29"><a href="#Core_2"><span class="tocnumber">12.2</span> <span class="toctext">Core</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#Core_group"><span class="tocnumber">12.3</span> <span class="toctext">Core group</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Integrated_graphics"><span class="tocnumber">12.4</span> <span class="toctext">Integrated graphics</span></a></li>
<li class="toclevel-2 tocsection-32"><a href="#SoC"><span class="tocnumber">12.5</span> <span class="toctext">SoC</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="#PCH"><span class="tocnumber">12.6</span> <span class="toctext">PCH</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-34"><a href="#All_Ice_Lake_Chips"><span class="tocnumber">13</span> <span class="toctext">All Ice Lake Chips</span></a></li>
<li class="toclevel-1 tocsection-35"><a href="#Bibliography"><span class="tocnumber">14</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Codenames">Codenames</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=1" title="Edit section: Codenames">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Core </th>
<th> Abbrev </th>
<th> Description </th>
<th> Graphics </th>
<th> Target
</th></tr>
<tr>
<td> <a href="/wiki/intel/cores/ice_lake_y" title="intel/cores/ice lake y">Ice Lake Y</a> </td>
<td> ICL-Y </td>
<td> Extremely low power </td>
<td>  </td>
<td> 2-in-1s detachable, tablets, and computer sticks
</td></tr>
<tr>
<td> <a href="/wiki/intel/cores/ice_lake_u" title="intel/cores/ice lake u">Ice Lake U</a> </td>
<td> ICL-U </td>
<td> Ultra-low Power </td>
<td> </td>
<td> Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/cores/ice_lake_h&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/ice lake h (page does not exist)">Ice Lake H</a> </td>
<td> ICL-H </td>
<td> High-performance Graphics </td>
<td> </td>
<td> Ultimate mobile performance, mobile workstations
</td></tr>
<tr>
<td> <s><a href="/wiki/intel/cores/ice_lake_s" title="intel/cores/ice lake s">Ice Lake S</a></s>? </td>
<td> <s>ICL-S</s> </td>
<td> <s>Performance-optimized lifestyle</s> </td>
<td> </td>
<td> <s>Desktop performance to value, AiOs, and minis</s>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Lead">Lead</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=2" title="Edit section: Lead">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <b>Ophir Edlis</b> - Senior Principal Engineer &amp; Lead Architect Ice Lake SoC</li></ul>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=3" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dd><i>Main article: <a href="/wiki/10_nm_lithography_process#Intel" title="10 nm lithography process">Intel&#39;s 10-nanometer process</a></i></dd></dl>
<p>Prolong delays with Intel&#39;s 10-nanometer process due to yield issues meant the terminology around that process was changed over time. Ice Lake is fabricated on Intel&#39;s second-generation enhanced <a href="/wiki/10_nm_process" class="mw-redirect" title="10 nm process">10 nm process</a>. Originally the process was meant to succeed first-generation which was used for <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>. Unfortunately due to yield and performance reasons, Intel re-designated 2nd-generation as 1st-generation (ignoring <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>), hence the plain name of &#34;10nm&#34; (without any pluses).
</p><p>Intel says that Ice Lake is built on their learnings from their Cannon Lake chip which were largely treated as a learning vehicle. Between Cannon Lake and Ice Lake, a number of changes were made in order to improve the process for their products. One such change was the addition of an extra metal layer (originally said to be 12, is now presumably 13 on Ice Lake) in order to improve the power delivery of the chip. Additionally, they have improved the threshold voltage of the transistors as well as their MIM cap among other changes.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=4" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Support for Ice Lake was added in LLVM Clang 6.0 and GCC 8.0.
</p>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=ICC&amp;action=edit&amp;redlink=1" class="new" title="ICC (page does not exist)">ICC</a> </td>
<td> <code>-march=icelake</code> </td>
<td> <code>-mtune=icelake</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-march=icelake</code> </td>
<td> <code>-mtune=icelake</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-march=icelake</code> </td>
<td> <code>-mtune=icelake</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=Visual_Studio&amp;action=edit&amp;redlink=1" class="new" title="Visual Studio (page does not exist)">Visual Studio</a> </td>
<td> <code>/?</code> </td>
<td> <code>/tune:?</code>
</td></tr></tbody></table>
<h3><span class="mw-headline" id="CPUID">CPUID</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=5" title="Edit section: CPUID">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable tc1 tc2 tc3 tc4">
<tbody><tr>
<th> Core </th>
<th> Extended<br/>Family </th>
<th> Family </th>
<th> Extended<br/>Model </th>
<th> Model
</th></tr>
<tr>
<td rowspan="2"> <a href="/wiki/intel/cores/ice_lake_u" title="intel/cores/ice lake u">U</a>, <a href="/wiki/intel/cores/ice_lake_y" title="intel/cores/ice lake y">Y</a> </td>
<td> 0 </td>
<td> 0x6 </td>
<td> 0x7 </td>
<td> 0xE
</td></tr>
<tr>
<td colspan="4"> Family 6 Model 126
</td></tr>
<tr>
<td rowspan="2"> ? </td>
<td> 0 </td>
<td> 0x6 </td>
<td> ? </td>
<td> ?
</td></tr>
<tr>
<td colspan="4"> Family 6 Model ?
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=6" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Ice Lake comprises of <a href="/wiki/intel/microarchitectures/sunny_cove" title="intel/microarchitectures/sunny cove">Sunny Cove</a> cores on the <a href="/w/index.php?title=intel/ring_interconnect_architecture&amp;action=edit&amp;redlink=1" class="new" title="intel/ring interconnect architecture (page does not exist)">ring interconnect architecture</a> along with <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> GPU, and an improved <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">System Agent</a> with a new display engine and I/O.
</p>
<h3><span class="mw-headline" id="Key_changes_from_Cannon_Lake.2FSkylake">Key changes from <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>/<a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=7" title="Edit section: Key changes from Cannon Lake/Skylake">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Enhanced &#34;10nm+&#34; (from &#34;10nm&#34;, 2nd gen)</li>
<li> Core
<ul><li> <a href="/wiki/intel/microarchitectures/sunny_cove" title="intel/microarchitectures/sunny cove">Sunny Cove core</a> (from <a href="/wiki/intel/microarchitectures/palm_cove" title="intel/microarchitectures/palm cove">Palm Cove</a>)
<ul><li> <i>See <a href="/wiki/intel/microarchitectures/sunny_cove" title="intel/microarchitectures/sunny cove">Sunny Cove</a> for microarchitectural details and changes</i></li></ul></li></ul></li>
<li> Memory
<ul><li> 4 32-bit <a href="/w/index.php?title=LPDDR4X&amp;action=edit&amp;redlink=1" class="new" title="LPDDR4X (page does not exist)">LPDDR4X</a> channels (from 2 64-bit <a href="/w/index.php?title=DDR4&amp;action=edit&amp;redlink=1" class="new" title="DDR4 (page does not exist)">DDR4</a> channels)</li>
<li> 1.4x higher data rates (3733 MT/s, up from 2666 MT/s)
<ul><li> 1.5x higher memory bandwidth (60 GB/s, up from 40 GB/s)</li></ul></li></ul></li>
<li> Graphics
<ul><li> <a href="/wiki/intel/microarchitectures/gen10" title="intel/microarchitectures/gen10">Gen10</a> → <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> graphics (<i>Gen10 was never productized</i>)</li>
<li> <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> GPUs
<ul><li> UHD Graphics 6xx (GT1) <b>→</b> UHD Graphics 9xx (GT2) (32 Execution Units, 2.67x EUs from <a href="/wiki/intel/microarchitectures/gen9" title="intel/microarchitectures/gen9">Gen9</a>)</li>
<li> UHD Graphics 6xx (GT2) <b>→</b> Iris Plus Graphics 9xx (GT2) (48-64 Execution Units, 2-2.6x EUs from <a href="/wiki/intel/microarchitectures/gen9" title="intel/microarchitectures/gen9">Gen9</a>)
<ul><li> 1,024 GFLOPS @ 1 GHz (GT2)</li></ul></li></ul></li></ul></li>
<li> Display
<ul><li> Gen 11.5 (from Gen9/Gen9.5)</li>
<li> DisplayPort 1.4a with Display Stream Compression(DSC) (from DisplayPort 1.2)</li>
<li> <a href="/w/index.php?title=HDMI&amp;action=edit&amp;redlink=1" class="new" title="HDMI (page does not exist)">HDMI</a> 2.0b (from HDMI 1.4)</li></ul></li>
<li> IPU
<ul><li> 4th Gen IPU (from 3rd Gen in <a href="/wiki/intel/microarchitectures/skylake_(client)" title="intel/microarchitectures/skylake (client)">Skylake</a>)</li>
<li> More cameras support</li>
<li> New concurrent image pipeline</li>
<li> on-die MIPI interface</li></ul></li>
<li> New Integration
<ul><li> New Gaussian Neural Accelerator 1.0 (Added in <a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a> but unclear to what extent) </li></ul></li>
<li> I/O
<ul><li> Thunderbolt 3 over Type-C</li></ul></li>
<li> Package
<ul><li> New Type3, Type4 packages
<ul><li> New thin-film magnetic inductors</li>
<li> 100μm <a href="/w/index.php?title=copper_pillars&amp;action=edit&amp;redlink=1" class="new" title="copper pillars (page does not exist)">copper pillars</a> (from 130μm on <a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a>)</li></ul></li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit">expanding it</a>.</i>
</p>
<h4><span class="mw-headline" id="New_instructions">New instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=8" title="Edit section: New instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><i>See also: <a href="/wiki/intel/microarchitectures/sunny_cove#New_instructions" title="intel/microarchitectures/sunny cove">Sunny Cove § New Instructions</a></i></dd></dl>
<p>Ice Lake introduced a number of <a href="/wiki/x86/extensions" title="x86/extensions">new instructions</a>.
</p>
<ul><li> <a href="/w/index.php?title=x86/sha&amp;action=edit&amp;redlink=1" class="new" title="x86/sha (page does not exist)"><code>SHA</code></a> - <a href="/wiki/Hardware_acceleration" class="mw-redirect" title="Hardware acceleration">Hardware acceleration</a> for SHA hashing operations </li>
<li> <a href="/w/index.php?title=x86/clwb&amp;action=edit&amp;redlink=1" class="new" title="x86/clwb (page does not exist)"><code>CLWB</code></a> - Force cache line write-back without flush</li>
<li> <a href="/w/index.php?title=x86/rdpid&amp;action=edit&amp;redlink=1" class="new" title="x86/rdpid (page does not exist)"><code>RDPID</code></a> - Read Processor ID</li>
<li> <a href="/wiki/x86/avx-512" title="x86/avx-512"><code>AVX-512</code></a> (originally introduced in <a href="/wiki/intel/microarchitectures/skylake_(server)" title="intel/microarchitectures/skylake (server)">Skylake (Server)</a> but only now in client)
<ul><li> <a href="/w/index.php?title=x86/avx512f&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512f (page does not exist)"><code>AVX512F</code></a> - AVX-512 Foundation</li>
<li> <a href="/w/index.php?title=x86/avx512cd&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512cd (page does not exist)"><code>AVX512CD</code></a> - AVX-512 Conflict Detection</li>
<li> <a href="/w/index.php?title=x86/avx512bw&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512bw (page does not exist)"><code>AVX512BW</code></a> - AVX-512 Byte and Word</li>
<li> <a href="/w/index.php?title=x86/avx512dq&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512dq (page does not exist)"><code>AVX512DQ</code></a> - AVX-512 Doubleword and Quadword </li>
<li> <a href="/w/index.php?title=x86/avx512vl&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vl (page does not exist)"><code>AVX512VL</code></a> - AVX-512 Vector Length</li></ul></li>
<li> Additional <a href="/wiki/x86/avx-512" title="x86/avx-512">AVX-512</a> extensions:
<ul><li> <a href="/w/index.php?title=x86/avx512vpopcntdq&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vpopcntdq (page does not exist)"><code>AVX512VPOPCNTDQ</code></a> -  AVX-512 Vector Population Count Doubleword and Quadword</li>
<li> <a href="/wiki/x86/avx512vnni" class="mw-redirect" title="x86/avx512vnni"><code>AVX512VNNI</code></a> -  AVX-512 Vector Neural Network Instructions</li>
<li> <a href="/w/index.php?title=x86/avx512gfni&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512gfni (page does not exist)"><code>AVX512GFNI</code></a> -  AVX-512 Galois Field New Instructions</li>
<li> <a href="/w/index.php?title=x86/avx512vaes&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vaes (page does not exist)"><code>AVX512VAES</code></a> -  AVX-512 Vector AES</li>
<li> <a href="/w/index.php?title=x86/avx512vbmi2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vbmi2 (page does not exist)"><code>AVX512VBMI2</code></a> -  AVX-512 Vector Bit Manipulation, Version 2</li>
<li> <a href="/w/index.php?title=x86/avx512bitalg&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512bitalg (page does not exist)"><code>AVX512BITALG</code></a> -  AVX-512 Bit Algorithms</li>
<li> <a href="/w/index.php?title=x86/avx512vpclmulqdq&amp;action=edit&amp;redlink=1" class="new" title="x86/avx512vpclmulqdq (page does not exist)"><code>AVX512VPCLMULQDQ</code></a> -  AVX-512 Vector Vector Carry-less Multiply</li></ul></li>
<li> <a href="/w/index.php?title=x86/sse_gfni&amp;action=edit&amp;redlink=1" class="new" title="x86/sse gfni (page does not exist)"><code>SSE_GFNI</code></a> - SSE-based Galois Field New Instructions</li>
<li> <a href="/w/index.php?title=x86/avx_gfni&amp;action=edit&amp;redlink=1" class="new" title="x86/avx gfni (page does not exist)"><code>AVX_GFNI</code></a> - AVX-based Galois Field New Instructions</li>
<li> Split Lock Detection - detection and cause an exception for split locks</li>
<li> Fast Short REP MOV</li></ul>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=9" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Entire_SoC_Overview">Entire SoC Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=10" title="Edit section: Entire SoC Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:ice_lake_soc_block_diagram.svg" class="image"><img alt="ice lake soc block diagram.svg" src="/w/images/thumb/d/d1/ice_lake_soc_block_diagram.svg/900px-ice_lake_soc_block_diagram.svg.png" width="900" height="292" srcset="/w/images/thumb/d/d1/ice_lake_soc_block_diagram.svg/1350px-ice_lake_soc_block_diagram.svg.png 1.5x, /w/images/thumb/d/d1/ice_lake_soc_block_diagram.svg/1800px-ice_lake_soc_block_diagram.svg.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Individual_Core">Individual Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=11" title="Edit section: Individual Core">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>See <a href="/wiki/intel/microarchitectures/sunny_cove#Block_Diagram" title="intel/microarchitectures/sunny cove">Sunny Cove § Block Diagram</a>.
</p>
<h4><span class="mw-headline" id="Gen11_Graphics">Gen11 Graphics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=12" title="Edit section: Gen11 Graphics">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>See <a href="/wiki/intel/microarchitectures/gen11#Block_Diagram" title="intel/microarchitectures/gen11">Gen11 Graphics § Block Diagram</a>.
</p>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=13" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:ice_lake_overview.svg" class="image"><img alt="ice lake overview.svg" src="/w/images/thumb/8/8b/ice_lake_overview.svg/500px-ice_lake_overview.svg.png" width="500" height="305" srcset="/w/images/thumb/8/8b/ice_lake_overview.svg/750px-ice_lake_overview.svg.png 1.5x, /w/images/thumb/8/8b/ice_lake_overview.svg/1000px-ice_lake_overview.svg.png 2x"/></a></div>
<p>The Ice Lake <a href="/w/index.php?title=system_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="system on a chip (page does not exist)">system on a chip</a> is a <a href="/wiki/10-nanometer" class="mw-redirect" title="10-nanometer">10-nanometer</a> SoC that is aimed at the mainstream to premium mobile and the thin-and-light market. The microprocessor consists of five major components: CPU cores, LLC, <a href="/w/index.php?title=intel/ring_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/ring interconnect (page does not exist)">ring interconnect</a>, <a href="/w/index.php?title=intel/system_agent&amp;action=edit&amp;redlink=1" class="new" title="intel/system agent (page does not exist)">system agent</a>, and <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> graphics. While a lot of what Ice Lake provides is inherited from the prior generations, Intel claims that every IP on Ice Lake has been enhanced in one way or another. A major enhancement in Ice Lake over the prior generation is the integration of up to four <a href="/wiki/intel/microarchitectures/sunny_cove" title="intel/microarchitectures/sunny cove">Sunny Cove</a> cores which provide a significant uplift in IPC. Those cores also bring <a href="/wiki/x86/avx-512" title="x86/avx-512">AVX-512</a> support for the client market. Those cores, along with the system agent and the GPU, are linked over Intel&#39;s <a href="/w/index.php?title=intel/ring_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/ring interconnect (page does not exist)">ring interconnect</a>. The chip is fed through a new <a href="/w/index.php?title=integrated_memory_controller&amp;action=edit&amp;redlink=1" class="new" title="integrated memory controller (page does not exist)">integrated memory controller</a> that supports quad-channel 32-bit LPDDR4X memory, providing bandwidths in the range of 50-60 GB/s. Ice Lake has a new integrated GPU which is based on their <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> microarchitecture which provides a large improvement in graphics performance.
</p><p>The system architecture in Ice Lake has been redesigned. Intel added a new Gaussian Neural Accelerator (GNA) for the acceleration of inference applications. There is a new 4th-generation <a href="/wiki/image_processing_unit" class="mw-redirect" title="image processing unit">image processing unit</a> (IPU). Ice Lake integrates the entire Thunderbolt 3 I/O subsystem on-die, significantly simplifying support at the system level. Ice Lake has four Thunderbolt 3 ports. All four ports have the same capabilities and can be used simultaneously at full performance at up to 40 Gbps per port. Intel also upgraded the display engine to <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> with an improved display pipe that has a new Adaptive Sync and HDR-capable display pipes that support HDR 3 and DisplayPort 1.4, supporting error correction and compression.
</p><p>Ice Lake chips integrate the <a href="/w/index.php?title=intel/pch&amp;action=edit&amp;redlink=1" class="new" title="intel/pch (page does not exist)">PCH</a> die on-package communicating over the on-package interconnect (OPI). The new PCH  The PCH has an expanded I/O support for PCIe, USB, SATA, as well as audio DSP for load power voice processing. It also integrates WiFi 6+ <a href="/wiki/intel/cnvi" title="intel/cnvi">CNVi</a>.
</p><p>On the platform level, there is a new integrated power delivery (FIVR) on both the PCH and the CPU which Intel says allows them to save on platform area by about 15% and it reduces the power delivery rails for the OEMs by roughly half.
</p>
<h2><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=14" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="display:block;width:300px;{{{style}}}">
<div style="border:1px solid #666666; background: #5252CC; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%">
<tbody><tr>
<td><a href="/wiki/File:New_text_document.svg" class="image"><img alt="New text document.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/25px-New_text_document.svg.png" width="25" height="25" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/38px-New_text_document.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/50px-New_text_document.svg.png 2x"/></a> </td>
<td> This section is empty; you can help add the missing info by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit">editing this page</a>.
</td></tr></tbody></table>
</div>
<h2><span class="mw-headline" id="Integration">Integration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=15" title="Edit section: Integration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Ice Lake integrates a number of additional components:
</p>
<ul><li> 4th Generation <a href="/wiki/image_processing_unit" class="mw-redirect" title="image processing unit">image processing unit</a></li>
<li> A new GNA <a href="/wiki/neural_processor" title="neural processor">neural processor</a></li>
<li> A new Thunderbolt I/O subsystem </li></ul>
<h3><span class="mw-headline" id="GNA">GNA</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=16" title="Edit section: GNA">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Ice Lake introduced a new low-power <a href="/wiki/neural_processor" title="neural processor">neural processor</a> called the <b>Gaussian Neural Accelerator v1.0</b> (<b>GNA</b>) which is integrated on the SoC and runs at very low power even when the GPU and CPUs are turned off. The GNA can be used for long-running tasks (e.g., real-time meeting transcription). The GNA can operate while the remaining parts of the SoC are in idle in order to have minimal impact on performance.
</p>
<h3><span class="mw-headline" id="IPU">IPU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=17" title="Edit section: IPU">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Ice Lake incorporates 4th generation <a href="/wiki/image_processing_unit" class="mw-redirect" title="image processing unit">image processing unit</a> (IPU). The IPU was first introduced with <a href="/wiki/intel/microarchitectures/skylake_(client)" title="intel/microarchitectures/skylake (client)">Skylake</a> mobile SoCs (note that those were 3rd gen). The 4th Gen IPU found in Ice Lake introduces a number of new enhancements. It introduces new support for 4K video capture at 30fps. There is also new hardware support for better de-noising which supports up to 16 megapixels stills in low light conditions. In addition for support more camera simultaneously, the IPU incorporates a new concurrent image pipeline, supporting multiple different processing from the same camera stream, allowing a single camera to take the functionality of multiple sensors. A common example of that is devices with both IR and RGB cameras in the laptop bezel which can now be changed to a single camera. Intel says they are exposing more registers from the IPU to software in order to provide more flexibility for applications that make use of that for machine learning. It’s also worth noting that Intel integrated the MIPI interface onto the processor as well. Previously that was found on the chipset. The change significantly improves the latency, a required attribute needed for more advanced ML-specific applications. Some of those changes are designed to form the foundation for future generations of improvements.
</p>
<h3><span class="mw-headline" id="Thunderbolt_IO_subsystem">Thunderbolt IO subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=18" title="Edit section: Thunderbolt IO subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>By far the largest new integration in Ice Lake is the Thunderbolt I/O Subsystem. According to Intel, this is the largest integration they have done since the integration of the graphics processing unit in <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a>. When Ice Lake was introduced, <a href="/w/index.php?title=Thunderbolt_3&amp;action=edit&amp;redlink=1" class="new" title="Thunderbolt 3 (page does not exist)">Thunderbolt 3</a> was the fastest and most versatile connector that was available. Not only is it four times faster than USB 3.1, but it also supports additional peripherals over <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a>, <a href="/w/index.php?title=USB_3.1&amp;action=edit&amp;redlink=1" class="new" title="USB 3.1 (page does not exist)">USB 3.1</a>, and DisplayPort, though note that only <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> and <a href="/w/index.php?title=DisplayPort&amp;action=edit&amp;redlink=1" class="new" title="DisplayPort (page does not exist)">DisplayPort</a> tunnel over Thunderbolt while the <a href="/w/index.php?title=USB_3.1&amp;action=edit&amp;redlink=1" class="new" title="USB 3.1 (page does not exist)">USB 3.1</a> is MUXed over them for direct USB support.
</p><p>Ice Lake contains two modular FIAs, each one connect to a pair of Type-C ports for a total of four ports. The FIA can multiplex between a standard <a href="/w/index.php?title=USB_Type-C_connector&amp;action=edit&amp;redlink=1" class="new" title="USB Type-C connector (page does not exist)">USB Type-C connector</a> and a <a href="/w/index.php?title=Thunderbolt_connector&amp;action=edit&amp;redlink=1" class="new" title="Thunderbolt connector (page does not exist)">Thunderbolt connector</a>. When serving USB 3.1, the FIA can serve as a standard USB Type-C connection, while when using PCIe/DP, it tunnels over Thunderbolt alternate mode. Each FIA is connected to the USB controller, Display Engine, and the CIO Router. The CIO Router is the actual Thunderbolt router and it can be thought of as a display engine as well. Ice Lake has a total of four PCIe controllers coming from four root complexes. Two PCIe controllers go to each of the CIOs. Previously, there was just a single PCIe controller going to the Titan Ridge controller, so there was effectively one PCIe controller for both ports. Compared to the prior generation, each port now effectively has double the bandwidth.
</p><p><br/>
</p>
<dl><dd><div class="center"><div class="floatnone"><a href="/wiki/File:ice_lake_io_subsystem.svg" class="image"><img alt="ice lake io subsystem.svg" src="/w/images/thumb/1/17/ice_lake_io_subsystem.svg/800px-ice_lake_io_subsystem.svg.png" width="800" height="387" srcset="/w/images/thumb/1/17/ice_lake_io_subsystem.svg/1200px-ice_lake_io_subsystem.svg.png 1.5x, /w/images/thumb/1/17/ice_lake_io_subsystem.svg/1600px-ice_lake_io_subsystem.svg.png 2x"/></a></div></div></dd></dl>
<p><br/>
</p>
<div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><b>Figure: Ice Lake Thunderbolt 3 I/O Subsystem</b></div>
<p><br/>
Previously (e.g., with <a href="/wiki/intel/microarchitectures/whiskey_lake" title="intel/microarchitectures/whiskey lake">Whiskey Lake</a>), for OEMs to support Thunderbolt 3 in mobile devices, they had to use Intel&#39;s Titan Ridge controller. Titan Ridge was a discrete Thunderbolt 3 chip that came with either one or two dedicated <a href="/w/index.php?title=Thunderbolt_3&amp;action=edit&amp;redlink=1" class="new" title="Thunderbolt 3 (page does not exist)">Thunderbolt 3</a> ports. In order to support everything that was necessary (e.g., legacy <a href="/w/index.php?title=USB_2&amp;action=edit&amp;redlink=1" class="new" title="USB 2 (page does not exist)">USB 2</a> as well as high speed PCIe Gen 3), the controller was connected to both the CPU and the chipset. The chipset was connected over four PCIe Gen 3 lanes. The CPU had two DisplayPort connections. Each of those passed over four PCIe Gen 3 lanes. In order to offer legacy I/O support, a direct USB 2.0 link from the PCH went to the port. For charging capabilities, the port was also connected directly to a Power Deliver (PD) controller. In total, 17 PCIe Gen 3 lanes operating at around 8 GT/s were required between the Titan Ridge controller and the chipset and CPU.
</p><p>Due to the design complexity introduced by the discrete controller, most mobile devices that made use of Titan Ridge only supported it on one side of the device - typically on the side of the device closer to the controller itself.
</p><p><br/>
</p>
<dl><dd><div class="center"><div class="floatnone"><a href="/wiki/File:intel_type-c_old.svg" class="image"><img alt="intel type-c old.svg" src="/w/images/thumb/0/0a/intel_type-c_old.svg/500px-intel_type-c_old.svg.png" width="500" height="431" srcset="/w/images/thumb/0/0a/intel_type-c_old.svg/750px-intel_type-c_old.svg.png 1.5x, /w/images/thumb/0/0a/intel_type-c_old.svg/1000px-intel_type-c_old.svg.png 2x"/></a></div></div></dd></dl>
<p><br/>
</p>
<div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><b>Figure: Thunderbolt 3 support using the Titan Ridge controller</b></div>
<p><br/>
With Ice Lake, Intel simplified the overall design considerably. The biggest change comes from the fact that most of the Titan Ridge logic has been integrated into the Ice Lake SoC itself, reducing board space, routing, and the overall <a href="/w/index.php?title=bill_of_materials&amp;action=edit&amp;redlink=1" class="new" title="bill of materials (page does not exist)">bill of materials</a>. Instead of the seventeen lanes that were required by the Titan Ridge controller, Ice Lake exposes just eight lanes – four lanes to each <a href="/w/index.php?title=retimer&amp;action=edit&amp;redlink=1" class="new" title="retimer (page does not exist)">retimer</a> which drive the signals to the connectors. Therefore, in total there are just eight lanes operating at 20 GT/s instead of seventeen lanes operating at 8 GT/s (note that number includes the 8.1 GT/s DP links). The reduction of lanes, along with their associated components such as the buffers, reduces the overall power consumption of the system. Intel stated that, depending on the exact device design, they saw a reduction of up to 300 mW per port when the port was fully utilized. Previously, the dual-port Titan Ridge controller had a TDP of up to 2.4 W, so the overall saving is fairly sizable. The additional power saving thus translates to better performance as more of the overall power budget can be allocated for the GPU and CPU instead of the I/O.
</p><p>One of the other benefits of the Thunderbolt 3 integration is that half of the lanes can be exposed to each side of the device. With the Titan Ridge controller, offering Type-C ports on the side further from the controller was more complex and was quite rare and most OEMs simply opted to offer a legacy connector of some sort such as a USB 2.0 on that side. With Ice Lake, the direct Thunderbolt lanes that go to each retimer are easily exposed to both sides of the device, meaning, at least in theory, OEMs should have no problem offering symmetrical connections on both sides of the device.
</p><p><br/>
</p>
<dl><dd><div class="center"><div class="floatnone"><a href="/wiki/File:intel_type-c_ice_lake.svg" class="image"><img alt="intel type-c ice lake.svg" src="/w/images/thumb/b/b3/intel_type-c_ice_lake.svg/700px-intel_type-c_ice_lake.svg.png" width="700" height="410" srcset="/w/images/thumb/b/b3/intel_type-c_ice_lake.svg/1050px-intel_type-c_ice_lake.svg.png 1.5x, /w/images/thumb/b/b3/intel_type-c_ice_lake.svg/1400px-intel_type-c_ice_lake.svg.png 2x"/></a></div></div></dd></dl>
<p><br/>
</p>
<div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><b>Figure: Thunderbolt 3 support on Ice Lake through the Thunderbolt 3 integration</b></div>
<p><br/>
Like Titan Ridge, each retimer supports two ports. The retimers themselves are still only sold by Intel but they are a fraction of the size, so there is also a modest board space saving advantage as well. Therefore, actually, the diagram above is almost identical when offering support for up to four Thunderbolt 3 ports, twice as many as most Titan Ridge-based designs. For full support, those additional ports just need a new dedicated USB 2 connection to the PCH, and in order to also offer charging capabilities through that port, you also need a PD controller. Premium-design laptop should, therefore, be able to have up to four Thunderbolt ports – each supporting everything from power delivery to the legacy I/O to the latest high-speed interfaces such as DisplayPort and USB 3.1.
</p><p><br/>
</p>
<dl><dd><div class="center"><div class="floatnone"><a href="/wiki/File:intel_type-c_ice_lake_4p.svg" class="image"><img alt="intel type-c ice lake 4p.svg" src="/w/images/thumb/7/70/intel_type-c_ice_lake_4p.svg/700px-intel_type-c_ice_lake_4p.svg.png" width="700" height="462" srcset="/w/images/thumb/7/70/intel_type-c_ice_lake_4p.svg/1050px-intel_type-c_ice_lake_4p.svg.png 1.5x, /w/images/thumb/7/70/intel_type-c_ice_lake_4p.svg/1400px-intel_type-c_ice_lake_4p.svg.png 2x"/></a></div></div></dd></dl>
<p><br/>
</p>
<div class="center" style="width:auto; margin-left:auto; margin-right:auto;"><b>Figure: Thunderbolt 3 support on Ice Lake through the Thunderbolt 3 integration<br/>Full configuration with four ports and every feature through every port</b></div>
<h2><span class="mw-headline" id="Clock_domains">Clock domains</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=19" title="Edit section: Clock domains">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Ice Lake is divided into a number of <a href="/wiki/clock_domains" class="mw-redirect" title="clock domains">clock domains</a>, each controlling the clock frequency of their respective unit in the processor. All clock domains are some multiple of the [virtual] bus clock (<a href="/w/index.php?title=BCLK&amp;action=edit&amp;redlink=1" class="new" title="BCLK (page does not exist)">BCLK</a>).
</p>
<ul><li> <b>BCLK</b> - Bus/Base Clock - The system bus interface frequency (once upon a time referred to the actual <a href="/w/index.php?title=FSB&amp;action=edit&amp;redlink=1" class="new" title="FSB (page does not exist)">FSB</a> speed, it now serves as only a base clock reference for all other clock domains). The base clock is 100 MHz.</li>
<li> <b>Core Clock</b> - The frequency at which the core and the <a href="/wiki/L1" class="mw-redirect" title="L1">L1</a>/<a href="/w/index.php?title=L2&amp;action=edit&amp;redlink=1" class="new" title="L2 (page does not exist)">L2</a> caches operate at. (Frequency depends on the model and is represented as a multiple of BCLK).</li>
<li> <b>Ring Clock</b> - The frequency at which the ring interconnect and <a href="/w/index.php?title=L3$&amp;action=edit&amp;redlink=1" class="new" title="L3$ (page does not exist)">LLC</a> operate at. Data from/to the individual cores are read/written into the L3 at a rate of 32B/cycle operating at Ring Clock frequency.</li>
<li> <b>IGP Clock</b> - The frequency at which the <a href="/wiki/integrated_graphics" class="mw-redirect" title="integrated graphics">integrated graphics</a> (<a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> GPU) operates at. Data from/to the GPU are read/written into the LLC at a rate of 64B/cycle operating at this frequency as well.</li>
<li> <b>IPU</b> - The frequency at which the <a href="/wiki/image_processing_unit" class="mw-redirect" title="image processing unit">image processing unit</a> operates at</li>
<li> <b>MemClk</b> - Memory Clock - The frequency at which the system DRAM operates at. DRAM data is transferred at a rate of 8B/cycle operating at MemClk frequency.</li></ul>
<p><a href="/wiki/File:ice_lake_soc_clock_domain_block_diagram.svg" class="image"><img alt="ice lake soc clock domain block diagram.svg" src="/w/images/thumb/e/e1/ice_lake_soc_clock_domain_block_diagram.svg/850px-ice_lake_soc_clock_domain_block_diagram.svg.png" width="850" height="333" srcset="/w/images/thumb/e/e1/ice_lake_soc_clock_domain_block_diagram.svg/1275px-ice_lake_soc_clock_domain_block_diagram.svg.png 1.5x, /w/images/thumb/e/e1/ice_lake_soc_clock_domain_block_diagram.svg/1700px-ice_lake_soc_clock_domain_block_diagram.svg.png 2x"/></a>
</p>
<h2><span class="mw-headline" id="Power">Power</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=20" title="Edit section: Power">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Dynamic_Tuning_2.0">Dynamic Tuning 2.0</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=21" title="Edit section: Dynamic Tuning 2.0">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/wiki/intel/dynamic_tuning" title="intel/dynamic tuning">Intel Dynamic Tuning</a></i></dd></dl>
<div style="display:block;width:300px;{{{style}}}">
<div style="border:1px solid #666666; background: #5252CC; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%">
<tbody><tr>
<td><a href="/wiki/File:New_text_document.svg" class="image"><img alt="New text document.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/25px-New_text_document.svg.png" width="25" height="25" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/38px-New_text_document.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/50px-New_text_document.svg.png 2x"/></a> </td>
<td> This section is empty; you can help add the missing info by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit">editing this page</a>.
</td></tr></tbody></table>
</div>
<h2><span class="mw-headline" id="Packaging">Packaging</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=22" title="Edit section: Packaging">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Ice Lake comes in two packagings.
</p>
<table class="wikitable">

<tbody><tr>
<th> Package </th>
<th> Type3 </th>
<th> Type4
</th></tr>
<tr>
<td> Core </td>
<td> <a href="/wiki/intel/cores/ice_lake_u" title="intel/cores/ice lake u">Ice Lake U</a> </td>
<td> <a href="/wiki/intel/cores/ice_lake_y" title="intel/cores/ice lake y">Ice Lake Y</a>
</td></tr>
<tr>
<td> TDP </td>
<td> 15 W </td>
<td> 9 W
</td></tr>
<tr>
<td> Dimensions </td>
<td> 50 x 25 x 1.3 mm </td>
<td> 26.5 x 18.5 x 1.0 mm
</td></tr>
<tr>
<td> Balls </td>
<td> 1526 balls </td>
<td> 1377 balls
</td></tr>
<tr>
<td> Ball Pitch </td>
<td> 0.65 mm </td>
<td> 0.43 mm
</td></tr>
<tr>
<td> Package (Front) </td>
<td> <a href="/wiki/File:ice_lake_u_(front).png" class="image"><img alt="ice lake u (front).png" src="/w/images/thumb/5/54/ice_lake_u_%28front%29.png/250px-ice_lake_u_%28front%29.png" width="250" height="127" srcset="/w/images/thumb/5/54/ice_lake_u_%28front%29.png/375px-ice_lake_u_%28front%29.png 1.5x, /w/images/thumb/5/54/ice_lake_u_%28front%29.png/500px-ice_lake_u_%28front%29.png 2x"/></a> </td>
<td> <a href="/wiki/File:ice_lake_y_(front).png" class="image"><img alt="ice lake y (front).png" src="/w/images/thumb/e/e8/ice_lake_y_%28front%29.png/200px-ice_lake_y_%28front%29.png" width="200" height="132" srcset="/w/images/thumb/e/e8/ice_lake_y_%28front%29.png/300px-ice_lake_y_%28front%29.png 1.5x, /w/images/thumb/e/e8/ice_lake_y_%28front%29.png/400px-ice_lake_y_%28front%29.png 2x"/></a>
</td></tr>
<tr>
<td> Package (Back) </td>
<td>  <a href="/wiki/File:ice_lake_u_(back).png" class="image"><img alt="ice lake u (back).png" src="/w/images/thumb/e/e2/ice_lake_u_%28back%29.png/250px-ice_lake_u_%28back%29.png" width="250" height="122" srcset="/w/images/thumb/e/e2/ice_lake_u_%28back%29.png/375px-ice_lake_u_%28back%29.png 1.5x, /w/images/thumb/e/e2/ice_lake_u_%28back%29.png/500px-ice_lake_u_%28back%29.png 2x"/></a> </td>
<td> <a href="/wiki/File:ice_lake_y_(back).png" class="image"><img alt="ice lake y (back).png" src="/w/images/thumb/a/aa/ice_lake_y_%28back%29.png/200px-ice_lake_y_%28back%29.png" width="200" height="142" srcset="/w/images/thumb/a/aa/ice_lake_y_%28back%29.png/300px-ice_lake_y_%28back%29.png 1.5x, /w/images/thumb/a/aa/ice_lake_y_%28back%29.png/400px-ice_lake_y_%28back%29.png 2x"/></a>
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Thin-film_magnetic_inductor">Thin-film magnetic inductor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=23" title="Edit section: Thin-film magnetic inductor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The new Ice Lake packages include a thin-film magnetic inductor array on the landing side. Those are said to have higher efficiency at lower power but also support the fully processor dynamic frequency range. They can be distinctly seen on the back of the chip.
</p>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=24" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="System_Agent">System Agent</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=25" title="Edit section: System Agent">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> System Agent
<ul><li> 4th Gen IPU</li>
<li> Gen11 Display</li>
<li> Thunderbolt 3 over Type-C I/O subsystem</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_sa.png" class="image"><img alt="ice lake die sa.png" src="/w/images/thumb/7/70/ice_lake_die_sa.png/700px-ice_lake_die_sa.png" width="700" height="617" srcset="/w/images/thumb/7/70/ice_lake_die_sa.png/1050px-ice_lake_die_sa.png 1.5x, /w/images/7/70/ice_lake_die_sa.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_sa_(annotated).png" class="image"><img alt="ice lake die sa (annotated).png" src="/w/images/thumb/4/41/ice_lake_die_sa_%28annotated%29.png/700px-ice_lake_die_sa_%28annotated%29.png" width="700" height="617" srcset="/w/images/thumb/4/41/ice_lake_die_sa_%28annotated%29.png/1050px-ice_lake_die_sa_%28annotated%29.png 1.5x, /w/images/4/41/ice_lake_die_sa_%28annotated%29.png 2x"/></a></dd></dl>
<h4><span class="mw-headline" id="IPU_2">IPU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=26" title="Edit section: IPU">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:ice_lake_die_ipu.png" class="image"><img alt="ice lake die ipu.png" src="/w/images/thumb/2/26/ice_lake_die_ipu.png/500px-ice_lake_die_ipu.png" width="500" height="237" srcset="/w/images/2/26/ice_lake_die_ipu.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_ipu_2.png" class="image"><img alt="ice lake die ipu 2.png" src="/w/images/thumb/f/f3/ice_lake_die_ipu_2.png/500px-ice_lake_die_ipu_2.png" width="500" height="235" srcset="/w/images/f/f3/ice_lake_die_ipu_2.png 1.5x"/></a></dd></dl>
<h4><span class="mw-headline" id="Display_engine">Display engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=27" title="Edit section: Display engine">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:ice_lake_die_display_engine.png" class="image"><img alt="ice lake die display engine.png" src="/w/images/c/cc/ice_lake_die_display_engine.png" width="500" height="271"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_display_engine_2.png" class="image"><img alt="ice lake die display engine 2.png" src="/w/images/thumb/4/41/ice_lake_die_display_engine_2.png/500px-ice_lake_die_display_engine_2.png" width="500" height="265" srcset="/w/images/4/41/ice_lake_die_display_engine_2.png 1.5x"/></a></dd></dl>
<h4><span class="mw-headline" id="Thunderbolt_3_I.2FO_subsystem">Thunderbolt 3 I/O subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=28" title="Edit section: Thunderbolt 3 I/O subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:ice_lake_die_tb3_io_subsystem.png" class="image"><img alt="ice lake die tb3 io subsystem.png" src="/w/images/thumb/8/8f/ice_lake_die_tb3_io_subsystem.png/500px-ice_lake_die_tb3_io_subsystem.png" width="500" height="222" srcset="/w/images/8/8f/ice_lake_die_tb3_io_subsystem.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_tb3_io_subsystem_2.png" class="image"><img alt="ice lake die tb3 io subsystem 2.png" src="/w/images/thumb/4/4b/ice_lake_die_tb3_io_subsystem_2.png/500px-ice_lake_die_tb3_io_subsystem_2.png" width="500" height="220" srcset="/w/images/4/4b/ice_lake_die_tb3_io_subsystem_2.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="Core_2">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=29" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>See also: <a href="/wiki/intel/microarchitectures/sunny_cove#Die" title="intel/microarchitectures/sunny cove">Sunny Cove § Die</a></i></dd></dl>
<ul><li> ~6.91 mm² die size
<ul><li> ~3.5 mm x ~1.97 mm</li></ul></li></ul>
<dl><dd><a href="/wiki/File:ice_lake_die_core.png" class="image"><img alt="ice lake die core.png" src="/w/images/thumb/c/c4/ice_lake_die_core.png/400px-ice_lake_die_core.png" width="400" height="220" srcset="/w/images/c/c4/ice_lake_die_core.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_(annotated).png" class="image"><img alt="ice lake die core (annotated).png" src="/w/images/thumb/c/c9/ice_lake_die_core_%28annotated%29.png/400px-ice_lake_die_core_%28annotated%29.png" width="400" height="220" srcset="/w/images/c/c9/ice_lake_die_core_%28annotated%29.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_2.png" class="image"><img alt="ice lake die core 2.png" src="/w/images/8/80/ice_lake_die_core_2.png" width="500" height="280"/></a></dd></dl>
<h3><span class="mw-headline" id="Core_group">Core group</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=30" title="Edit section: Core group">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>See also: <a href="/wiki/intel/microarchitectures/sunny_cove#Die" title="intel/microarchitectures/sunny cove">Sunny Cove § Die</a></i></dd></dl>
<ul><li> ~30.73 mm² die size
<ul><li> ~7.86 mm x ~3.91 mm</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_group.png" class="image"><img alt="ice lake die core group.png" src="/w/images/thumb/9/95/ice_lake_die_core_group.png/700px-ice_lake_die_core_group.png" width="700" height="351" srcset="/w/images/9/95/ice_lake_die_core_group.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_group_(annotated).png" class="image"><img alt="ice lake die core group (annotated).png" src="/w/images/thumb/4/49/ice_lake_die_core_group_%28annotated%29.png/700px-ice_lake_die_core_group_%28annotated%29.png" width="700" height="351" srcset="/w/images/4/49/ice_lake_die_core_group_%28annotated%29.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_core_group_2.png" class="image"><img alt="ice lake die core group 2.png" src="/w/images/thumb/7/73/ice_lake_die_core_group_2.png/700px-ice_lake_die_core_group_2.png" width="700" height="349" srcset="/w/images/thumb/7/73/ice_lake_die_core_group_2.png/1050px-ice_lake_die_core_group_2.png 1.5x, /w/images/7/73/ice_lake_die_core_group_2.png 2x"/></a></dd></dl>
<p><br/>
</p>
<h3><span class="mw-headline" id="Integrated_graphics">Integrated graphics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=31" title="Edit section: Integrated graphics">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> GPU</li>
<li> 64 EUs</li>
<li> ~41.1 mm² silicon area
<ul><li> ~5.22 mm x ~7.86 mm</li></ul></li></ul>
<dl><dd><a href="/wiki/File:ice_lake_die_gpu.png" class="image"><img alt="ice lake die gpu.png" src="/w/images/thumb/7/7f/ice_lake_die_gpu.png/700px-ice_lake_die_gpu.png" width="700" height="508" srcset="/w/images/7/7f/ice_lake_die_gpu.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_gpu_(annotated).png" class="image"><img alt="ice lake die gpu (annotated).png" src="/w/images/thumb/9/93/ice_lake_die_gpu_%28annotated%29.png/700px-ice_lake_die_gpu_%28annotated%29.png" width="700" height="508" srcset="/w/images/9/93/ice_lake_die_gpu_%28annotated%29.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_gpu_2.png" class="image"><img alt="ice lake die gpu 2.png" src="/w/images/thumb/b/bc/ice_lake_die_gpu_2.png/800px-ice_lake_die_gpu_2.png" width="800" height="593" srcset="/w/images/b/bc/ice_lake_die_gpu_2.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="SoC">SoC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=32" title="Edit section: SoC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/10_nm_process" class="mw-redirect" title="10 nm process">10 nm process</a></li>
<li> ~122.52 mm² die size
<ul><li> ~11.44 mm x ~10.71 mm</li></ul></li>
<li> 4 <a href="/wiki/intel/microarchitectures/sunny_cove" title="intel/microarchitectures/sunny cove">Sunny Cove</a> <a href="/wiki/big_cores" class="mw-redirect" title="big cores">big cores</a></li>
<li> 64-EU <a href="/wiki/intel/microarchitectures/gen11" title="intel/microarchitectures/gen11">Gen11</a> GPU</li>
<li> 4th Gen IPU</li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_(quad_core).png" class="image"><img alt="ice lake die (quad core).png" src="/w/images/thumb/4/4f/ice_lake_die_%28quad_core%29.png/700px-ice_lake_die_%28quad_core%29.png" width="700" height="653" class="wikichip_ogimage" srcset="/w/images/thumb/4/4f/ice_lake_die_%28quad_core%29.png/1050px-ice_lake_die_%28quad_core%29.png 1.5x, /w/images/4/4f/ice_lake_die_%28quad_core%29.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die_(quad_core)_(annotated).png" class="image"><img alt="ice lake die (quad core) (annotated).png" src="/w/images/thumb/d/d6/ice_lake_die_%28quad_core%29_%28annotated%29.png/700px-ice_lake_die_%28quad_core%29_%28annotated%29.png" width="700" height="653" srcset="/w/images/thumb/d/d6/ice_lake_die_%28quad_core%29_%28annotated%29.png/1050px-ice_lake_die_%28quad_core%29_%28annotated%29.png 1.5x, /w/images/d/d6/ice_lake_die_%28quad_core%29_%28annotated%29.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_die.png" class="image"><img alt="ice lake die.png" src="/w/images/thumb/4/43/ice_lake_die.png/800px-ice_lake_die.png" width="800" height="743" srcset="/w/images/thumb/4/43/ice_lake_die.png/1200px-ice_lake_die.png 1.5x, /w/images/4/43/ice_lake_die.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="PCH">PCH</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=33" title="Edit section: PCH">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a></li>
<li> ~53.76 mm² die size
<ul><li> ~5.69 mm x 9.45 mm</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:ice_lake_pch_die.png" class="image"><img alt="ice lake pch die.png" src="/w/images/thumb/3/37/ice_lake_pch_die.png/700px-ice_lake_pch_die.png" width="700" height="426" srcset="/w/images/3/37/ice_lake_pch_die.png 1.5x"/></a></dd></dl>
<h2><span class="mw-headline" id="All_Ice_Lake_Chips">All Ice Lake Chips</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=34" title="Edit section: All Ice Lake Chips">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc7 tc8 tc19 tc20">
<tbody><tr class="comptable-header"><th> </th><th colspan="19">List of Ice Lake-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="10">Main processor</th><th colspan="3"><a href="/wiki/intel/turbo_boost" class="mw-redirect" title="intel/turbo boost">Turbo Boost</a></th><th>Memory</th><th colspan="3">GPU</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th>Price</th><th>Family</th><th>Platform</th><th>Core</th><th>Cores</th><th>Threads</th><th>L3$</th><th>TDP</th><th>Base</th><th>1 Core</th><th>2 Cores</th><th>4 Cores</th><th>Max Memory</th><th>Name</th><th>Base</th><th>Burst</th></tr>
<tr><td><a href="/wiki/intel/core_i3/i3-1000g1" title="intel/core i3/i3-1000g1">i3-1000G1</a></td><td>1 August 2019</td><td></td><td>Core i3</td><td>Ice Lake</td><td>Ice Lake Y</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="9,000&amp;#160;mW 0.0121&amp;#160;hp 0.009&amp;#160;kW"><span class="smwtext">9 W</span><div class="smwttcontent">9,000 mW <br/>0.0121 hp <br/>0.009 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1 GHz</span><div class="smwttcontent">1,100 MHz <br/>1,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td>UHD Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.9&amp;#160;GHz 900,000&amp;#160;KHz"><span class="smwtext">900 MHz</span><div class="smwttcontent">0.9 GHz <br/>900,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-1000g4" title="intel/core i3/i3-1000g4">i3-1000G4</a></td><td>1 August 2019</td><td></td><td>Core i3</td><td>Ice Lake</td><td>Ice Lake Y</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="9,000&amp;#160;mW 0.0121&amp;#160;hp 0.009&amp;#160;kW"><span class="smwtext">9 W</span><div class="smwttcontent">9,000 mW <br/>0.0121 hp <br/>0.009 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1 GHz</span><div class="smwttcontent">1,100 MHz <br/>1,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.9&amp;#160;GHz 900,000&amp;#160;KHz"><span class="smwtext">900 MHz</span><div class="smwttcontent">0.9 GHz <br/>900,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i3/i3-1005g1" title="intel/core i3/i3-1005g1">i3-1005G1</a></td><td>1 August 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;252.90 £&amp;#160;227.61 ¥&amp;#160;29,035.73"><span class="smwtext">$ 281.00</span><div class="smwttcontent">€ 252.90 <br/>£ 227.61 <br/>¥ 29,035.73 <br/></div></span></td><td>Core i3</td><td>Ice Lake</td><td>Ice Lake U</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td>UHD Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.9&amp;#160;GHz 900,000&amp;#160;KHz"><span class="smwtext">900 MHz</span><div class="smwttcontent">0.9 GHz <br/>900,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-1030g4" title="intel/core i5/i5-1030g4">i5-1030G4</a></td><td>1 August 2019</td><td></td><td>Core i5</td><td>Ice Lake</td><td>Ice Lake Y</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="9,000&amp;#160;mW 0.0121&amp;#160;hp 0.009&amp;#160;kW"><span class="smwtext">9 W</span><div class="smwttcontent">9,000 mW <br/>0.0121 hp <br/>0.009 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="700&amp;#160;MHz 700,000&amp;#160;kHz"><span class="smwtext">0.7 GHz</span><div class="smwttcontent">700 MHz <br/>700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050 MHz</span><div class="smwttcontent">1.05 GHz <br/>1,050,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-1030g7" title="intel/core i5/i5-1030g7">i5-1030G7</a></td><td>1 August 2019</td><td></td><td>Core i5</td><td>Ice Lake</td><td>Ice Lake Y</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="9,000&amp;#160;mW 0.0121&amp;#160;hp 0.009&amp;#160;kW"><span class="smwtext">9 W</span><div class="smwttcontent">9,000 mW <br/>0.0121 hp <br/>0.009 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="800&amp;#160;MHz 800,000&amp;#160;kHz"><span class="smwtext">0.8 GHz</span><div class="smwttcontent">800 MHz <br/>800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050 MHz</span><div class="smwttcontent">1.05 GHz <br/>1,050,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-1035g1" title="intel/core i5/i5-1035g1">i5-1035G1</a></td><td>1 August 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;267.30 £&amp;#160;240.57 ¥&amp;#160;30,689.01"><span class="smwtext">$ 297.00</span><div class="smwttcontent">€ 267.30 <br/>£ 240.57 <br/>¥ 30,689.01 <br/></div></span></td><td>Core i5</td><td>Ice Lake</td><td>Ice Lake U</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,000&amp;#160;MHz 1,000,000&amp;#160;kHz"><span class="smwtext">1 GHz</span><div class="smwttcontent">1,000 MHz <br/>1,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3 GHz</span><div class="smwttcontent">3,300 MHz <br/>3,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td>UHD Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050 MHz</span><div class="smwttcontent">1.05 GHz <br/>1,050,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-1035g4" title="intel/core i5/i5-1035g4">i5-1035G4</a></td><td>1 August 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;288.00 £&amp;#160;259.20 ¥&amp;#160;33,065.60"><span class="smwtext">$ 320.00</span><div class="smwttcontent">€ 288.00 <br/>£ 259.20 <br/>¥ 33,065.60 <br/></div></span></td><td>Core i5</td><td>Ice Lake</td><td>Ice Lake U</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1 GHz</span><div class="smwttcontent">1,100 MHz <br/>1,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3 GHz</span><div class="smwttcontent">3,300 MHz <br/>3,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050 MHz</span><div class="smwttcontent">1.05 GHz <br/>1,050,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i5/i5-1035g7" title="intel/core i5/i5-1035g7">i5-1035G7</a></td><td>1 August 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;278.10 £&amp;#160;250.29 ¥&amp;#160;31,928.97"><span class="smwtext">$ 309.00</span><div class="smwttcontent">€ 278.10 <br/>£ 250.29 <br/>¥ 31,928.97 <br/></div></span></td><td>Core i5</td><td>Ice Lake</td><td>Ice Lake U</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3 GHz</span><div class="smwttcontent">3,300 MHz <br/>3,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.05&amp;#160;GHz 1,050,000&amp;#160;KHz"><span class="smwtext">1,050 MHz</span><div class="smwttcontent">1.05 GHz <br/>1,050,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-1060g7" title="intel/core i7/i7-1060g7">i7-1060G7</a></td><td>1 August 2019</td><td></td><td>Core i7</td><td>Ice Lake</td><td>Ice Lake Y</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="9,000&amp;#160;mW 0.0121&amp;#160;hp 0.009&amp;#160;kW"><span class="smwtext">9 W</span><div class="smwttcontent">9,000 mW <br/>0.0121 hp <br/>0.009 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,000&amp;#160;MHz 1,000,000&amp;#160;kHz"><span class="smwtext">1 GHz</span><div class="smwttcontent">1,000 MHz <br/>1,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100 MHz</span><div class="smwttcontent">1.1 GHz <br/>1,100,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-1065g7" title="intel/core i7/i7-1065g7">i7-1065G7</a></td><td>1 August 2019</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;383.40 £&amp;#160;345.06 ¥&amp;#160;44,018.58"><span class="smwtext">$ 426.00</span><div class="smwttcontent">€ 383.40 <br/>£ 345.06 <br/>¥ 44,018.58 <br/></div></span></td><td>Core i7</td><td>Ice Lake</td><td>Ice Lake U</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,300&amp;#160;MHz 1,300,000&amp;#160;kHz"><span class="smwtext">1.3 GHz</span><div class="smwttcontent">1,300 MHz <br/>1,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9 GHz</span><div class="smwttcontent">3,900 MHz <br/>3,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100 MHz</span><div class="smwttcontent">1.1 GHz <br/>1,100,000 KHz <br/></div></span></td></tr><tr><td><a href="/wiki/intel/core_i7/i7-1068g7" title="intel/core i7/i7-1068g7">i7-1068G7</a></td><td></td><td></td><td>Core i7</td><td>Ice Lake</td><td>Ice Lake U</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="28,000&amp;#160;mW 0.0375&amp;#160;hp 0.028&amp;#160;kW"><span class="smwtext">28 W</span><div class="smwttcontent">28,000 mW <br/>0.0375 hp <br/>0.028 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td>Iris Plus Graphics</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.3&amp;#160;GHz 300,000&amp;#160;KHz"><span class="smwtext">300 MHz</span><div class="smwttcontent">0.3 GHz <br/>300,000 KHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.1&amp;#160;GHz 1,100,000&amp;#160;KHz"><span class="smwtext">1,100 MHz</span><div class="smwttcontent">1.1 GHz <br/>1,100,000 KHz <br/></div></span></td></tr>
<tr class="comptable-header"><th>Count: 11</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;action=edit&amp;section=35" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Intel 2018 Architecture Day.</li>
<li> Intel. <i>personal communication</i>. 2019.</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:6825-0!*!0!default!!en!5!* and timestamp 20221007214919 and revision id 99048
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;oldid=99048">https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&amp;oldid=99048</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_intel" title="Category:cpu microarchitectures by intel">cpu microarchitectures by intel</a></li><li><a href="/wiki/Category:microarchitectures_by_intel" title="Category:microarchitectures by intel">microarchitectures by intel</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden category: <ul><li><a href="/wiki/Category:Articles_with_empty_sections" title="Category:Articles with empty sections">Articles with empty sections</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fice-20lake-20(client)" title="Special:Browse/:intel-2Fmicroarchitectures-2Fice-20lake-20(client)">Ice Lake (client) - Microarchitectures - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/microarchitectures/ice_lake_(client)" title="Special:ExportRDF/intel/microarchitectures/ice lake (client)">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Ice Lake (client)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Ice-20Lake-20(client)" title="Special:SearchByProperty/:codename/Ice-20Lake-20(client)">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/2" title="Special:SearchByProperty/:core-20count/2">+</a></span> and 4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/4" title="Special:SearchByProperty/:core-20count/4">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">May 27, 2019  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/27-20May-202019" title="Special:SearchByProperty/:first-20launched/27-20May-202019">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">intel/microarchitectures/ice lake (client)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fice-20lake-20(client)" title="Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fice-20lake-20(client)">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64" title="Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Ice Lake (client)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Ice-20Lake-20(client)" title="Special:SearchByProperty/:name/Ice-20Lake-20(client)">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(max)" title="Property:pipeline stages (max)">pipeline stages (max)</a></td><td class="smwprops">19  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(max)/19" title="Special:SearchByProperty/:pipeline-20stages-20(max)/19">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(min)" title="Property:pipeline stages (min)">pipeline stages (min)</a></td><td class="smwprops">14  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(min)/14" title="Special:SearchByProperty/:pipeline-20stages-20(min)/14">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">10 nm (0.01 μm, 1.0e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/10-20nm" title="Special:SearchByProperty/:process/10-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 20 June 2021, at 12:31.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":131});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezoic.net/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>