{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520145411827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520145411843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 04 10:06:51 2018 " "Processing started: Sun Mar 04 10:06:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520145411843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145411843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW1 -c HW1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW1 -c HW1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145411843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520145413203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/ripple_carry_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_unit " "Found entity 1: carry_select_adder_unit" {  } { { "carry_select_adder_unit.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_adder_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16 " "Found entity 1: carry_select_adder_16" {  } { { "carry_select_adder_16.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_adder_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_unit4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_unit4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_unit4 " "Found entity 1: carry_select_unit4" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carr_select_16_using4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carr_select_16_using4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carr_select_16_using4 " "Found entity 1: carr_select_16_using4" {  } { { "carr_select_16_using4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carr_select_16_using4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145427481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145427481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carr_select_16_using4 " "Elaborating entity \"carr_select_16_using4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520145427793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_unit4 carry_select_unit4:inst3 " "Elaborating entity \"carry_select_unit4\" for hierarchy \"carry_select_unit4:inst3\"" {  } { { "carr_select_16_using4.bdf" "inst3" { Schematic "D:/University/Courses/Computer Architecture/HW1/carr_select_16_using4.bdf" { { 560 312 520 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145427855 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C_Out " "Found inconsistent dimensions for element \"C_Out\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 608 472 546 624 "C_out\[1\]" "" } { 616 784 860 632 "C_out\[0\]" "" } { 624 1200 1298 640 "C_out\[1..0\]" "" } { 384 1696 1872 400 "C_Out" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145427871 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C_Out " "Found inconsistent dimensions for element \"C_Out\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 608 472 546 624 "C_out\[1\]" "" } { 616 784 860 632 "C_out\[0\]" "" } { 624 1200 1298 640 "C_out\[1..0\]" "" } { 624 1288 1337 640 "C_Out" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145427886 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C_Out " "Found inconsistent dimensions for element \"C_Out\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 608 472 546 624 "C_out\[1\]" "" } { 616 784 860 632 "C_out\[0\]" "" } { 624 1200 1298 640 "C_out\[1..0\]" "" } { 376 1696 1745 392 "C_Out" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145427886 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C_out " "Converted elements in bus name \"C_out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_out\[1\] C_out1 " "Converted element name(s) from \"C_out\[1\]\" to \"C_out1\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 608 472 546 624 "C_out\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520145427886 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_out\[0\] C_out0 " "Converted element name(s) from \"C_out\[0\]\" to \"C_out0\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 616 784 860 632 "C_out\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520145427886 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C_out\[1..0\] C_out1..0 " "Converted element name(s) from \"C_out\[1..0\]\" to \"C_out1..0\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 624 1200 1298 640 "C_out\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520145427886 ""}  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 608 472 546 624 "C_out\[1\]" "" } { 616 784 860 632 "C_out\[0\]" "" } { 624 1200 1298 640 "C_out\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1520145427886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX carry_select_unit4:inst3\|MUX:inst14 " "Elaborating entity \"MUX\" for hierarchy \"carry_select_unit4:inst3\|MUX:inst14\"" {  } { { "carry_select_unit4.bdf" "inst14" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 592 1200 1312 680 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145427949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "carry_select_unit4:inst3\|MUX:inst14 " "Elaborated megafunction instantiation \"carry_select_unit4:inst3\|MUX:inst14\"" {  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 592 1200 1312 680 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145427965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "carry_select_unit4:inst3\|MUX:inst14 " "Instantiated megafunction \"carry_select_unit4:inst3\|MUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520145427965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 1 " "Parameter \"WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520145427965 ""}  } { { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 592 1200 1312 680 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520145427965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux carry_select_unit4:inst3\|MUX:inst14\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"carry_select_unit4:inst3\|MUX:inst14\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145428183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "carry_select_unit4:inst3\|MUX:inst14\|lpm_mux:\$00001 carry_select_unit4:inst3\|MUX:inst14 " "Elaborated megafunction instantiation \"carry_select_unit4:inst3\|MUX:inst14\|lpm_mux:\$00001\", which is child of megafunction instantiation \"carry_select_unit4:inst3\|MUX:inst14\"" {  } { { "mux.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "carry_select_unit4.bdf" "" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 592 1200 1312 680 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145428215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "D:/University/Courses/Computer Architecture/HW1/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520145428480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145428480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc carry_select_unit4:inst3\|MUX:inst14\|lpm_mux:\$00001\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"carry_select_unit4:inst3\|MUX:inst14\|lpm_mux:\$00001\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145428480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_select_unit4:inst3\|full_adder:inst3 " "Elaborating entity \"full_adder\" for hierarchy \"carry_select_unit4:inst3\|full_adder:inst3\"" {  } { { "carry_select_unit4.bdf" "inst3" { Schematic "D:/University/Courses/Computer Architecture/HW1/carry_select_unit4.bdf" { { 592 344 480 688 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145428512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder carry_select_unit4:inst3\|full_adder:inst3\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"carry_select_unit4:inst3\|full_adder:inst3\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "D:/University/Courses/Computer Architecture/HW1/full_adder.bdf" { { 352 376 472 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145428512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520145430434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520145431887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520145431887 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520145433669 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520145433669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520145433669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520145433669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520145433856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 04 10:07:13 2018 " "Processing ended: Sun Mar 04 10:07:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520145433856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520145433856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520145433856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520145433856 ""}
