C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\c_hdl.exe  -osyn  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_comp.srs"  -top  work.top  -hdllog  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib CORESDR_AXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd -lib CORESDR_AXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd -lib CORESDR_AXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd -lib CORESDR_AXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd -lib CORESDR_AXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_pkg.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb_MSS\top_sb_MSS_syn.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb_MSS\top_sb_MSS.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd -lib COREAHBLITE_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\components.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd -lib work C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top\top.vhd  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram   -I "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\"  -I C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib   -v2001  -devicelib  C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -encrypt  -pro  -dmgen  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_feedthrough.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rd_channel.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_high.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_low.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_channel.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_high.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_low.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v -lib COREAXI_LIB C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\c_hdl.exe -osyn "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_comp.srs" -top work.top -hdllog "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr" -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -encrypt -pro -dmgen "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -ignore_undefined_lib -lib CORESDR_AXI_LIB ..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd -lib CORESDR_AXI_LIB ..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd -lib CORESDR_AXI_LIB ..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd -lib CORESDR_AXI_LIB ..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd -lib CORESDR_AXI_LIB ..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd -lib work ..\..\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd -lib work ..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd -lib work ..\..\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd -lib COREAHBLITE_LIB ..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_pkg.vhd -lib COREAHBLITE_LIB ..\..\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work ..\..\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd -lib work ..\..\component\work\top_sb_MSS\top_sb_MSS_syn.vhd -lib work ..\..\component\work\top_sb_MSS\top_sb_MSS.vhd -lib work ..\..\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd -lib COREAHBLITE_LIB ..\..\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\components.vhd -lib work ..\..\component\work\top_sb\top_sb.vhd -lib work ..\..\component\work\top\top.vhd -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -I "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\" -I ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -encrypt -pro -dmgen "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_feedthrough.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rd_channel.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_high.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_low.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_channel.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_high.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_low.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v -lib COREAXI_LIB ..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v -lib COREAXI_LIB ..\..\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v -jobname "compiler"
rc:0 success:1 runtime:20
file:..\synwork\top_comp.srs|io:o|time:1631029484|size:519804|exec:0|csum:
file:..\synlog\top_compiler.srr|io:o|time:1631029484|size:460249|exec:0|csum:
file:..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd|io:i|time:1631028365|size:19822|exec:0|csum:B0620E52C9BDE3748B3FCC63CBBE495F
file:..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd|io:i|time:1631028365|size:47337|exec:0|csum:75FC81FCAB79724FAF8E288C947C664F
file:..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd|io:i|time:1631028365|size:17681|exec:0|csum:0019028FA2FA7B3F41F3DA70724FCFBD
file:..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd|io:i|time:1631028365|size:13391|exec:0|csum:FAD6DD65D6760452AD38C608E4E2E4D2
file:..\..\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd|io:i|time:1631028365|size:62306|exec:0|csum:D72D8FA847EC717549A1221175194B83
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1631028359|size:9297|exec:0|csum:2F5AE76B5ACAE1B72D4619B1616D0509
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd|io:i|time:1631028359|size:75054|exec:0|csum:C4BEE222936686214D9DC1E1AEC9A733
file:..\..\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd|io:i|time:1631028358|size:5527|exec:0|csum:D6E9A4F4DBBC55FCB69838827D56E4D3
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd|io:i|time:1631028359|size:2279|exec:0|csum:699C3AE2E8CDFC0D53686CA4432F03C9
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd|io:i|time:1631028359|size:4019|exec:0|csum:E7012C00016C5693432311C8B53475EA
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd|io:i|time:1631028359|size:5248|exec:0|csum:B96E39143008D7BEFFFB2CFA4590B4C5
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd|io:i|time:1631028359|size:43724|exec:0|csum:5328695D067C3D5C03A39FEC79BEB331
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd|io:i|time:1631028359|size:92743|exec:0|csum:8F70B581A5DBA7473D660AF88904C4C7
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd|io:i|time:1631028359|size:4230|exec:0|csum:413A74D4BC0856821D73270F29ECF57B
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd|io:i|time:1631028359|size:14345|exec:0|csum:C7CECE97EC1AF0228601518DFCC19633
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd|io:i|time:1631028359|size:5239|exec:0|csum:5D8E27D4088DB4FF5DA7237BFA543EB2
file:..\..\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd|io:i|time:1631028359|size:16224|exec:0|csum:F46DA83CC98A3C788A15F7F508404BDA
file:..\..\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd|io:i|time:1631028359|size:30558|exec:0|csum:0673903FC58B242B63E8AB0F64E0E45F
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd|io:i|time:1631028359|size:17249|exec:0|csum:45048E31BBFF5B054BC1EABFC9F0CE98
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd|io:i|time:1631028359|size:13606|exec:0|csum:36DB40884418F75131B772C31C6D919E
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd|io:i|time:1631028359|size:2760|exec:0|csum:07D17C728AFC8BBB3A8F156E66C2692A
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd|io:i|time:1631028359|size:11215|exec:0|csum:B991285E11917C412C50CE3F5EF6A303
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd|io:i|time:1631028359|size:31821|exec:0|csum:3C37A02213EF5754B9A4C32588E8828D
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd|io:i|time:1631028359|size:464504|exec:0|csum:D1DE469782839016B07AB9EE940858CE
file:..\..\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_pkg.vhd|io:i|time:1631028359|size:425|exec:0|csum:1E6A5D075D6B810DC48445425F6A9352
file:..\..\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd|io:i|time:1631028359|size:69916|exec:0|csum:70482AC9A09E92F32BAE888087E5E81A
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1631028365|size:2164|exec:0|csum:C27C0C6223A4F3EA9037F8B61C4569C3
file:..\..\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd|io:i|time:1631028365|size:1527|exec:0|csum:2F236D4C2040A57200052DF321C3BA95
file:..\..\component\work\top_sb_MSS\top_sb_MSS_syn.vhd|io:i|time:1631028338|size:103870|exec:0|csum:A871F14F2D3BE7CD526A447A225B936F
file:..\..\component\work\top_sb_MSS\top_sb_MSS.vhd|io:i|time:1631028339|size:141920|exec:0|csum:EA24066869DE365DD47BDE2E4DB2DD04
file:..\..\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd|io:i|time:1631028366|size:979|exec:0|csum:71314EE29DA2AB7B808022B443628DF3
file:..\..\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\components.vhd|io:i|time:1631028359|size:18856|exec:0|csum:55BDAA7D0FD47A49475CC73C686BE0D9
file:..\..\component\work\top_sb\top_sb.vhd|io:i|time:1631028367|size:197728|exec:0|csum:30D149CD8FDCAE035AAE8FC6C987F016
file:..\..\component\work\top\top.vhd|io:i|time:1631028379|size:10630|exec:0|csum:F81C97A4526205EFCD6DC1650C94D629
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_feedthrough.v|io:i|time:1631028359|size:17989|exec:0|csum:6A033FFC87F78CCC2F99668047A02369
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v|io:i|time:1631028359|size:40386|exec:0|csum:CA16937678F2C829FB7A55BBB527257B
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rd_channel.v|io:i|time:1631028359|size:33484|exec:0|csum:C787815024D2DA60E33FC39177D5561D
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v|io:i|time:1631028359|size:47980|exec:0|csum:5552DB2C3BAE86680C8B257F78EA3786
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v|io:i|time:1631028359|size:62544|exec:0|csum:24736A352AF2DF35650CF104CFC91316
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v|io:i|time:1631028359|size:25359|exec:0|csum:FA80163324A512B65F99BBD1D6827CF0
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_high.v|io:i|time:1631028359|size:50969|exec:0|csum:B3B51146F2EDE804C8B60FDD3FCAB7E0
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_low.v|io:i|time:1631028359|size:50799|exec:0|csum:89F3106C96B34C273C1012CD19EE35E4
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v|io:i|time:1631028359|size:77958|exec:0|csum:B50742270864C5B66C391A5060C3DB48
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_channel.v|io:i|time:1631028359|size:50099|exec:0|csum:F6E3256EDAFD44FBB67CF4E3CE0D2014
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v|io:i|time:1631028359|size:27387|exec:0|csum:9F8C0D7A442D9199C2BE535B5DBADB3F
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_high.v|io:i|time:1631028359|size:48850|exec:0|csum:61A17FA46DE4D519E03B1A195D65631E
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_low.v|io:i|time:1631028359|size:48938|exec:0|csum:ED2A63F3972AB1934C38D3A408CEAB0E
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v|io:i|time:1631028359|size:75456|exec:0|csum:6E5D016E492FF922C71A5698EA3B519F
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v|io:i|time:1631028359|size:52554|exec:0|csum:F50E15C01E599595B471AE07BC2DE094
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v|io:i|time:1631028359|size:14024|exec:0|csum:537B4C52336E0D467DE8E7FDC5B83C36
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v|io:i|time:1631028359|size:33816|exec:0|csum:2A09DA1E0CAAE60B2852B3FFCAEF0F92
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v|io:i|time:1631028359|size:200751|exec:0|csum:A61D7BFBDA063747A021170D95D6E4E8
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v|io:i|time:1631028359|size:627887|exec:0|csum:57747D2545B1AA0FF904583D4FC57898
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v|io:i|time:1631028359|size:108851|exec:0|csum:7052C0EDCD70C85FD0E340658AB2C4AD
file:..\..\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v|io:i|time:1631028359|size:27917|exec:0|csum:B6F529D6E31AB94E413C0C7B047C4019
file:..\..\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v|io:i|time:1631028359|size:424613|exec:0|csum:D67C4A1A1BFFC1953E2F33368075B515
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\c_hdl.exe|io:i|time:1604390270|size:5736448|exec:1|csum:B629A604D3171FE362ECDC8CB66C8DC9
