

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Tue Sep  5 22:48:57 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.547 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1254154|  1254154| 4.448 ms | 4.448 ms |  1254154|  1254154|   none  |
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_dataflow_parent_loop_proc492_fu_546  |dataflow_parent_loop_proc492  |  1180417|  1180417| 4.187 ms | 4.187 ms |  1180417|  1180417|   none  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i10_l_j8      |    36864|    36864|         2|          1|          1|  36864|    yes   |
        |- l_to_float_i12_l_j9  |    36868|    36868|         6|          1|          1|  36864|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|       40|      873|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   288|    98504|    69116|    -|
|Memory               |       60|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      935|    -|
|Register             |        -|     -|      592|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       60|   288|    99136|    71052|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     9|       11|       16|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     3|        3|        5|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+---------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |              Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+---------------------------------+---------+-----+-------+-------+-----+
    |Bert_layer_add_12ns_12ns_12_1_1_U3344    |Bert_layer_add_12ns_12ns_12_1_1  |        0|    0|      0|     12|    0|
    |Bert_layer_add_12ns_12ns_12_1_1_U3347    |Bert_layer_add_12ns_12ns_12_1_1  |        0|    0|      0|     12|    0|
    |Bert_layer_add_16ns_16ns_16_1_1_U3342    |Bert_layer_add_16ns_16ns_16_1_1  |        0|    0|      0|     16|    0|
    |Bert_layer_add_16ns_16ns_16_1_1_U3345    |Bert_layer_add_16ns_16ns_16_1_1  |        0|    0|      0|     16|    0|
    |Bert_layer_add_24s_24ns_24_1_1_U3353     |Bert_layer_add_24s_24ns_24_1_1   |        0|    0|      0|     24|    0|
    |Bert_layer_add_32s_32ns_32_1_1_U3351     |Bert_layer_add_32s_32ns_32_1_1   |        0|    0|      0|     32|    0|
    |Bert_layer_add_32s_32ns_32_1_1_U3355     |Bert_layer_add_32s_32ns_32_1_1   |        0|    0|      0|     32|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3343       |Bert_layer_add_4ns_4ns_4_1_1     |        0|    0|      0|      6|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U3346       |Bert_layer_add_4ns_4ns_4_1_1     |        0|    0|      0|      6|    0|
    |Bert_layer_add_64ns_64ns_64_1_1_U3356    |Bert_layer_add_64ns_64ns_64_1_1  |        0|    0|      0|     64|    0|
    |Bert_layer_mux_124_24_1_1_U3348          |Bert_layer_mux_124_24_1_1        |        0|    0|      0|     65|    0|
    |Bert_layer_sub_24ns_24ns_24_1_1_U3349    |Bert_layer_sub_24ns_24ns_24_1_1  |        0|    0|      0|     24|    0|
    |Bert_layer_sub_32ns_32ns_32_1_1_U3350    |Bert_layer_sub_32ns_32ns_32_1_1  |        0|    0|      0|     32|    0|
    |Bert_layer_sub_32ns_32ns_32_1_1_U3354    |Bert_layer_sub_32ns_32ns_32_1_1  |        0|    0|      0|     32|    0|
    |Bert_layer_sub_5s_5ns_5_1_1_U3352        |Bert_layer_sub_5s_5ns_5_1_1      |        0|    0|      0|      6|    0|
    |grp_dataflow_parent_loop_proc492_fu_546  |dataflow_parent_loop_proc492     |        0|  288|  98504|  68737|    0|
    +-----------------------------------------+---------------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                                 |        0|  288|  98504|  69116|    0|
    +-----------------------------------------+---------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outp1_0_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_1_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_2_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_3_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_4_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_5_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_6_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_7_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_8_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_9_V_U   |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_10_V_U  |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    |outp1_11_V_U  |Linear_layer_ds1_outp1_0_V  |        5|  0|   0|    0|  3072|   24|     1|        73728|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                            |       60|  0|   0|    0| 36864|  288|    12|       884736|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------+----------+----+----+-----+------------+------------+
    |                       Variable Name                      | Operation| DSP| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------+----------+----+----+-----+------------+------------+
    |add_ln313_fu_1048_p2                                      |     +    |   0|   0|   19|          16|          16|
    |add_ln918_fu_981_p2                                       |     +    |   0|   0|   19|           8|           8|
    |sub_ln313_fu_1039_p2                                      |     -    |   0|   0|   19|          16|          16|
    |sub_ln918_fu_976_p2                                       |     -    |   0|   0|   19|           4|           8|
    |and_ln900_fu_860_p2                                       |    and   |   0|   0|    2|           1|           1|
    |p_Result_44_fu_835_p2                                     |    and   |   0|   0|   24|          24|          24|
    |tobool34_i_i71_fu_903_p2                                  |    and   |   0|   0|    2|           1|           1|
    |l_fu_772_p3                                               |   cttz   |   0|  40|   36|          32|           0|
    |icmp_ln298_fu_588_p2                                      |   icmp   |   0|   0|   13|          16|          16|
    |icmp_ln299_fu_606_p2                                      |   icmp   |   0|   0|   13|          12|          12|
    |icmp_ln308_fu_639_p2                                      |   icmp   |   0|   0|   13|          16|          16|
    |icmp_ln309_fu_657_p2                                      |   icmp   |   0|   0|   13|          12|          12|
    |icmp_ln889_fu_738_p2                                      |   icmp   |   0|   0|   20|          24|           1|
    |icmp_ln900_fu_809_p2                                      |   icmp   |   0|   0|   20|          31|           1|
    |icmp_ln901_fu_840_p2                                      |   icmp   |   0|   0|   20|          24|           1|
    |icmp_ln912_fu_885_p2                                      |   icmp   |   0|   0|   20|          32|           1|
    |lshr_ln901_fu_829_p2                                      |   lshr   |   0|   0|   63|           2|          24|
    |lshr_ln912_fu_924_p2                                      |   lshr   |   0|   0|  182|          64|          64|
    |a_fu_879_p2                                               |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc492_fu_546_ap_done   |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc492_fu_546_ap_ready  |    or    |   0|   0|    2|           1|           1|
    |m_2_fu_940_p1                                             |  select  |   0|   0|   63|           1|          64|
    |m_5_fu_748_p3                                             |  select  |   0|   0|   24|           1|          24|
    |select_ln298_1_fu_620_p3                                  |  select  |   0|   0|    4|           1|           4|
    |select_ln298_fu_612_p3                                    |  select  |   0|   0|   12|           1|           1|
    |select_ln308_1_fu_671_p3                                  |  select  |   0|   0|    4|           1|           4|
    |select_ln308_fu_663_p3                                    |  select  |   0|   0|   12|           1|           1|
    |select_ln897_fu_968_p3                                    |  select  |   0|   0|    7|           1|           7|
    |v201_fu_1014_p3                                           |  select  |   0|   0|   32|           1|           1|
    |shl_ln913_fu_915_p2                                       |    shl   |   0|   0|  182|          64|          64|
    |ap_enable_pp0                                             |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_pp1                                             |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1                                   |    xor   |   0|   0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1                                   |    xor   |   0|   0|    2|           2|           1|
    |xor_ln903_fu_854_p2                                       |    xor   |   0|   0|    2|           1|           2|
    +----------------------------------------------------------+----------+----+----+-----+------------+------------+
    |Total                                                     |          |   0|  40|  873|         417|         403|
    +----------------------------------------------------------+----------+----+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5       |   9|          2|    1|          2|
    |ap_phi_mux_i10_phi_fu_495_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i12_phi_fu_528_p4  |   9|          2|    4|          8|
    |i10_reg_491                   |   9|          2|    4|          8|
    |i12_reg_524                   |   9|          2|    4|          8|
    |indvar_flatten6_reg_513       |   9|          2|   16|         32|
    |indvar_flatten_reg_480        |   9|          2|   16|         32|
    |j8_reg_502                    |   9|          2|   12|         24|
    |j9_reg_535                    |   9|          2|   12|         24|
    |outp1_0_V_address0            |  21|          4|   12|         48|
    |outp1_0_V_ce0                 |  15|          3|    1|          3|
    |outp1_0_V_d0                  |  15|          3|   24|         72|
    |outp1_0_V_we0                 |  15|          3|    1|          3|
    |outp1_10_V_address0           |  21|          4|   12|         48|
    |outp1_10_V_ce0                |  15|          3|    1|          3|
    |outp1_10_V_d0                 |  15|          3|   24|         72|
    |outp1_10_V_we0                |  15|          3|    1|          3|
    |outp1_11_V_address0           |  21|          4|   12|         48|
    |outp1_11_V_ce0                |  15|          3|    1|          3|
    |outp1_11_V_d0                 |  15|          3|   24|         72|
    |outp1_11_V_we0                |  15|          3|    1|          3|
    |outp1_1_V_address0            |  21|          4|   12|         48|
    |outp1_1_V_ce0                 |  15|          3|    1|          3|
    |outp1_1_V_d0                  |  15|          3|   24|         72|
    |outp1_1_V_we0                 |  15|          3|    1|          3|
    |outp1_2_V_address0            |  21|          4|   12|         48|
    |outp1_2_V_ce0                 |  15|          3|    1|          3|
    |outp1_2_V_d0                  |  15|          3|   24|         72|
    |outp1_2_V_we0                 |  15|          3|    1|          3|
    |outp1_3_V_address0            |  21|          4|   12|         48|
    |outp1_3_V_ce0                 |  15|          3|    1|          3|
    |outp1_3_V_d0                  |  15|          3|   24|         72|
    |outp1_3_V_we0                 |  15|          3|    1|          3|
    |outp1_4_V_address0            |  21|          4|   12|         48|
    |outp1_4_V_ce0                 |  15|          3|    1|          3|
    |outp1_4_V_d0                  |  15|          3|   24|         72|
    |outp1_4_V_we0                 |  15|          3|    1|          3|
    |outp1_5_V_address0            |  21|          4|   12|         48|
    |outp1_5_V_ce0                 |  15|          3|    1|          3|
    |outp1_5_V_d0                  |  15|          3|   24|         72|
    |outp1_5_V_we0                 |  15|          3|    1|          3|
    |outp1_6_V_address0            |  21|          4|   12|         48|
    |outp1_6_V_ce0                 |  15|          3|    1|          3|
    |outp1_6_V_d0                  |  15|          3|   24|         72|
    |outp1_6_V_we0                 |  15|          3|    1|          3|
    |outp1_7_V_address0            |  21|          4|   12|         48|
    |outp1_7_V_ce0                 |  15|          3|    1|          3|
    |outp1_7_V_d0                  |  15|          3|   24|         72|
    |outp1_7_V_we0                 |  15|          3|    1|          3|
    |outp1_8_V_address0            |  21|          4|   12|         48|
    |outp1_8_V_ce0                 |  15|          3|    1|          3|
    |outp1_8_V_d0                  |  15|          3|   24|         72|
    |outp1_8_V_we0                 |  15|          3|    1|          3|
    |outp1_9_V_address0            |  21|          4|   12|         48|
    |outp1_9_V_ce0                 |  15|          3|    1|          3|
    |outp1_9_V_d0                  |  15|          3|   24|         72|
    |outp1_9_V_we0                 |  15|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 935|        186|  532|       1670|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln912_reg_1231                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                                       |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc492_fu_546_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc492_fu_546_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc492_fu_546_ap_start_reg          |   1|   0|    1|          0|
    |i10_reg_491                                                   |   4|   0|    4|          0|
    |i12_reg_524                                                   |   4|   0|    4|          0|
    |icmp_ln298_reg_1059                                           |   1|   0|    1|          0|
    |icmp_ln308_reg_1099                                           |   1|   0|    1|          0|
    |icmp_ln889_reg_1199                                           |   1|   0|    1|          0|
    |icmp_ln889_reg_1199_pp1_iter3_reg                             |   1|   0|    1|          0|
    |icmp_ln912_reg_1221                                           |   1|   0|    1|          0|
    |indvar_flatten6_reg_513                                       |  16|   0|   16|          0|
    |indvar_flatten_reg_480                                        |  16|   0|   16|          0|
    |j8_reg_502                                                    |  12|   0|   12|          0|
    |j9_reg_535                                                    |  12|   0|   12|          0|
    |l_reg_1211                                                    |  32|   0|   32|          0|
    |m_5_reg_1204                                                  |  24|   0|   24|          0|
    |m_5_reg_1204_pp1_iter3_reg                                    |  24|   0|   24|          0|
    |p_Result_48_reg_1193                                          |   1|   0|    1|          0|
    |p_Val2_s_reg_1186                                             |  24|   0|   24|          0|
    |select_ln298_1_reg_1068                                       |   4|   0|    4|          0|
    |select_ln308_1_reg_1113                                       |   4|   0|    4|          0|
    |select_ln308_reg_1108                                         |  12|   0|   12|          0|
    |sub_ln913_reg_1226                                            |  32|   0|   32|          0|
    |tobool34_i_i71_reg_1236                                       |   1|   0|    1|          0|
    |trunc_ln897_reg_1216                                          |   8|   0|    8|          0|
    |trunc_ln897_reg_1216_pp1_iter3_reg                            |   8|   0|    8|          0|
    |v201_reg_1241                                                 |  32|   0|   32|          0|
    |zext_ln299_reg_1073                                           |  12|   0|   64|         52|
    |icmp_ln308_reg_1099                                           |  64|  32|    1|          0|
    |p_Result_48_reg_1193                                          |  64|  32|    1|          0|
    |select_ln308_1_reg_1113                                       |  64|  32|    4|          0|
    |select_ln308_reg_1108                                         |  64|  32|   12|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 592| 128|  406|         52|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Linear_layer_ds1 | return value |
|v177_V_address0     | out |   14|  ap_memory |      v177_V      |     array    |
|v177_V_ce0          | out |    1|  ap_memory |      v177_V      |     array    |
|v177_V_q0           |  in |   24|  ap_memory |      v177_V      |     array    |
|v177_V_address1     | out |   14|  ap_memory |      v177_V      |     array    |
|v177_V_ce1          | out |    1|  ap_memory |      v177_V      |     array    |
|v177_V_q1           |  in |   24|  ap_memory |      v177_V      |     array    |
|v178_V_address0     | out |   18|  ap_memory |      v178_V      |     array    |
|v178_V_ce0          | out |    1|  ap_memory |      v178_V      |     array    |
|v178_V_q0           |  in |   24|  ap_memory |      v178_V      |     array    |
|v178_1_V_address0   | out |   18|  ap_memory |     v178_1_V     |     array    |
|v178_1_V_ce0        | out |    1|  ap_memory |     v178_1_V     |     array    |
|v178_1_V_q0         |  in |   24|  ap_memory |     v178_1_V     |     array    |
|v178_2_V_address0   | out |   18|  ap_memory |     v178_2_V     |     array    |
|v178_2_V_ce0        | out |    1|  ap_memory |     v178_2_V     |     array    |
|v178_2_V_q0         |  in |   24|  ap_memory |     v178_2_V     |     array    |
|v178_3_V_address0   | out |   18|  ap_memory |     v178_3_V     |     array    |
|v178_3_V_ce0        | out |    1|  ap_memory |     v178_3_V     |     array    |
|v178_3_V_q0         |  in |   24|  ap_memory |     v178_3_V     |     array    |
|v178_4_V_address0   | out |   18|  ap_memory |     v178_4_V     |     array    |
|v178_4_V_ce0        | out |    1|  ap_memory |     v178_4_V     |     array    |
|v178_4_V_q0         |  in |   24|  ap_memory |     v178_4_V     |     array    |
|v178_5_V_address0   | out |   18|  ap_memory |     v178_5_V     |     array    |
|v178_5_V_ce0        | out |    1|  ap_memory |     v178_5_V     |     array    |
|v178_5_V_q0         |  in |   24|  ap_memory |     v178_5_V     |     array    |
|v178_6_V_address0   | out |   18|  ap_memory |     v178_6_V     |     array    |
|v178_6_V_ce0        | out |    1|  ap_memory |     v178_6_V     |     array    |
|v178_6_V_q0         |  in |   24|  ap_memory |     v178_6_V     |     array    |
|v178_7_V_address0   | out |   18|  ap_memory |     v178_7_V     |     array    |
|v178_7_V_ce0        | out |    1|  ap_memory |     v178_7_V     |     array    |
|v178_7_V_q0         |  in |   24|  ap_memory |     v178_7_V     |     array    |
|v178_8_V_address0   | out |   18|  ap_memory |     v178_8_V     |     array    |
|v178_8_V_ce0        | out |    1|  ap_memory |     v178_8_V     |     array    |
|v178_8_V_q0         |  in |   24|  ap_memory |     v178_8_V     |     array    |
|v178_9_V_address0   | out |   18|  ap_memory |     v178_9_V     |     array    |
|v178_9_V_ce0        | out |    1|  ap_memory |     v178_9_V     |     array    |
|v178_9_V_q0         |  in |   24|  ap_memory |     v178_9_V     |     array    |
|v178_10_V_address0  | out |   18|  ap_memory |     v178_10_V    |     array    |
|v178_10_V_ce0       | out |    1|  ap_memory |     v178_10_V    |     array    |
|v178_10_V_q0        |  in |   24|  ap_memory |     v178_10_V    |     array    |
|v178_11_V_address0  | out |   18|  ap_memory |     v178_11_V    |     array    |
|v178_11_V_ce0       | out |    1|  ap_memory |     v178_11_V    |     array    |
|v178_11_V_q0        |  in |   24|  ap_memory |     v178_11_V    |     array    |
|v179_V_address0     | out |   12|  ap_memory |      v179_V      |     array    |
|v179_V_ce0          | out |    1|  ap_memory |      v179_V      |     array    |
|v179_V_q0           |  in |   24|  ap_memory |      v179_V      |     array    |
|v180_address0       | out |   16|  ap_memory |       v180       |     array    |
|v180_ce0            | out |    1|  ap_memory |       v180       |     array    |
|v180_we0            | out |    1|  ap_memory |       v180       |     array    |
|v180_d0             | out |   32|  ap_memory |       v180       |     array    |
+--------------------+-----+-----+------------+------------------+--------------+

