#CC=m68k-atari-mint-gcc
#CXX=m68k-atari-mint-gcc
#CXX=m68k-atari-mint-gcc

CC=m68k-atari-mint-gcc-13.3.0
CXX=m68k-atari-mint-gcc-13.3.0
CXX=m68k-atari-mint-gcc-13.3.0

#CC=m68k-atari-mint-gcc-14.2.0
#CXX=m68k-atari-mint-gcc-14.2.0
#CXX=m68k-atari-mint-gcc-14.2.0


# Thanks to Job Vranish (https://spin.atomicobject.com/2016/08/26/makefile-c-projects/)
TARGET_EXEC = alis.ttp

BUILD_DIR = ./build
SRC_DIRS = ./src

SDL_FLAGS = -L/opt/cross-mint/lib -lSDL -lGEM -lm

# Find all the C and C++ files we want to compile
# Note the single quotes around the * expressions. The shell will incorrectly expand these otherwise, but we want to send the * directly to the find command.
SRCS := $(shell find $(SRC_DIRS) -name '*.cpp' -or -name '*.c' -or -name '*.s' | grep -vF 'sys_sdl2.c')

# Prepends BUILD_DIR and appends .o to every src file
# As an example, ./your_dir/hello.cpp turns into ./build/./your_dir/hello.cpp.o
OBJS := $(SRCS:%=$(BUILD_DIR)/%.o)

# String substitution (suffix version without %).
# As an example, ./build/hello.cpp.o turns into ./build/hello.cpp.d
DEPS := $(OBJS:.o=.d)

# Every folder in ./src will need to be passed to GCC so that it can find header files
INC_DIRS := $(shell find $(SRC_DIRS) -type d) /opt/cross-mint/include
# Add a prefix to INC_DIRS. So moduleA would become -ImoduleA. GCC understands this -I flag
INC_FLAGS := $(addprefix -I,$(INC_DIRS))

# The -MMD and -MP flags together generate Makefiles for us!
# These files will have .d instead of .o as the output.
CPPFLAGS := $(INC_FLAGS) -MMD -MP

# -mfastcall -mshort
#CFLAGS := -O2 -fomit-frame-pointer -m68020-60 -std=c99 -DALIS_SDL_VER=1 -DNDEBUG=1 -DALIS_SND_INTERPOLATE_TYPE=0
#CFLAGS := -O2 -fomit-frame-pointer -m5475 -std=c99 -DALIS_SDL_VER=1 -DNDEBUG=1 -DALIS_SND_INTERPOLATE_TYPE=0
#CFLAGS := -O2 -fomit-frame-pointer -std=c99 -DALIS_SDL_VER=1 -DNDEBUG=1 -DALIS_SND_INTERPOLATE_TYPE=0

CFLAGS := -g -m68020-60 -std=c99 -DALIS_SDL_VER=1 -DALIS_SND_INTERPOLATE_TYPE=0
  
# The final build step.
$(BUILD_DIR)/$(TARGET_EXEC): $(OBJS)
	$(CXX) $(OBJS) -o $@ $(LDFLAGS) $(SDL_FLAGS)

# Build step for C source
$(BUILD_DIR)/%.c.o: %.c                         
	mkdir -p $(dir $@)
	$(CC) $(CPPFLAGS) $(CFLAGS) -c $< -o $@


.PHONY: clean
clean:
	rm -r $(BUILD_DIR)

# Include the .d makefiles. The - at the front suppresses the errors of missing
# Makefiles. Initially, all the .d files will be missing, and we don't want those
# errors to show up.
-include $(DEPS)
