Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 19 10:01:12 2019
| Host         : DESKTOP-P52MVK7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_interrupt_wrapper_control_sets_placed.rpt
| Design       : design_interrupt_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   186 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            1 |
|      4 |           14 |
|      5 |            4 |
|      6 |            3 |
|      7 |            1 |
|      8 |            3 |
|      9 |            1 |
|     10 |            1 |
|     11 |            1 |
|     12 |            6 |
|     13 |            2 |
|     14 |            2 |
|     15 |            1 |
|    16+ |           21 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             223 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           65 |
| Yes          | No                    | No                     |             458 |          110 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             309 |          117 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                              Enable Signal                                                                             |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                               |                1 |              1 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              1 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                        |                1 |              1 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                        |                1 |              1 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                               |                1 |              2 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                              |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                2 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                   | design_interrupt_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                    | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                    | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              4 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_interrupt_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |              6 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_interrupt_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                3 |              6 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                3 |              7 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_interrupt_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                2 |              8 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                              | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                3 |              8 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                              | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                3 |              9 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                5 |             11 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                               |                4 |             12 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                               |                5 |             12 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                               |                2 |             12 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             12 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                              |                6 |             12 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                               |                4 |             12 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                               |                4 |             13 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                               |                3 |             14 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                               |                3 |             14 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                               |                5 |             15 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                               |                3 |             16 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             20 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_interrupt_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                6 |             21 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                               |                9 |             21 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_interrupt_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             23 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                               |                9 |             25 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                       | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               11 |             32 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                     | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                6 |             32 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                         | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               14 |             32 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                           | design_interrupt_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                5 |             32 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | design_interrupt_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             32 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                               |                9 |             34 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                               |                7 |             35 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_interrupt_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |               14 |             40 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                               |                9 |             47 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                               |                9 |             47 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                               |               11 |             48 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                               |               10 |             48 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                               |               10 |             48 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 | design_interrupt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                               |               10 |             48 |
|  design_interrupt_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        |                                                                                                                                                               |               66 |            224 |
+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


