{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459070916799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459070916800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 11:28:36 2016 " "Processing started: Sun Mar 27 11:28:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459070916800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070916800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta C5G -c C5G " "Command: quartus_sta C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070916800 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1459070916919 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_xlate 19 " "Ignored 19 assignments for entity \"tx_xlate\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070919945 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_xlate_nco_ii_0 31 " "Ignored 31 assignments for entity \"tx_xlate_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070919945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070920242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070920278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070920278 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_av " "Entity alt_cal_av" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\] " "create_clock -name alt_cal_av_edge_detect_clk -period 10 \[get_registers *alt_cal_av*\|*pd*_det\|alt_edge_det_ff?\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\] " "set_clock_groups -exclusive -group \[get_clocks \{alt_cal_av_edge_detect_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dql1 " "Entity dcfifo_dql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_f09:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459070923757 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070923757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "C5G.SDC " "Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924641 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir/ddc_fir_0002.sdc " "Reading SDC File: 'ddc_fir/ddc_fir_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddc_fir_0002.sdc 3 clk port " "Ignored filter at ddc_fir_0002.sdc(3): clk could not be matched with a port" {  } { { "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924642 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir/ddc_fir_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924642 ""}
{ "Info" "ISTA_SDC_FOUND" "trx_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'trx_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924643 ""}
{ "Info" "ISTA_SDC_FOUND" "trx_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'trx_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924669 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir1/ddc_fir1_0002.sdc " "Reading SDC File: 'ddc_fir1/ddc_fir1_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir1_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir1_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924793 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir1/ddc_fir1_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924793 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir2/ddc_fir2_0002.sdc " "Reading SDC File: 'ddc_fir2/ddc_fir2_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir2_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir2_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924793 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir2/ddc_fir2_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924793 ""}
{ "Info" "ISTA_SDC_FOUND" "ddc_fir3/ddc_fir3_0002.sdc " "Reading SDC File: 'ddc_fir3/ddc_fir3_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ddc_fir3_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at ddc_fir3_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924794 ""}  } { { "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/ddc_fir3/ddc_fir3_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924794 ""}
{ "Info" "ISTA_SDC_FOUND" "dup_fir3/dup_fir3_0002.sdc " "Reading SDC File: 'dup_fir3/dup_fir3_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dup_fir3_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at dup_fir3_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924794 ""}  } { { "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir3/dup_fir3_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924794 ""}
{ "Info" "ISTA_SDC_FOUND" "dup_fir2/dup_fir2_0002.sdc " "Reading SDC File: 'dup_fir2/dup_fir2_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dup_fir2_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at dup_fir2_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924795 ""}  } { { "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir2/dup_fir2_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924795 ""}
{ "Info" "ISTA_SDC_FOUND" "dup_fir1/dup_fir1_0002.sdc " "Reading SDC File: 'dup_fir1/dup_fir1_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dup_fir1_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at dup_fir1_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"125 MHz\" \[get_ports \{clk\}\]" {  } { { "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1459070924795 ""}  } { { "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" "" { Text "/home/tomas/trx/cad/nios/dup_fir1/dup_fir1_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924795 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1459070924887 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924887 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset REFCLK_p0 " "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070924898 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924898 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070924898 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924898 "|C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_125_p " "Node: CLOCK_125_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] CLOCK_125_p " "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by CLOCK_125_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070924898 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924898 "|C5G|CLOCK_125_p"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070924999 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070925096 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070925096 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070925096 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070925096 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070925096 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925096 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1459070925098 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459070925139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.685 " "Worst-case setup slack is 10.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.685               0.000 altera_reserved_tck  " "   10.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 altera_reserved_tck  " "    0.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.562 " "Worst-case recovery slack is 14.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.562               0.000 altera_reserved_tck  " "   14.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.975 " "Worst-case removal slack is 0.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.975               0.000 altera_reserved_tck  " "    0.975               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.333 " "Worst-case minimum pulse width slack is 4.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.333               0.000 alt_cal_av_edge_detect_clk  " "    4.333               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.470               0.000 altera_reserved_tck  " "   15.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070925244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925244 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459070925522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070925620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070948053 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1459070949970 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070949970 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset REFCLK_p0 " "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070949979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070949979 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070949979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070949979 "|C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_125_p " "Node: CLOCK_125_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] CLOCK_125_p " "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by CLOCK_125_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070949979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070949979 "|C5G|CLOCK_125_p"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070949984 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070950079 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070950079 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070950079 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070950079 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070950079 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.752 " "Worst-case setup slack is 10.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.752               0.000 altera_reserved_tck  " "   10.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.422 " "Worst-case hold slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 altera_reserved_tck  " "    0.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.591 " "Worst-case recovery slack is 14.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.591               0.000 altera_reserved_tck  " "   14.591               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.929 " "Worst-case removal slack is 0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 altera_reserved_tck  " "    0.929               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.308 " "Worst-case minimum pulse width slack is 4.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.308               0.000 alt_cal_av_edge_detect_clk  " "    4.308               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.440               0.000 altera_reserved_tck  " "   15.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070950149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950149 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459070950345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070950858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070967832 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1459070969568 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969568 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset REFCLK_p0 " "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070969577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969577 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070969577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969577 "|C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_125_p " "Node: CLOCK_125_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] CLOCK_125_p " "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by CLOCK_125_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070969577 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969577 "|C5G|CLOCK_125_p"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969582 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070969676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070969676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070969676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070969676 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070969676 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.789 " "Worst-case setup slack is 13.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.789               0.000 altera_reserved_tck  " "   13.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.905 " "Worst-case recovery slack is 15.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.905               0.000 altera_reserved_tck  " "   15.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.457 " "Worst-case removal slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 altera_reserved_tck  " "    0.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.642 " "Worst-case minimum pulse width slack is 4.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.642               0.000 alt_cal_av_edge_detect_clk  " "    4.642               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.200               0.000 altera_reserved_tck  " "   15.200               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070969720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070969720 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459070969921 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sv_reconfig_pma_testbus_clk_0 " "The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk " "No clocks found on or feeding the specified source node: radio_1\|trx_1\|trx_reconfig_1\|trx_reconfig_inst\|basic\|a5\|reg_init\[0\]\|clk" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1459070971483 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971483 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REFCLK_p0 " "Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset REFCLK_p0 " "Register radio:radio_1\|trx:trx_1\|rx_reset:rx_reset_1\|altera_xcvr_reset_control:rx_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\|r_reset is being clocked by REFCLK_p0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070971492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971492 "|C5G|REFCLK_p0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Node: radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT " "Register radio:radio_1\|trx:trx_1\|trx_reconfig:trx_reconfig_1\|alt_xcvr_reconfig:trx_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|alt_edge_det_ff1 is being clocked by radio:radio_1\|trx:trx_1\|rx_native:rx_native_1\|altera_xcvr_native_av:rx_native_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070971492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971492 "|C5G|radio:radio_1|trx:trx_1|rx_native:rx_native_1|altera_xcvr_native_av:rx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_125_p " "Node: CLOCK_125_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] CLOCK_125_p " "Register radio:radio_1\|up:up_1\|up_fifo:up_fifo_1\|dcfifo:dcfifo_component\|dcfifo_dql1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by CLOCK_125_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459070971492 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971492 "|C5G|CLOCK_125_p"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971498 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes was found missing 1 generated clock that corresponds to a base clock with a period of: 0.800" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070971595 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070971595 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|tx_native_1\|tx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070971595 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: radio_1\|trx_1\|rx_native_1\|rx_native_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070971595 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1459070971595 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.101 " "Worst-case setup slack is 14.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.101               0.000 altera_reserved_tck  " "   14.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.019 " "Worst-case recovery slack is 16.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.019               0.000 altera_reserved_tck  " "   16.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.409 " "Worst-case removal slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.640 " "Worst-case minimum pulse width slack is 4.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.640               0.000 alt_cal_av_edge_detect_clk  " "    4.640               0.000 alt_cal_av_edge_detect_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.232               0.000 altera_reserved_tck  " "   15.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459070971640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070971640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070973350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070973356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2602 " "Peak virtual memory: 2602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459070973669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 11:29:33 2016 " "Processing ended: Sun Mar 27 11:29:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459070973669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459070973669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459070973669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459070973669 ""}
