TimeQuest Timing Analyzer report for uniciclo
Sun Feb 05 17:12:36 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 13. Slow Model Setup: 'clk_mem'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk_mem'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 29. Fast Model Setup: 'clk_mem'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uniciclo                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 333.56 MHz ; 333.56 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 470.15 MHz ; 420.17 MHz      ; clk                                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -11.434 ; -270.974      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.544  ; -4.544        ;
; clk_mem                                                                                                              ; -0.500  ; -4.900        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.456 ; -1.456        ;
; clk_mem                                                                                                              ; 0.228  ; 0.000         ;
; clk                                                                                                                  ; 0.794  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -1.423 ; -69.684       ;
; clk                                                                                                                  ; -1.380 ; -47.380       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.334 ; -3.340        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.649     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.428 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.643     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.297 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.512     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.290 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.505     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.190 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.155     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.184 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.149     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.053 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.018     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -11.046 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 12.011     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.111     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.108     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.106     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.821     ; 11.097     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.652 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.617     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.614     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.614     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.614     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.071     ; 11.614     ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.544 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.841      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -4.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.537      ; 5.931      ;
; -0.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.177      ; 5.931      ;
; -0.695 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.481      ; 5.931      ;
; -0.499 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.177      ; 5.931      ;
; -0.195 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.481      ; 5.931      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                   ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.500 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.536      ;
; -0.497 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.533      ;
; -0.496 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.532      ;
; -0.493 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.529      ;
; -0.479 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.515      ;
; -0.464 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.500      ;
; -0.233 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.269      ;
; -0.233 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.257      ;
; -0.230 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.254      ;
; -0.227 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.251      ;
; -0.217 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.241      ;
; -0.215 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.239      ;
; -0.215 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.239      ;
; -0.189 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 1.213      ;
; -0.183 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.071      ; 1.219      ;
; -0.029 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.815      ;
; 0.044  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.059      ; 0.980      ;
; 0.227  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.559      ;
; 0.239  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.547      ;
; 0.246  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.540      ;
; 0.249  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.537      ;
; 0.257  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.529      ;
; 0.263  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.523      ;
; 0.503  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.821      ; 1.283      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.456 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.011      ; 4.764      ;
; -1.380 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.935      ; 4.764      ;
; -0.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.011      ; 4.764      ;
; -0.880 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.935      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.371      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
; 2.969  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.295      ; 4.764      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                   ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.228 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.283      ;
; 0.468 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.523      ;
; 0.474 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.529      ;
; 0.482 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.537      ;
; 0.485 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.540      ;
; 0.492 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.547      ;
; 0.504 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.559      ;
; 0.687 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 0.980      ;
; 0.760 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.821      ; 1.815      ;
; 0.914 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.219      ;
; 0.920 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.213      ;
; 0.946 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.239      ;
; 0.946 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.239      ;
; 0.948 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.241      ;
; 0.958 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.251      ;
; 0.961 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.254      ;
; 0.964 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.269      ;
; 0.964 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.059      ; 1.257      ;
; 1.195 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.500      ;
; 1.210 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.515      ;
; 1.224 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.529      ;
; 1.227 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.532      ;
; 1.228 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.533      ;
; 1.231 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.071      ; 1.536      ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.794 ; somador:s1|result[24]                                                                                                ; somador:s2|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 0.846 ; somador:s1|result[31]                                                                                                ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.928 ; somador:s2|result[2]                                                                                                 ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.194      ;
; 0.955 ; somador:s1|result[31]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.008      ; 1.229      ;
; 0.960 ; pc:PC_P|address_out[6]                                                                                               ; somador:s1|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 1.233      ;
; 0.960 ; pc:PC_P|address_out[0]                                                                                               ; somador:s1|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.008      ; 1.234      ;
; 0.975 ; somador:s1|result[26]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.242      ;
; 0.981 ; pc:PC_P|address_out[3]                                                                                               ; somador:s1|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 1.254      ;
; 0.987 ; somador:s1|result[29]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.254      ;
; 0.988 ; somador:s1|result[30]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.255      ;
; 0.992 ; somador:s1|result[25]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.259      ;
; 0.992 ; somador:s1|result[27]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.259      ;
; 0.995 ; somador:s1|result[28]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.262      ;
; 1.117 ; pc:PC_P|address_out[4]                                                                                               ; somador:s1|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 1.390      ;
; 1.129 ; pc:PC_P|address_out[2]                                                                                               ; somador:s1|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 1.402      ;
; 1.168 ; pc:PC_P|address_out[5]                                                                                               ; somador:s1|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 1.441      ;
; 1.217 ; somador:s2|result[3]                                                                                                 ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.483      ;
; 1.273 ; somador:s1|result[24]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.539      ;
; 1.344 ; somador:s1|result[24]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.610      ;
; 1.361 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 4.675      ;
; 1.362 ; somador:s1|result[26]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.629      ;
; 1.370 ; somador:s1|result[29]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.637      ;
; 1.375 ; somador:s1|result[30]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.642      ;
; 1.375 ; somador:s1|result[27]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.642      ;
; 1.375 ; somador:s1|result[25]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.642      ;
; 1.376 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 4.670      ;
; 1.382 ; somador:s1|result[28]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.649      ;
; 1.386 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 4.700      ;
; 1.413 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 4.727      ;
; 1.415 ; somador:s1|result[24]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.681      ;
; 1.433 ; somador:s1|result[26]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.700      ;
; 1.435 ; somador:s2|result[6]                                                                                                 ; pc:PC_P|address_out[4] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.020     ; 1.681      ;
; 1.441 ; somador:s1|result[29]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.708      ;
; 1.446 ; somador:s1|result[27]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.713      ;
; 1.446 ; somador:s1|result[25]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.713      ;
; 1.453 ; somador:s1|result[28]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.720      ;
; 1.484 ; somador:s2|result[8]                                                                                                 ; pc:PC_P|address_out[6] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.020     ; 1.730      ;
; 1.486 ; somador:s1|result[24]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.752      ;
; 1.496 ; somador:s2|result[5]                                                                                                 ; pc:PC_P|address_out[3] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.020     ; 1.742      ;
; 1.504 ; somador:s1|result[26]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.771      ;
; 1.517 ; somador:s1|result[27]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.784      ;
; 1.517 ; somador:s1|result[25]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.784      ;
; 1.524 ; somador:s1|result[28]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.791      ;
; 1.537 ; pc:PC_P|address_out[7]                                                                                               ; somador:s1|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.803      ;
; 1.557 ; somador:s1|result[24]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.823      ;
; 1.575 ; somador:s1|result[26]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.842      ;
; 1.588 ; somador:s1|result[27]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.855      ;
; 1.588 ; somador:s1|result[25]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.855      ;
; 1.594 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 4.908      ;
; 1.628 ; somador:s1|result[24]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.894      ;
; 1.640 ; pc:PC_P|address_out[1]                                                                                               ; somador:s1|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 1.913      ;
; 1.645 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 4.939      ;
; 1.646 ; somador:s1|result[26]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.913      ;
; 1.659 ; somador:s1|result[25]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.926      ;
; 1.682 ; somador:s2|result[9]                                                                                                 ; pc:PC_P|address_out[7] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.020     ; 1.928      ;
; 1.699 ; somador:s1|result[24]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.965      ;
; 1.730 ; somador:s1|result[25]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 1.997      ;
; 1.786 ; somador:s2|result[7]                                                                                                 ; pc:PC_P|address_out[5] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.020     ; 2.032      ;
; 1.806 ; somador:s1|result[30]                                                                                                ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.007     ; 2.065      ;
; 1.815 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.129      ;
; 1.861 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 4.675      ;
; 1.876 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.819      ; 4.670      ;
; 1.886 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 4.700      ;
; 1.897 ; somador:s2|result[4]                                                                                                 ; pc:PC_P|address_out[2] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.020     ; 2.143      ;
; 1.913 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 4.727      ;
; 1.974 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.288      ;
; 2.045 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.359      ;
; 2.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 4.908      ;
; 2.116 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.430      ;
; 2.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.819      ; 4.939      ;
; 2.187 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.501      ;
; 2.258 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.572      ;
; 2.315 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.129      ;
; 2.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.643      ;
; 2.394 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 5.688      ;
; 2.397 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 5.691      ;
; 2.400 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[15]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.714      ;
; 2.431 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 5.725      ;
; 2.471 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[16]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.839      ; 5.785      ;
; 2.474 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.288      ;
; 2.477 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 5.771      ;
; 2.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.359      ;
; 2.616 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.430      ;
; 2.629 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[17]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.827      ; 5.931      ;
; 2.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 5.944      ;
; 2.687 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.501      ;
; 2.700 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[18]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.827      ; 6.002      ;
; 2.758 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.572      ;
; 2.771 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[19]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.827      ; 6.073      ;
; 2.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 6.087      ;
; 2.801 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 6.095      ;
; 2.829 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.643      ;
; 2.842 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[20]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.827      ; 6.144      ;
; 2.894 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.819      ; 5.688      ;
; 2.897 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.819      ; 5.691      ;
; 2.900 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[15]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.714      ;
; 2.913 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[21]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.827      ; 6.215      ;
; 2.931 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.819      ; 5.725      ;
; 2.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[16]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.839      ; 5.785      ;
; 2.976 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.819      ; 6.270      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_mem ; Rise       ; clk_mem                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; -0.334 ; -0.334       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; -0.334 ; -0.334       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.042  ; 0.042        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.046  ; 0.046        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.046  ; 0.046        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.046  ; 0.046        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.046  ; 0.046        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.226  ; 0.226        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.226  ; 0.226        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.226  ; 0.226        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.226  ; 0.226        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.368  ; 0.368        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 10.162 ; 10.162 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 9.504  ; 9.504  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 9.963  ; 9.963  ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 10.162 ; 10.162 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 9.510  ; 9.510  ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 9.717  ; 9.717  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 9.482  ; 9.482  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 9.706  ; 9.706  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 10.342 ; 10.342 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 10.314 ; 10.314 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 10.136 ; 10.136 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 9.912  ; 9.912  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 10.196 ; 10.196 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 10.147 ; 10.147 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 10.342 ; 10.342 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 10.231 ; 10.231 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 10.647 ; 10.647 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 10.159 ; 10.159 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 10.647 ; 10.647 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 9.759  ; 9.759  ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 9.713  ; 9.713  ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 10.128 ; 10.128 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 9.944  ; 9.944  ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 10.162 ; 10.162 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 10.150 ; 10.150 ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 9.890  ; 9.890  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 10.150 ; 10.150 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 9.897  ; 9.897  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 9.659  ; 9.659  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 9.886  ; 9.886  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 9.668  ; 9.668  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 9.913  ; 9.913  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 9.778  ; 9.778  ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 9.773  ; 9.773  ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 9.762  ; 9.762  ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 9.269  ; 9.269  ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 9.778  ; 9.778  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 9.071  ; 9.071  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 9.053  ; 9.053  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 9.524  ; 9.524  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 10.196 ; 10.196 ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 9.931  ; 9.931  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 10.196 ; 10.196 ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 9.901  ; 9.901  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 9.682  ; 9.682  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 9.905  ; 9.905  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 9.935  ; 9.935  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 10.194 ; 10.194 ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 11.184 ; 11.184 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 10.083 ; 10.083 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 10.064 ; 10.064 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 10.343 ; 10.343 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 11.184 ; 11.184 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 10.042 ; 10.042 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 10.224 ; 10.224 ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 9.798  ; 9.798  ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 10.913 ; 10.913 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 10.230 ; 10.230 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 10.173 ; 10.173 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 10.412 ; 10.412 ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 10.444 ; 10.444 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 10.435 ; 10.435 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 10.913 ; 10.913 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 10.214 ; 10.214 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 20.560 ; 20.560 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 19.902 ; 19.902 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 20.361 ; 20.361 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 20.560 ; 20.560 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 19.908 ; 19.908 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 20.115 ; 20.115 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 19.880 ; 19.880 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 20.104 ; 20.104 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 20.567 ; 20.567 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 20.531 ; 20.531 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 20.364 ; 20.364 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 20.129 ; 20.129 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 20.413 ; 20.413 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 20.364 ; 20.364 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 20.567 ; 20.567 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 20.448 ; 20.448 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 21.578 ; 21.578 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 21.086 ; 21.086 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 21.578 ; 21.578 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 20.979 ; 20.979 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 20.934 ; 20.934 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 21.061 ; 21.061 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 20.874 ; 20.874 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 21.089 ; 21.089 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 22.094 ; 22.094 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 21.834 ; 21.834 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 22.094 ; 22.094 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 21.841 ; 21.841 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 21.603 ; 21.603 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 21.830 ; 21.830 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 21.612 ; 21.612 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 21.857 ; 21.857 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 21.621 ; 21.621 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 21.621 ; 21.621 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 21.604 ; 21.604 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 21.106 ; 21.106 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 21.615 ; 21.615 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 20.899 ; 20.899 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 20.905 ; 20.905 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 21.367 ; 21.367 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 21.586 ; 21.586 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 21.321 ; 21.321 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 21.586 ; 21.586 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 21.291 ; 21.291 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 21.072 ; 21.072 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 21.295 ; 21.295 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 21.325 ; 21.325 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 21.584 ; 21.584 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 22.499 ; 22.499 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 21.398 ; 21.398 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 21.379 ; 21.379 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 21.658 ; 21.658 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 22.499 ; 22.499 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 21.357 ; 21.357 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 21.539 ; 21.539 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 21.113 ; 21.113 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 22.454 ; 22.454 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 21.771 ; 21.771 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 21.714 ; 21.714 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 21.953 ; 21.953 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 21.985 ; 21.985 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 21.976 ; 21.976 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 22.454 ; 22.454 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 21.755 ; 21.755 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.053 ; 16.053 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.512 ; 16.512 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.059 ; 16.059 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.266 ; 16.266 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.031 ; 16.031 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.255 ; 16.255 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.682 ; 16.682 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.280 ; 16.280 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.564 ; 16.564 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.599 ; 16.599 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.237 ; 17.237 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.130 ; 17.130 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.085 ; 17.085 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.212 ; 17.212 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.025 ; 17.025 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.240 ; 17.240 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.985 ; 17.985 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.992 ; 17.992 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.754 ; 17.754 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.981 ; 17.981 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.763 ; 17.763 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.008 ; 18.008 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.755 ; 17.755 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.257 ; 17.257 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.766 ; 17.766 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.050 ; 17.050 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.056 ; 17.056 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.518 ; 17.518 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.472 ; 17.472 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.442 ; 17.442 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.223 ; 17.223 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.446 ; 17.446 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.476 ; 17.476 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.735 ; 17.735 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.549 ; 17.549 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.530 ; 17.530 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.809 ; 17.809 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.508 ; 17.508 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.690 ; 17.690 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.264 ; 17.264 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.922 ; 17.922 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.865 ; 17.865 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.104 ; 18.104 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.136 ; 18.136 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.127 ; 18.127 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.906 ; 17.906 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.053 ; 16.053 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.512 ; 16.512 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.059 ; 16.059 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.266 ; 16.266 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.031 ; 16.031 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.255 ; 16.255 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.682 ; 16.682 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.280 ; 16.280 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.564 ; 16.564 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.599 ; 16.599 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.237 ; 17.237 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.130 ; 17.130 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.085 ; 17.085 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.212 ; 17.212 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.025 ; 17.025 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.240 ; 17.240 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.985 ; 17.985 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.992 ; 17.992 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.754 ; 17.754 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.981 ; 17.981 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.763 ; 17.763 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.008 ; 18.008 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.755 ; 17.755 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.257 ; 17.257 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.766 ; 17.766 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.050 ; 17.050 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.056 ; 17.056 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.518 ; 17.518 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.472 ; 17.472 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.442 ; 17.442 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.223 ; 17.223 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.446 ; 17.446 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.476 ; 17.476 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.735 ; 17.735 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.549 ; 17.549 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.530 ; 17.530 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.809 ; 17.809 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.508 ; 17.508 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.690 ; 17.690 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.264 ; 17.264 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.922 ; 17.922 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.865 ; 17.865 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.104 ; 18.104 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.136 ; 18.136 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.127 ; 18.127 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.906 ; 17.906 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 8.604  ; 8.604  ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 8.626  ; 8.626  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 9.085  ; 9.085  ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 9.284  ; 9.284  ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 8.632  ; 8.632  ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 8.839  ; 8.839  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 8.604  ; 8.604  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 8.828  ; 8.828  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 9.661  ; 9.661  ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 10.063 ; 10.063 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 9.892  ; 9.892  ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 9.661  ; 9.661  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 9.946  ; 9.946  ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 9.898  ; 9.898  ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 10.095 ; 10.095 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 9.981  ; 9.981  ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 8.648  ; 8.648  ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 8.848  ; 8.848  ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 9.352  ; 9.352  ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 8.840  ; 8.840  ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 8.795  ; 8.795  ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 8.835  ; 8.835  ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 8.648  ; 8.648  ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 8.861  ; 8.861  ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 9.564  ; 9.564  ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 9.807  ; 9.807  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 10.064 ; 10.064 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 9.797  ; 9.797  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 9.564  ; 9.564  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 9.802  ; 9.802  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 9.574  ; 9.574  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 9.819  ; 9.819  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 8.512  ; 8.512  ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 9.234  ; 9.234  ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 9.217  ; 9.217  ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 8.719  ; 8.719  ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 9.228  ; 9.228  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 8.512  ; 8.512  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 8.518  ; 8.518  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 8.980  ; 8.980  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 9.194  ; 9.194  ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 9.443  ; 9.443  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 9.700  ; 9.700  ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 9.412  ; 9.412  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 9.194  ; 9.194  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 9.416  ; 9.416  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 9.446  ; 9.446  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 9.697  ; 9.697  ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 8.890  ; 8.890  ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 9.170  ; 9.170  ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 9.149  ; 9.149  ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 9.401  ; 9.401  ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 10.276 ; 10.276 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 9.130  ; 9.130  ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 9.311  ; 9.311  ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 8.890  ; 8.890  ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 8.917  ; 8.917  ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 8.964  ; 8.964  ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 8.917  ; 8.917  ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 9.155  ; 9.155  ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 9.178  ; 9.178  ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 9.182  ; 9.182  ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 9.643  ; 9.643  ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 8.947  ; 8.947  ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 11.785 ; 11.785 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 11.807 ; 11.807 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 12.272 ; 12.272 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 12.469 ; 12.469 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 11.814 ; 11.814 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 12.030 ; 12.030 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 11.785 ; 11.785 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 12.007 ; 12.007 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 14.007 ; 14.007 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 14.409 ; 14.409 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 14.238 ; 14.238 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 14.007 ; 14.007 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 14.292 ; 14.292 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 14.244 ; 14.244 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 14.441 ; 14.441 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 14.327 ; 14.327 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 12.959 ; 12.959 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 13.619 ; 13.619 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 14.123 ; 14.123 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 13.003 ; 13.003 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 12.959 ; 12.959 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 13.606 ; 13.606 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 13.419 ; 13.419 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 13.632 ; 13.632 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 12.825 ; 12.825 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 13.068 ; 13.068 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 13.325 ; 13.325 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 13.071 ; 13.071 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 12.825 ; 12.825 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 13.063 ; 13.063 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 12.835 ; 12.835 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 13.080 ; 13.080 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 11.679 ; 11.679 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 12.394 ; 12.394 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 12.380 ; 12.380 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 11.887 ; 11.887 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 12.396 ; 12.396 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 11.698 ; 11.698 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 11.679 ; 11.679 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 12.141 ; 12.141 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 12.559 ; 12.559 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 12.808 ; 12.808 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 13.065 ; 13.065 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 12.777 ; 12.777 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 12.559 ; 12.559 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 12.781 ; 12.781 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 12.811 ; 12.811 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 13.062 ; 13.062 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 11.402 ; 11.402 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 11.682 ; 11.682 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 11.661 ; 11.661 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 11.913 ; 11.913 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 12.788 ; 12.788 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 11.642 ; 11.642 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 11.823 ; 11.823 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 11.402 ; 11.402 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 11.873 ; 11.873 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 11.920 ; 11.920 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 11.873 ; 11.873 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 12.111 ; 12.111 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 12.134 ; 12.134 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 12.138 ; 12.138 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 12.599 ; 12.599 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 11.903 ; 11.903 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.432  ; 9.432  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.454  ; 9.454  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.919  ; 9.919  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.116 ; 10.116 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.461  ; 9.461  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.677  ; 9.677  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.432  ; 9.432  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.654  ; 9.654  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.565 ; 10.565 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.967 ; 10.967 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.796 ; 10.796 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.565 ; 10.565 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.850 ; 10.850 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.802 ; 10.802 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.999 ; 10.999 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.885 ; 10.885 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.110  ; 9.110  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.770  ; 9.770  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.274 ; 10.274 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.154  ; 9.154  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.110  ; 9.110  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.757  ; 9.757  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.570  ; 9.570  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.783  ; 9.783  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.889  ; 9.889  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.121 ; 10.121 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.380 ; 10.380 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.097 ; 10.097 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.889  ; 9.889  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.117 ; 10.117 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.899  ; 9.899  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.144 ; 10.144 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.271 ; 10.271 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.986 ; 10.986 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.972 ; 10.972 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.479 ; 10.479 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.988 ; 10.988 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.290 ; 10.290 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.271 ; 10.271 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.733 ; 10.733 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.997 ; 10.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.246 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.503 ; 11.503 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.215 ; 11.215 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.997 ; 10.997 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.219 ; 11.219 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.249 ; 11.249 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.500 ; 11.500 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.214 ; 10.214 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.496 ; 10.496 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.478 ; 10.478 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.756 ; 10.756 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.601 ; 11.601 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.456 ; 10.456 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.637 ; 10.637 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.214 ; 10.214 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.190 ; 10.190 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.237 ; 10.237 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.190 ; 10.190 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.428 ; 10.428 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.451 ; 10.451 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.455 ; 10.455 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.916 ; 10.916 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.220 ; 10.220 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.432  ; 9.432  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.454  ; 9.454  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.919  ; 9.919  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.116 ; 10.116 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.461  ; 9.461  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.677  ; 9.677  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.432  ; 9.432  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.654  ; 9.654  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.565 ; 10.565 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.967 ; 10.967 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.796 ; 10.796 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.565 ; 10.565 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.850 ; 10.850 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.802 ; 10.802 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.999 ; 10.999 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.885 ; 10.885 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.110  ; 9.110  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.770  ; 9.770  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.274 ; 10.274 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.154  ; 9.154  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.110  ; 9.110  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.757  ; 9.757  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.570  ; 9.570  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.783  ; 9.783  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.889  ; 9.889  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.121 ; 10.121 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.380 ; 10.380 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.097 ; 10.097 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.889  ; 9.889  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.117 ; 10.117 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.899  ; 9.899  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.144 ; 10.144 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.271 ; 10.271 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.986 ; 10.986 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.972 ; 10.972 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.479 ; 10.479 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.988 ; 10.988 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.290 ; 10.290 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.271 ; 10.271 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.733 ; 10.733 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.997 ; 10.997 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.246 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.503 ; 11.503 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.215 ; 11.215 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.997 ; 10.997 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.219 ; 11.219 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.249 ; 11.249 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.500 ; 11.500 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.214 ; 10.214 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.496 ; 10.496 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.478 ; 10.478 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.756 ; 10.756 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.601 ; 11.601 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.456 ; 10.456 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.637 ; 10.637 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.214 ; 10.214 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.190 ; 10.190 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.237 ; 10.237 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.190 ; 10.190 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.428 ; 10.428 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.451 ; 10.451 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.455 ; 10.455 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.916 ; 10.916 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.220 ; 10.220 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -5.086 ; -117.990      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.050 ; -2.050        ;
; clk_mem                                                                                                              ; 0.322  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.596 ; -0.596        ;
; clk_mem                                                                                                              ; 0.251  ; 0.000         ;
; clk                                                                                                                  ; 0.357  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -1.423 ; -69.684       ;
; clk                                                                                                                  ; -1.380 ; -47.380       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.148  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.046      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.080 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 6.040      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.814      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.021 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.808      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -5.002 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.962      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.998 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.958      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.943 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.730      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.939 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.726      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.836 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.796      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.833 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.793      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.831 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.791      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.072     ; 5.784      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.777 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.564      ;
; -4.774 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.245     ; 5.561      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -2.050 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.046      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -1.725 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.871      ; 3.202      ;
; -0.118 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.856      ; 3.202      ;
; 0.057  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.031      ; 3.202      ;
; 0.382  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.856      ; 3.202      ;
; 0.557  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.031      ; 3.202      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                  ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.322 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.749      ;
; 0.323 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.748      ;
; 0.327 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.744      ;
; 0.330 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.741      ;
; 0.336 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.735      ;
; 0.343 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.728      ;
; 0.371 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.873      ;
; 0.433 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.626      ;
; 0.437 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.622      ;
; 0.438 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.621      ;
; 0.444 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.615      ;
; 0.444 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.615      ;
; 0.446 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.613      ;
; 0.450 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.621      ;
; 0.460 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.599      ;
; 0.467 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.072      ; 0.604      ;
; 0.480 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.764      ;
; 0.488 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.756      ;
; 0.489 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.755      ;
; 0.490 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.754      ;
; 0.496 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.748      ;
; 0.499 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.745      ;
; 0.569 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.060      ; 0.490      ;
; 0.610 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.245      ; 0.634      ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.596 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.208      ; 2.734      ;
; -0.590 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.202      ; 2.734      ;
; -0.096 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.208      ; 2.734      ;
; -0.090 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.202      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 1.511  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.223      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
; 2.017  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.217      ; 2.734      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                   ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.251 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.634      ;
; 0.292 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.490      ;
; 0.362 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.745      ;
; 0.365 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.748      ;
; 0.371 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.754      ;
; 0.372 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.755      ;
; 0.373 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.756      ;
; 0.381 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.764      ;
; 0.394 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.604      ;
; 0.401 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.599      ;
; 0.411 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.621      ;
; 0.415 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.613      ;
; 0.417 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.615      ;
; 0.417 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.615      ;
; 0.423 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.621      ;
; 0.424 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.622      ;
; 0.428 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.060      ; 0.626      ;
; 0.490 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.245      ; 0.873      ;
; 0.518 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.728      ;
; 0.525 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.735      ;
; 0.531 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.741      ;
; 0.534 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.744      ;
; 0.538 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.748      ;
; 0.539 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.072      ; 0.749      ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.357 ; somador:s1|result[24]                                                                                                ; somador:s2|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.378 ; somador:s1|result[31]                                                                                                ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.436 ; somador:s1|result[31]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 0.595      ;
; 0.438 ; pc:PC_P|address_out[6]                                                                                               ; somador:s1|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 0.596      ;
; 0.438 ; somador:s1|result[26]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.591      ;
; 0.442 ; somador:s1|result[25]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.595      ;
; 0.442 ; somador:s1|result[29]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.595      ;
; 0.444 ; somador:s1|result[27]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.597      ;
; 0.444 ; somador:s1|result[30]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.597      ;
; 0.448 ; somador:s1|result[28]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.601      ;
; 0.453 ; pc:PC_P|address_out[0]                                                                                               ; somador:s1|result[24]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.007      ; 0.612      ;
; 0.453 ; pc:PC_P|address_out[3]                                                                                               ; somador:s1|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 0.611      ;
; 0.464 ; somador:s2|result[2]                                                                                                 ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.616      ;
; 0.537 ; pc:PC_P|address_out[4]                                                                                               ; somador:s1|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 0.695      ;
; 0.539 ; pc:PC_P|address_out[2]                                                                                               ; somador:s1|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 0.697      ;
; 0.549 ; somador:s2|result[3]                                                                                                 ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; somador:s1|result[24]                                                                                                ; somador:s2|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.702      ;
; 0.571 ; pc:PC_P|address_out[5]                                                                                               ; somador:s1|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 0.729      ;
; 0.576 ; somador:s1|result[26]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.729      ;
; 0.580 ; somador:s1|result[25]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.733      ;
; 0.580 ; somador:s1|result[29]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.733      ;
; 0.582 ; somador:s1|result[30]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.735      ;
; 0.582 ; somador:s1|result[27]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.735      ;
; 0.585 ; somador:s1|result[24]                                                                                                ; somador:s2|result[26]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.737      ;
; 0.586 ; somador:s1|result[28]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.739      ;
; 0.611 ; somador:s1|result[26]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.764      ;
; 0.615 ; somador:s1|result[25]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.768      ;
; 0.615 ; somador:s1|result[29]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.768      ;
; 0.617 ; somador:s1|result[27]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.770      ;
; 0.620 ; somador:s1|result[24]                                                                                                ; somador:s2|result[27]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; somador:s1|result[28]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.774      ;
; 0.646 ; somador:s1|result[26]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.799      ;
; 0.650 ; somador:s1|result[25]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.803      ;
; 0.652 ; somador:s1|result[27]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.805      ;
; 0.655 ; somador:s1|result[24]                                                                                                ; somador:s2|result[28]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.656 ; somador:s1|result[28]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.809      ;
; 0.668 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 2.701      ;
; 0.681 ; somador:s1|result[26]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.834      ;
; 0.685 ; somador:s1|result[25]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.838      ;
; 0.685 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 2.699      ;
; 0.687 ; somador:s1|result[27]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.840      ;
; 0.690 ; somador:s1|result[24]                                                                                                ; somador:s2|result[29]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.691 ; somador:s2|result[6]                                                                                                 ; pc:PC_P|address_out[4] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.019     ; 0.824      ;
; 0.697 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 2.730      ;
; 0.698 ; somador:s2|result[8]                                                                                                 ; pc:PC_P|address_out[6] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.019     ; 0.831      ;
; 0.699 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 2.732      ;
; 0.704 ; somador:s2|result[5]                                                                                                 ; pc:PC_P|address_out[3] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.019     ; 0.837      ;
; 0.714 ; pc:PC_P|address_out[7]                                                                                               ; somador:s1|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.866      ;
; 0.716 ; somador:s1|result[26]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.869      ;
; 0.720 ; somador:s1|result[25]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.873      ;
; 0.725 ; somador:s1|result[24]                                                                                                ; somador:s2|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.877      ;
; 0.755 ; somador:s1|result[25]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.908      ;
; 0.760 ; somador:s1|result[24]                                                                                                ; somador:s2|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.912      ;
; 0.769 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 2.802      ;
; 0.776 ; pc:PC_P|address_out[1]                                                                                               ; somador:s1|result[25]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 0.934      ;
; 0.779 ; somador:s2|result[9]                                                                                                 ; pc:PC_P|address_out[7] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.019     ; 0.912      ;
; 0.820 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 2.834      ;
; 0.827 ; somador:s1|result[30]                                                                                                ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.006     ; 0.973      ;
; 0.839 ; somador:s2|result[7]                                                                                                 ; pc:PC_P|address_out[5] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.019     ; 0.972      ;
; 0.841 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 2.874      ;
; 0.869 ; somador:s2|result[4]                                                                                                 ; pc:PC_P|address_out[2] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.019     ; 1.002      ;
; 0.935 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 2.968      ;
; 0.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.003      ;
; 1.005 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.038      ;
; 1.040 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.073      ;
; 1.075 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.108      ;
; 1.110 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.143      ;
; 1.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[15]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.178      ;
; 1.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 2.701      ;
; 1.178 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.192      ;
; 1.179 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.193      ;
; 1.180 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.194      ;
; 1.180 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[16]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.759      ; 3.213      ;
; 1.185 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 2.699      ;
; 1.197 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 2.730      ;
; 1.199 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 2.732      ;
; 1.203 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.217      ;
; 1.269 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 2.802      ;
; 1.279 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.293      ;
; 1.279 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[17]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.300      ;
; 1.314 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[18]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.335      ;
; 1.320 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 2.834      ;
; 1.341 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 2.874      ;
; 1.345 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.359      ;
; 1.349 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[19]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.370      ;
; 1.350 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.364      ;
; 1.384 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[20]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.405      ;
; 1.419 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[21]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.440      ;
; 1.433 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.447      ;
; 1.435 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 2.968      ;
; 1.454 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[22]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.475      ;
; 1.470 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[10]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 3.003      ;
; 1.489 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[23]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.510      ;
; 1.505 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[11]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 3.038      ;
; 1.524 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[24]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.545      ;
; 1.540 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[12]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 3.073      ;
; 1.575 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[13]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 3.108      ;
; 1.610 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[14]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 3.143      ;
; 1.618 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[25]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.747      ; 3.639      ;
; 1.645 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; somador:s2|result[15]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.759      ; 3.178      ;
+-------+----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a20~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_mem ; Rise       ; clk_mem                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a20|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[16]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[17]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[18]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[19]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[20]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[21]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[22]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[23]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[24]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[25]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[26]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[27]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[28]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[29]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; 0.148 ; 0.148        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.148 ; 0.148        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.148 ; 0.148        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.148 ; 0.148        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.148 ; 0.148        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.148 ; 0.148        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.148 ; 0.148        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.148 ; 0.148        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.148 ; 0.148        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.148 ; 0.148        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 5.354  ; 5.354  ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 5.078  ; 5.078  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 5.276  ; 5.276  ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 5.354  ; 5.354  ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 5.082  ; 5.082  ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 5.159  ; 5.159  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 5.052  ; 5.052  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 5.155  ; 5.155  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 5.485  ; 5.485  ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 5.463  ; 5.463  ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 5.408  ; 5.408  ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 5.309  ; 5.309  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 5.455  ; 5.455  ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 5.419  ; 5.419  ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 5.485  ; 5.485  ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 5.477  ; 5.477  ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 5.606  ; 5.606  ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 5.382  ; 5.382  ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 5.606  ; 5.606  ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 5.218  ; 5.218  ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 5.173  ; 5.173  ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 5.359  ; 5.359  ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 5.272  ; 5.272  ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 5.371  ; 5.371  ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 5.431  ; 5.431  ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 5.307  ; 5.307  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 5.431  ; 5.431  ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 5.317  ; 5.317  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 5.186  ; 5.186  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 5.303  ; 5.303  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 5.206  ; 5.206  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 5.323  ; 5.323  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 5.213  ; 5.213  ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 5.192  ; 5.192  ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 5.213  ; 5.213  ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 4.960  ; 4.960  ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 5.193  ; 5.193  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 4.873  ; 4.873  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 4.863  ; 4.863  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 5.080  ; 5.080  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 5.421  ; 5.421  ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 5.293  ; 5.293  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 5.421  ; 5.421  ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 5.262  ; 5.262  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 5.166  ; 5.166  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 5.264  ; 5.264  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 5.294  ; 5.294  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 5.419  ; 5.419  ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 5.805  ; 5.805  ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 5.310  ; 5.310  ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 5.318  ; 5.318  ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 5.451  ; 5.451  ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 5.805  ; 5.805  ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 5.294  ; 5.294  ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 5.369  ; 5.369  ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 5.177  ; 5.177  ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 5.711  ; 5.711  ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 5.402  ; 5.402  ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 5.358  ; 5.358  ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 5.478  ; 5.478  ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 5.504  ; 5.504  ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 5.499  ; 5.499  ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 5.711  ; 5.711  ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 5.403  ; 5.403  ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 10.493 ; 10.493 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 10.217 ; 10.217 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 10.415 ; 10.415 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 10.493 ; 10.493 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 10.221 ; 10.221 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 10.298 ; 10.298 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 10.191 ; 10.191 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 10.294 ; 10.294 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 10.515 ; 10.515 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 10.481 ; 10.481 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 10.438 ; 10.438 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 10.327 ; 10.327 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 10.475 ; 10.475 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 10.442 ; 10.442 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 10.515 ; 10.515 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 10.497 ; 10.497 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 10.974 ; 10.974 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 10.743 ; 10.743 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 10.974 ; 10.974 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 10.700 ; 10.700 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 10.656 ; 10.656 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 10.729 ; 10.729 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 10.635 ; 10.635 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 10.734 ; 10.734 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 11.248 ; 11.248 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 11.124 ; 11.124 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 11.248 ; 11.248 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 11.134 ; 11.134 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 11.003 ; 11.003 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 11.122 ; 11.122 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 11.023 ; 11.023 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 11.140 ; 11.140 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 10.996 ; 10.996 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 10.984 ; 10.984 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 10.996 ; 10.996 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 10.736 ; 10.736 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 10.970 ; 10.970 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 10.663 ; 10.663 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 10.656 ; 10.656 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 10.864 ; 10.864 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 11.020 ; 11.020 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 10.892 ; 10.892 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 11.020 ; 11.020 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 10.861 ; 10.861 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 10.765 ; 10.765 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 10.863 ; 10.863 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 10.893 ; 10.893 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 11.018 ; 11.018 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 11.380 ; 11.380 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 10.885 ; 10.885 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 10.893 ; 10.893 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 11.026 ; 11.026 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 11.380 ; 11.380 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 10.869 ; 10.869 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 10.944 ; 10.944 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 10.751 ; 10.751 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 11.343 ; 11.343 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 11.034 ; 11.034 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 10.990 ; 10.990 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 11.110 ; 11.110 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 11.136 ; 11.136 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 11.131 ; 11.131 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 11.343 ; 11.343 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 11.035 ; 11.035 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.327  ; 8.327  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.051  ; 8.051  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.249  ; 8.249  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.327  ; 8.327  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.055  ; 8.055  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.132  ; 8.132  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.025  ; 8.025  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.128  ; 8.128  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.315  ; 8.315  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.272  ; 8.272  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.161  ; 8.161  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.309  ; 8.309  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.276  ; 8.276  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.331  ; 8.331  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.808  ; 8.808  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.577  ; 8.577  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.808  ; 8.808  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.534  ; 8.534  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.490  ; 8.490  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.563  ; 8.563  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.469  ; 8.469  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.568  ; 8.568  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.082  ; 9.082  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.958  ; 8.958  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.082  ; 9.082  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.968  ; 8.968  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.837  ; 8.837  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.956  ; 8.956  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.857  ; 8.857  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.974  ; 8.974  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.830  ; 8.830  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.818  ; 8.818  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.830  ; 8.830  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.570  ; 8.570  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.804  ; 8.804  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.497  ; 8.497  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.490  ; 8.490  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.698  ; 8.698  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.854  ; 8.854  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.726  ; 8.726  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.854  ; 8.854  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.695  ; 8.695  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.599  ; 8.599  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.697  ; 8.697  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.727  ; 8.727  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.852  ; 8.852  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.214  ; 9.214  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.719  ; 8.719  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.727  ; 8.727  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.860  ; 8.860  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.214  ; 9.214  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.703  ; 8.703  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.778  ; 8.778  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.585  ; 8.585  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.868  ; 8.868  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.824  ; 8.824  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.944  ; 8.944  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.970  ; 8.970  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.965  ; 8.965  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.177  ; 9.177  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.869  ; 8.869  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.327  ; 8.327  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.051  ; 8.051  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.249  ; 8.249  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.327  ; 8.327  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.055  ; 8.055  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.132  ; 8.132  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.025  ; 8.025  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.128  ; 8.128  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.315  ; 8.315  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.272  ; 8.272  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.161  ; 8.161  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.309  ; 8.309  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.276  ; 8.276  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.349  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.331  ; 8.331  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.808  ; 8.808  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.577  ; 8.577  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.808  ; 8.808  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.534  ; 8.534  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.490  ; 8.490  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.563  ; 8.563  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.469  ; 8.469  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.568  ; 8.568  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.082  ; 9.082  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.958  ; 8.958  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.082  ; 9.082  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.968  ; 8.968  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.837  ; 8.837  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.956  ; 8.956  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.857  ; 8.857  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.974  ; 8.974  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.830  ; 8.830  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.818  ; 8.818  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.830  ; 8.830  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.570  ; 8.570  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.804  ; 8.804  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.497  ; 8.497  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.490  ; 8.490  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.698  ; 8.698  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.854  ; 8.854  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.726  ; 8.726  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.854  ; 8.854  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.695  ; 8.695  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.599  ; 8.599  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.697  ; 8.697  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.727  ; 8.727  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.852  ; 8.852  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.214  ; 9.214  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.719  ; 8.719  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.727  ; 8.727  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.860  ; 8.860  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.214  ; 9.214  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.703  ; 8.703  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.778  ; 8.778  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.585  ; 8.585  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.868  ; 8.868  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.824  ; 8.824  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.944  ; 8.944  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.970  ; 8.970  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.965  ; 8.965  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.177  ; 9.177  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.869  ; 8.869  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 4.689 ; 4.689 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 4.715 ; 4.715 ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 4.913 ; 4.913 ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 4.991 ; 4.991 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 4.719 ; 4.719 ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 4.796 ; 4.796 ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 4.689 ; 4.689 ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 4.792 ; 4.792 ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 5.187 ; 5.187 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 5.342 ; 5.342 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 5.292 ; 5.292 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 5.187 ; 5.187 ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 5.334 ; 5.334 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 5.299 ; 5.299 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 5.367 ; 5.367 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 5.356 ; 5.356 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 4.697 ; 4.697 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 4.796 ; 4.796 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 5.032 ; 5.032 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 4.790 ; 4.790 ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 4.746 ; 4.746 ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 4.786 ; 4.786 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 4.697 ; 4.697 ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 4.793 ; 4.793 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 5.142 ; 5.142 ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 5.272 ; 5.272 ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 5.396 ; 5.396 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 5.279 ; 5.279 ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 5.142 ; 5.142 ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 5.269 ; 5.269 ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 5.161 ; 5.161 ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 5.280 ; 5.280 ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 4.637 ; 4.637 ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 4.965 ; 4.965 ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 4.977 ; 4.977 ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 4.717 ; 4.717 ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 4.951 ; 4.951 ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 4.644 ; 4.644 ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 4.637 ; 4.637 ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 4.845 ; 4.845 ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 4.921 ; 4.921 ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 5.049 ; 5.049 ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 5.172 ; 5.172 ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 5.019 ; 5.019 ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 4.921 ; 4.921 ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 5.021 ; 5.021 ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 5.051 ; 5.051 ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 5.169 ; 5.169 ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 4.795 ; 4.795 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 4.924 ; 4.924 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 4.933 ; 4.933 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 5.066 ; 5.066 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 5.424 ; 5.424 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 4.909 ; 4.909 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 4.984 ; 4.984 ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 4.795 ; 4.795 ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 4.804 ; 4.804 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 4.839 ; 4.839 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 4.804 ; 4.804 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 4.920 ; 4.920 ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 4.941 ; 4.941 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 4.943 ; 4.943 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 5.148 ; 5.148 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 4.831 ; 4.831 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 6.702 ; 6.702 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 6.728 ; 6.728 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 6.932 ; 6.932 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 7.009 ; 7.009 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 6.732 ; 6.732 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 6.819 ; 6.819 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 6.702 ; 6.702 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 6.804 ; 6.804 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 7.764 ; 7.764 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 7.919 ; 7.919 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 7.869 ; 7.869 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 7.764 ; 7.764 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 7.911 ; 7.911 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 7.876 ; 7.876 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 7.944 ; 7.944 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 7.933 ; 7.933 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 7.058 ; 7.058 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 7.364 ; 7.364 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 7.600 ; 7.600 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 7.103 ; 7.103 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 7.058 ; 7.058 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 7.354 ; 7.354 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 7.265 ; 7.265 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 7.361 ; 7.361 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 7.213 ; 7.213 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 7.344 ; 7.344 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 7.467 ; 7.467 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 7.350 ; 7.350 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 7.213 ; 7.213 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 7.341 ; 7.341 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 7.232 ; 7.232 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 7.351 ; 7.351 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 6.667 ; 6.667 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 6.995 ; 6.995 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 7.009 ; 7.009 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 6.756 ; 6.756 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 6.990 ; 6.990 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 6.675 ; 6.675 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 6.667 ; 6.667 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 6.876 ; 6.876 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 7.053 ; 7.053 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 7.181 ; 7.181 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 7.304 ; 7.304 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 7.151 ; 7.151 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 7.053 ; 7.053 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 7.153 ; 7.153 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 7.183 ; 7.183 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 7.301 ; 7.301 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.520 ; 6.520 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.649 ; 6.649 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.658 ; 6.658 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.791 ; 6.791 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 7.149 ; 7.149 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 6.634 ; 6.634 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.709 ; 6.709 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.520 ; 6.520 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 6.737 ; 6.737 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 6.772 ; 6.772 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 6.737 ; 6.737 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 6.853 ; 6.853 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 6.874 ; 6.874 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 6.876 ; 6.876 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 7.081 ; 7.081 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 6.764 ; 6.764 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.104 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.385 ; 5.385 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.108 ; 5.108 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.195 ; 5.195 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.180 ; 5.180 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.773 ; 5.773 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.815 ; 5.815 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.848 ; 5.848 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.837 ; 5.837 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.257 ; 5.257 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.996 ; 4.996 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.247 ; 5.247 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.158 ; 5.158 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.254 ; 5.254 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.465 ; 5.465 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.589 ; 5.589 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.462 ; 5.462 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.363 ; 5.363 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.850 ; 5.850 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.864 ; 5.864 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.845 ; 5.845 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.530 ; 5.530 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.731 ; 5.731 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.954 ; 5.954 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.077 ; 6.077 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.924 ; 5.924 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.926 ; 5.926 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.956 ; 5.956 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.074 ; 6.074 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.620 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.753 ; 5.753 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.110 ; 6.110 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.595 ; 5.595 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.670 ; 5.670 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.509 ; 5.509 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.590 ; 5.590 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.613 ; 5.613 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.818 ; 5.818 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.501 ; 5.501 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.104 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.385 ; 5.385 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.108 ; 5.108 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.195 ; 5.195 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.180 ; 5.180 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.773 ; 5.773 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.815 ; 5.815 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.848 ; 5.848 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.837 ; 5.837 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.257 ; 5.257 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.996 ; 4.996 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.247 ; 5.247 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.158 ; 5.158 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.254 ; 5.254 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.465 ; 5.465 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.589 ; 5.589 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.462 ; 5.462 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.363 ; 5.363 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.850 ; 5.850 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.864 ; 5.864 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.845 ; 5.845 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.530 ; 5.530 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.731 ; 5.731 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.954 ; 5.954 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.077 ; 6.077 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.924 ; 5.924 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.926 ; 5.926 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.956 ; 5.956 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.074 ; 6.074 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.620 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.753 ; 5.753 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.110 ; 6.110 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.595 ; 5.595 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.670 ; 5.670 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.509 ; 5.509 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.590 ; 5.590 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.613 ; 5.613 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.818 ; 5.818 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.501 ; 5.501 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -11.434  ; -1.456 ; N/A      ; N/A     ; -1.423              ;
;  clk                                                                                                                  ; -11.434  ; 0.357  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -0.500   ; 0.228  ; N/A      ; N/A     ; -1.423              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.544   ; -1.456 ; N/A      ; N/A     ; -0.334              ;
; Design-wide TNS                                                                                                       ; -280.418 ; -1.456 ; 0.0      ; 0.0     ; -120.404            ;
;  clk                                                                                                                  ; -270.974 ; 0.000  ; N/A      ; N/A     ; -47.380             ;
;  clk_mem                                                                                                              ; -4.900   ; 0.000  ; N/A      ; N/A     ; -69.684             ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.544   ; -1.456 ; N/A      ; N/A     ; -3.340              ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 10.162 ; 10.162 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 9.504  ; 9.504  ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 9.963  ; 9.963  ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 10.162 ; 10.162 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 9.510  ; 9.510  ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 9.717  ; 9.717  ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 9.482  ; 9.482  ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 9.706  ; 9.706  ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 10.342 ; 10.342 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 10.314 ; 10.314 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 10.136 ; 10.136 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 9.912  ; 9.912  ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 10.196 ; 10.196 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 10.147 ; 10.147 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 10.342 ; 10.342 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 10.231 ; 10.231 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 10.647 ; 10.647 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 10.159 ; 10.159 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 10.647 ; 10.647 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 9.759  ; 9.759  ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 9.713  ; 9.713  ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 10.128 ; 10.128 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 9.944  ; 9.944  ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 10.162 ; 10.162 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 10.150 ; 10.150 ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 9.890  ; 9.890  ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 10.150 ; 10.150 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 9.897  ; 9.897  ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 9.659  ; 9.659  ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 9.886  ; 9.886  ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 9.668  ; 9.668  ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 9.913  ; 9.913  ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 9.778  ; 9.778  ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 9.773  ; 9.773  ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 9.762  ; 9.762  ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 9.269  ; 9.269  ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 9.778  ; 9.778  ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 9.071  ; 9.071  ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 9.053  ; 9.053  ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 9.524  ; 9.524  ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 10.196 ; 10.196 ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 9.931  ; 9.931  ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 10.196 ; 10.196 ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 9.901  ; 9.901  ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 9.682  ; 9.682  ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 9.905  ; 9.905  ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 9.935  ; 9.935  ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 10.194 ; 10.194 ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 11.184 ; 11.184 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 10.083 ; 10.083 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 10.064 ; 10.064 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 10.343 ; 10.343 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 11.184 ; 11.184 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 10.042 ; 10.042 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 10.224 ; 10.224 ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 9.798  ; 9.798  ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 10.913 ; 10.913 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 10.230 ; 10.230 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 10.173 ; 10.173 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 10.412 ; 10.412 ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 10.444 ; 10.444 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 10.435 ; 10.435 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 10.913 ; 10.913 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 10.214 ; 10.214 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 20.560 ; 20.560 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 19.902 ; 19.902 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 20.361 ; 20.361 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 20.560 ; 20.560 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 19.908 ; 19.908 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 20.115 ; 20.115 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 19.880 ; 19.880 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 20.104 ; 20.104 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 20.567 ; 20.567 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 20.531 ; 20.531 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 20.364 ; 20.364 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 20.129 ; 20.129 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 20.413 ; 20.413 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 20.364 ; 20.364 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 20.567 ; 20.567 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 20.448 ; 20.448 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 21.578 ; 21.578 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 21.086 ; 21.086 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 21.578 ; 21.578 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 20.979 ; 20.979 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 20.934 ; 20.934 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 21.061 ; 21.061 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 20.874 ; 20.874 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 21.089 ; 21.089 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 22.094 ; 22.094 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 21.834 ; 21.834 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 22.094 ; 22.094 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 21.841 ; 21.841 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 21.603 ; 21.603 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 21.830 ; 21.830 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 21.612 ; 21.612 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 21.857 ; 21.857 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 21.621 ; 21.621 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 21.621 ; 21.621 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 21.604 ; 21.604 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 21.106 ; 21.106 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 21.615 ; 21.615 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 20.899 ; 20.899 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 20.905 ; 20.905 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 21.367 ; 21.367 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 21.586 ; 21.586 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 21.321 ; 21.321 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 21.586 ; 21.586 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 21.291 ; 21.291 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 21.072 ; 21.072 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 21.295 ; 21.295 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 21.325 ; 21.325 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 21.584 ; 21.584 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 22.499 ; 22.499 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 21.398 ; 21.398 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 21.379 ; 21.379 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 21.658 ; 21.658 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 22.499 ; 22.499 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 21.357 ; 21.357 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 21.539 ; 21.539 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 21.113 ; 21.113 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 22.454 ; 22.454 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 21.771 ; 21.771 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 21.714 ; 21.714 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 21.953 ; 21.953 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 21.985 ; 21.985 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 21.976 ; 21.976 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 22.454 ; 22.454 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 21.755 ; 21.755 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.053 ; 16.053 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.512 ; 16.512 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.059 ; 16.059 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.266 ; 16.266 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.031 ; 16.031 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.255 ; 16.255 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.682 ; 16.682 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.280 ; 16.280 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.564 ; 16.564 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.599 ; 16.599 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.237 ; 17.237 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.130 ; 17.130 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.085 ; 17.085 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.212 ; 17.212 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.025 ; 17.025 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.240 ; 17.240 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.985 ; 17.985 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.992 ; 17.992 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.754 ; 17.754 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.981 ; 17.981 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.763 ; 17.763 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.008 ; 18.008 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.755 ; 17.755 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.257 ; 17.257 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.766 ; 17.766 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.050 ; 17.050 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.056 ; 17.056 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.518 ; 17.518 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.472 ; 17.472 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.442 ; 17.442 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.223 ; 17.223 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.446 ; 17.446 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.476 ; 17.476 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.735 ; 17.735 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.549 ; 17.549 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.530 ; 17.530 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.809 ; 17.809 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.508 ; 17.508 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.690 ; 17.690 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.264 ; 17.264 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.922 ; 17.922 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.865 ; 17.865 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.104 ; 18.104 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.136 ; 18.136 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.127 ; 18.127 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.906 ; 17.906 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.053 ; 16.053 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.512 ; 16.512 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.711 ; 16.711 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.059 ; 16.059 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.266 ; 16.266 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.031 ; 16.031 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.255 ; 16.255 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.682 ; 16.682 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.280 ; 16.280 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.564 ; 16.564 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.515 ; 16.515 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.718 ; 16.718 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 16.599 ; 16.599 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.237 ; 17.237 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.729 ; 17.729 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.130 ; 17.130 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.085 ; 17.085 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.212 ; 17.212 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.025 ; 17.025 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.240 ; 17.240 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.985 ; 17.985 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.245 ; 18.245 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.992 ; 17.992 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.754 ; 17.754 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.981 ; 17.981 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.763 ; 17.763 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.008 ; 18.008 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.772 ; 17.772 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.755 ; 17.755 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.257 ; 17.257 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.766 ; 17.766 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.050 ; 17.050 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.056 ; 17.056 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.518 ; 17.518 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.472 ; 17.472 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.737 ; 17.737 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.442 ; 17.442 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.223 ; 17.223 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.446 ; 17.446 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.476 ; 17.476 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.735 ; 17.735 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.549 ; 17.549 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.530 ; 17.530 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.809 ; 17.809 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.650 ; 18.650 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.508 ; 17.508 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.690 ; 17.690 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.264 ; 17.264 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.922 ; 17.922 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.865 ; 17.865 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.104 ; 18.104 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.136 ; 18.136 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.127 ; 18.127 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18.605 ; 18.605 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 17.906 ; 17.906 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk                                                                                                                  ; 4.689 ; 4.689 ; Rise       ; clk                                                                                                                  ;
;  display0[0] ; clk                                                                                                                  ; 4.715 ; 4.715 ; Rise       ; clk                                                                                                                  ;
;  display0[1] ; clk                                                                                                                  ; 4.913 ; 4.913 ; Rise       ; clk                                                                                                                  ;
;  display0[2] ; clk                                                                                                                  ; 4.991 ; 4.991 ; Rise       ; clk                                                                                                                  ;
;  display0[3] ; clk                                                                                                                  ; 4.719 ; 4.719 ; Rise       ; clk                                                                                                                  ;
;  display0[4] ; clk                                                                                                                  ; 4.796 ; 4.796 ; Rise       ; clk                                                                                                                  ;
;  display0[5] ; clk                                                                                                                  ; 4.689 ; 4.689 ; Rise       ; clk                                                                                                                  ;
;  display0[6] ; clk                                                                                                                  ; 4.792 ; 4.792 ; Rise       ; clk                                                                                                                  ;
; display1[*]  ; clk                                                                                                                  ; 5.187 ; 5.187 ; Rise       ; clk                                                                                                                  ;
;  display1[0] ; clk                                                                                                                  ; 5.342 ; 5.342 ; Rise       ; clk                                                                                                                  ;
;  display1[1] ; clk                                                                                                                  ; 5.292 ; 5.292 ; Rise       ; clk                                                                                                                  ;
;  display1[2] ; clk                                                                                                                  ; 5.187 ; 5.187 ; Rise       ; clk                                                                                                                  ;
;  display1[3] ; clk                                                                                                                  ; 5.334 ; 5.334 ; Rise       ; clk                                                                                                                  ;
;  display1[4] ; clk                                                                                                                  ; 5.299 ; 5.299 ; Rise       ; clk                                                                                                                  ;
;  display1[5] ; clk                                                                                                                  ; 5.367 ; 5.367 ; Rise       ; clk                                                                                                                  ;
;  display1[6] ; clk                                                                                                                  ; 5.356 ; 5.356 ; Rise       ; clk                                                                                                                  ;
; display2[*]  ; clk                                                                                                                  ; 4.697 ; 4.697 ; Rise       ; clk                                                                                                                  ;
;  display2[0] ; clk                                                                                                                  ; 4.796 ; 4.796 ; Rise       ; clk                                                                                                                  ;
;  display2[1] ; clk                                                                                                                  ; 5.032 ; 5.032 ; Rise       ; clk                                                                                                                  ;
;  display2[2] ; clk                                                                                                                  ; 4.790 ; 4.790 ; Rise       ; clk                                                                                                                  ;
;  display2[3] ; clk                                                                                                                  ; 4.746 ; 4.746 ; Rise       ; clk                                                                                                                  ;
;  display2[4] ; clk                                                                                                                  ; 4.786 ; 4.786 ; Rise       ; clk                                                                                                                  ;
;  display2[5] ; clk                                                                                                                  ; 4.697 ; 4.697 ; Rise       ; clk                                                                                                                  ;
;  display2[6] ; clk                                                                                                                  ; 4.793 ; 4.793 ; Rise       ; clk                                                                                                                  ;
; display3[*]  ; clk                                                                                                                  ; 5.142 ; 5.142 ; Rise       ; clk                                                                                                                  ;
;  display3[0] ; clk                                                                                                                  ; 5.272 ; 5.272 ; Rise       ; clk                                                                                                                  ;
;  display3[1] ; clk                                                                                                                  ; 5.396 ; 5.396 ; Rise       ; clk                                                                                                                  ;
;  display3[2] ; clk                                                                                                                  ; 5.279 ; 5.279 ; Rise       ; clk                                                                                                                  ;
;  display3[3] ; clk                                                                                                                  ; 5.142 ; 5.142 ; Rise       ; clk                                                                                                                  ;
;  display3[4] ; clk                                                                                                                  ; 5.269 ; 5.269 ; Rise       ; clk                                                                                                                  ;
;  display3[5] ; clk                                                                                                                  ; 5.161 ; 5.161 ; Rise       ; clk                                                                                                                  ;
;  display3[6] ; clk                                                                                                                  ; 5.280 ; 5.280 ; Rise       ; clk                                                                                                                  ;
; display4[*]  ; clk                                                                                                                  ; 4.637 ; 4.637 ; Rise       ; clk                                                                                                                  ;
;  display4[0] ; clk                                                                                                                  ; 4.965 ; 4.965 ; Rise       ; clk                                                                                                                  ;
;  display4[1] ; clk                                                                                                                  ; 4.977 ; 4.977 ; Rise       ; clk                                                                                                                  ;
;  display4[2] ; clk                                                                                                                  ; 4.717 ; 4.717 ; Rise       ; clk                                                                                                                  ;
;  display4[3] ; clk                                                                                                                  ; 4.951 ; 4.951 ; Rise       ; clk                                                                                                                  ;
;  display4[4] ; clk                                                                                                                  ; 4.644 ; 4.644 ; Rise       ; clk                                                                                                                  ;
;  display4[5] ; clk                                                                                                                  ; 4.637 ; 4.637 ; Rise       ; clk                                                                                                                  ;
;  display4[6] ; clk                                                                                                                  ; 4.845 ; 4.845 ; Rise       ; clk                                                                                                                  ;
; display5[*]  ; clk                                                                                                                  ; 4.921 ; 4.921 ; Rise       ; clk                                                                                                                  ;
;  display5[0] ; clk                                                                                                                  ; 5.049 ; 5.049 ; Rise       ; clk                                                                                                                  ;
;  display5[1] ; clk                                                                                                                  ; 5.172 ; 5.172 ; Rise       ; clk                                                                                                                  ;
;  display5[2] ; clk                                                                                                                  ; 5.019 ; 5.019 ; Rise       ; clk                                                                                                                  ;
;  display5[3] ; clk                                                                                                                  ; 4.921 ; 4.921 ; Rise       ; clk                                                                                                                  ;
;  display5[4] ; clk                                                                                                                  ; 5.021 ; 5.021 ; Rise       ; clk                                                                                                                  ;
;  display5[5] ; clk                                                                                                                  ; 5.051 ; 5.051 ; Rise       ; clk                                                                                                                  ;
;  display5[6] ; clk                                                                                                                  ; 5.169 ; 5.169 ; Rise       ; clk                                                                                                                  ;
; display6[*]  ; clk                                                                                                                  ; 4.795 ; 4.795 ; Rise       ; clk                                                                                                                  ;
;  display6[0] ; clk                                                                                                                  ; 4.924 ; 4.924 ; Rise       ; clk                                                                                                                  ;
;  display6[1] ; clk                                                                                                                  ; 4.933 ; 4.933 ; Rise       ; clk                                                                                                                  ;
;  display6[2] ; clk                                                                                                                  ; 5.066 ; 5.066 ; Rise       ; clk                                                                                                                  ;
;  display6[3] ; clk                                                                                                                  ; 5.424 ; 5.424 ; Rise       ; clk                                                                                                                  ;
;  display6[4] ; clk                                                                                                                  ; 4.909 ; 4.909 ; Rise       ; clk                                                                                                                  ;
;  display6[5] ; clk                                                                                                                  ; 4.984 ; 4.984 ; Rise       ; clk                                                                                                                  ;
;  display6[6] ; clk                                                                                                                  ; 4.795 ; 4.795 ; Rise       ; clk                                                                                                                  ;
; display7[*]  ; clk                                                                                                                  ; 4.804 ; 4.804 ; Rise       ; clk                                                                                                                  ;
;  display7[0] ; clk                                                                                                                  ; 4.839 ; 4.839 ; Rise       ; clk                                                                                                                  ;
;  display7[1] ; clk                                                                                                                  ; 4.804 ; 4.804 ; Rise       ; clk                                                                                                                  ;
;  display7[2] ; clk                                                                                                                  ; 4.920 ; 4.920 ; Rise       ; clk                                                                                                                  ;
;  display7[3] ; clk                                                                                                                  ; 4.941 ; 4.941 ; Rise       ; clk                                                                                                                  ;
;  display7[4] ; clk                                                                                                                  ; 4.943 ; 4.943 ; Rise       ; clk                                                                                                                  ;
;  display7[5] ; clk                                                                                                                  ; 5.148 ; 5.148 ; Rise       ; clk                                                                                                                  ;
;  display7[6] ; clk                                                                                                                  ; 4.831 ; 4.831 ; Rise       ; clk                                                                                                                  ;
; display0[*]  ; clk_mem                                                                                                              ; 6.702 ; 6.702 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 6.728 ; 6.728 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 6.932 ; 6.932 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 7.009 ; 7.009 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 6.732 ; 6.732 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 6.819 ; 6.819 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 6.702 ; 6.702 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 6.804 ; 6.804 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 7.764 ; 7.764 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 7.919 ; 7.919 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 7.869 ; 7.869 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 7.764 ; 7.764 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 7.911 ; 7.911 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 7.876 ; 7.876 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 7.944 ; 7.944 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 7.933 ; 7.933 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 7.058 ; 7.058 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 7.364 ; 7.364 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 7.600 ; 7.600 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 7.103 ; 7.103 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 7.058 ; 7.058 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 7.354 ; 7.354 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 7.265 ; 7.265 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 7.361 ; 7.361 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 7.213 ; 7.213 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 7.344 ; 7.344 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 7.467 ; 7.467 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 7.350 ; 7.350 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 7.213 ; 7.213 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 7.341 ; 7.341 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 7.232 ; 7.232 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 7.351 ; 7.351 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 6.667 ; 6.667 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 6.995 ; 6.995 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 7.009 ; 7.009 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 6.756 ; 6.756 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 6.990 ; 6.990 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 6.675 ; 6.675 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 6.667 ; 6.667 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 6.876 ; 6.876 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 7.053 ; 7.053 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 7.181 ; 7.181 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 7.304 ; 7.304 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 7.151 ; 7.151 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 7.053 ; 7.053 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 7.153 ; 7.153 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 7.183 ; 7.183 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 7.301 ; 7.301 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.520 ; 6.520 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.649 ; 6.649 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.658 ; 6.658 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.791 ; 6.791 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 7.149 ; 7.149 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 6.634 ; 6.634 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.709 ; 6.709 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.520 ; 6.520 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 6.737 ; 6.737 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 6.772 ; 6.772 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 6.737 ; 6.737 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 6.853 ; 6.853 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 6.874 ; 6.874 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 6.876 ; 6.876 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 7.081 ; 7.081 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 6.764 ; 6.764 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.104 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.385 ; 5.385 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.108 ; 5.108 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.195 ; 5.195 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.180 ; 5.180 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.773 ; 5.773 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.815 ; 5.815 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.848 ; 5.848 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.837 ; 5.837 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.257 ; 5.257 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.996 ; 4.996 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.247 ; 5.247 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.158 ; 5.158 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.254 ; 5.254 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.465 ; 5.465 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.589 ; 5.589 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.462 ; 5.462 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.363 ; 5.363 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.850 ; 5.850 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.864 ; 5.864 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.845 ; 5.845 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.530 ; 5.530 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.731 ; 5.731 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.954 ; 5.954 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.077 ; 6.077 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.924 ; 5.924 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.926 ; 5.926 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.956 ; 5.956 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.074 ; 6.074 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.620 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.753 ; 5.753 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.110 ; 6.110 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.595 ; 5.595 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.670 ; 5.670 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.509 ; 5.509 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.590 ; 5.590 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.613 ; 5.613 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.818 ; 5.818 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.501 ; 5.501 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.104 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.308 ; 5.308 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.385 ; 5.385 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.108 ; 5.108 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.195 ; 5.195 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.078 ; 5.078 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.180 ; 5.180 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.823 ; 5.823 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.773 ; 5.773 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.668 ; 5.668 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.815 ; 5.815 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780 ; 5.780 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.848 ; 5.848 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.837 ; 5.837 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display2[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.257 ; 5.257 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.493 ; 5.493 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.996 ; 4.996 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.247 ; 5.247 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.158 ; 5.158 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display2[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.254 ; 5.254 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display3[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.465 ; 5.465 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.589 ; 5.589 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.344 ; 5.344 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.462 ; 5.462 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.363 ; 5.363 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display3[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display4[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.850 ; 5.850 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.864 ; 5.864 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.845 ; 5.845 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.530 ; 5.530 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.522 ; 5.522 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display4[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.731 ; 5.731 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display5[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.954 ; 5.954 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.077 ; 6.077 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.924 ; 5.924 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.826 ; 5.826 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.926 ; 5.926 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.956 ; 5.956 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display5[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.074 ; 6.074 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display6[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.620 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.753 ; 5.753 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.110 ; 6.110 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.595 ; 5.595 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.670 ; 5.670 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display6[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.481 ; 5.481 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.509 ; 5.509 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.474 ; 5.474 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.590 ; 5.590 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.611 ; 5.611 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.613 ; 5.613 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.818 ; 5.818 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.501 ; 5.501 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 54       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 130200   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 5743     ; 5743     ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 24       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 208      ; 0        ; 208      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 26       ; 26       ; 26       ; 26       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 54       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 130200   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 5743     ; 5743     ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 24       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 208      ; 0        ; 208      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 26       ; 26       ; 26       ; 26       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 1414  ; 1414 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 05 17:12:35 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.434      -270.974 clk 
    Info (332119):    -4.544        -4.544 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500        -4.900 clk_mem 
Info (332146): Worst-case hold slack is -1.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.456        -1.456 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.228         0.000 clk_mem 
    Info (332119):     0.794         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -69.684 clk_mem 
    Info (332119):    -1.380       -47.380 clk 
    Info (332119):    -0.334        -3.340 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.086      -117.990 clk 
    Info (332119):    -2.050        -2.050 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.322         0.000 clk_mem 
Info (332146): Worst-case hold slack is -0.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.596        -0.596 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.251         0.000 clk_mem 
    Info (332119):     0.357         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -69.684 clk_mem 
    Info (332119):    -1.380       -47.380 clk 
    Info (332119):     0.148         0.000 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 314 megabytes
    Info: Processing ended: Sun Feb 05 17:12:36 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


