-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFDuplicate_rows_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    grady_mat_data5_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    grady_mat_data5_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    grady_mat_data5_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    grady_mat_data5_empty_n : IN STD_LOGIC;
    grady_mat_data5_read : OUT STD_LOGIC;
    gradx_mat_data2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    gradx_mat_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx_mat_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx_mat_data2_empty_n : IN STD_LOGIC;
    gradx_mat_data2_read : OUT STD_LOGIC;
    gradx1_mat_data3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    gradx1_mat_data3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx1_mat_data3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx1_mat_data3_full_n : IN STD_LOGIC;
    gradx1_mat_data3_write : OUT STD_LOGIC;
    gradx2_mat_data4_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    gradx2_mat_data4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx2_mat_data4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    gradx2_mat_data4_full_n : IN STD_LOGIC;
    gradx2_mat_data4_write : OUT STD_LOGIC;
    grady1_mat_data6_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    grady1_mat_data6_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    grady1_mat_data6_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    grady1_mat_data6_full_n : IN STD_LOGIC;
    grady1_mat_data6_write : OUT STD_LOGIC;
    grady2_mat_data7_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    grady2_mat_data7_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    grady2_mat_data7_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    grady2_mat_data7_full_n : IN STD_LOGIC;
    grady2_mat_data7_write : OUT STD_LOGIC;
    img_width_load : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of canny_accel_xFDuplicate_rows_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln75_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal grady_mat_data5_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gradx_mat_data2_blk_n : STD_LOGIC;
    signal gradx1_mat_data3_blk_n : STD_LOGIC;
    signal gradx2_mat_data4_blk_n : STD_LOGIC;
    signal grady1_mat_data6_blk_n : STD_LOGIC;
    signal grady2_mat_data7_blk_n : STD_LOGIC;
    signal col_V_fu_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1027_fu_114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_sig_allocacmp_col_V_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component canny_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    col_V_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln75_fu_108_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_V_fu_46 <= add_ln1027_fu_114_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_46 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1027_fu_114_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_load) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, grady_mat_data5_empty_n, gradx_mat_data2_empty_n, gradx1_mat_data3_full_n, gradx2_mat_data4_full_n, grady1_mat_data6_full_n, grady2_mat_data7_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((grady2_mat_data7_full_n = ap_const_logic_0) or (grady1_mat_data6_full_n = ap_const_logic_0) or (gradx2_mat_data4_full_n = ap_const_logic_0) or (gradx1_mat_data3_full_n = ap_const_logic_0) or (gradx_mat_data2_empty_n = ap_const_logic_0) or (grady_mat_data5_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, grady_mat_data5_empty_n, gradx_mat_data2_empty_n, gradx1_mat_data3_full_n, gradx2_mat_data4_full_n, grady1_mat_data6_full_n, grady2_mat_data7_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((grady2_mat_data7_full_n = ap_const_logic_0) or (grady1_mat_data6_full_n = ap_const_logic_0) or (gradx2_mat_data4_full_n = ap_const_logic_0) or (gradx1_mat_data3_full_n = ap_const_logic_0) or (gradx_mat_data2_empty_n = ap_const_logic_0) or (grady_mat_data5_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, grady_mat_data5_empty_n, gradx_mat_data2_empty_n, gradx1_mat_data3_full_n, gradx2_mat_data4_full_n, grady1_mat_data6_full_n, grady2_mat_data7_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((grady2_mat_data7_full_n = ap_const_logic_0) or (grady1_mat_data6_full_n = ap_const_logic_0) or (gradx2_mat_data4_full_n = ap_const_logic_0) or (gradx1_mat_data3_full_n = ap_const_logic_0) or (gradx_mat_data2_empty_n = ap_const_logic_0) or (grady_mat_data5_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(grady_mat_data5_empty_n, gradx_mat_data2_empty_n, gradx1_mat_data3_full_n, gradx2_mat_data4_full_n, grady1_mat_data6_full_n, grady2_mat_data7_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((grady2_mat_data7_full_n = ap_const_logic_0) or (grady1_mat_data6_full_n = ap_const_logic_0) or (gradx2_mat_data4_full_n = ap_const_logic_0) or (gradx1_mat_data3_full_n = ap_const_logic_0) or (gradx_mat_data2_empty_n = ap_const_logic_0) or (grady_mat_data5_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln75_fu_108_p2)
    begin
        if (((icmp_ln75_fu_108_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (grady_mat_data5_blk_n and grady2_mat_data7_blk_n and grady1_mat_data6_blk_n and gradx_mat_data2_blk_n and gradx2_mat_data4_blk_n and gradx1_mat_data3_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);
    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_46, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_col_V_load <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_col_V_load <= col_V_fu_46;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    gradx1_mat_data3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, gradx1_mat_data3_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gradx1_mat_data3_blk_n <= gradx1_mat_data3_full_n;
        else 
            gradx1_mat_data3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    gradx1_mat_data3_din <= gradx_mat_data2_dout;

    gradx1_mat_data3_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gradx1_mat_data3_write <= ap_const_logic_1;
        else 
            gradx1_mat_data3_write <= ap_const_logic_0;
        end if; 
    end process;


    gradx2_mat_data4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, gradx2_mat_data4_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gradx2_mat_data4_blk_n <= gradx2_mat_data4_full_n;
        else 
            gradx2_mat_data4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    gradx2_mat_data4_din <= gradx_mat_data2_dout;

    gradx2_mat_data4_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gradx2_mat_data4_write <= ap_const_logic_1;
        else 
            gradx2_mat_data4_write <= ap_const_logic_0;
        end if; 
    end process;


    gradx_mat_data2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, gradx_mat_data2_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gradx_mat_data2_blk_n <= gradx_mat_data2_empty_n;
        else 
            gradx_mat_data2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gradx_mat_data2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gradx_mat_data2_read <= ap_const_logic_1;
        else 
            gradx_mat_data2_read <= ap_const_logic_0;
        end if; 
    end process;


    grady1_mat_data6_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, grady1_mat_data6_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grady1_mat_data6_blk_n <= grady1_mat_data6_full_n;
        else 
            grady1_mat_data6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grady1_mat_data6_din <= grady_mat_data5_dout;

    grady1_mat_data6_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grady1_mat_data6_write <= ap_const_logic_1;
        else 
            grady1_mat_data6_write <= ap_const_logic_0;
        end if; 
    end process;


    grady2_mat_data7_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, grady2_mat_data7_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grady2_mat_data7_blk_n <= grady2_mat_data7_full_n;
        else 
            grady2_mat_data7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    grady2_mat_data7_din <= grady_mat_data5_dout;

    grady2_mat_data7_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grady2_mat_data7_write <= ap_const_logic_1;
        else 
            grady2_mat_data7_write <= ap_const_logic_0;
        end if; 
    end process;


    grady_mat_data5_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, grady_mat_data5_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grady_mat_data5_blk_n <= grady_mat_data5_empty_n;
        else 
            grady_mat_data5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    grady_mat_data5_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grady_mat_data5_read <= ap_const_logic_1;
        else 
            grady_mat_data5_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln75_fu_108_p2 <= "1" when (ap_sig_allocacmp_col_V_load = img_width_load) else "0";
end behav;
