Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:49:00 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mcml
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_calc/mover/uz_mover_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.641%)  route 0.097ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.680     1.935    u_calc/mover/clk_IBUF_BUFG
    SLICE_X83Y94                                                      r  u_calc/mover/uz_mover_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.100     2.035 r  u_calc/mover/uz_mover_reg[5]/Q
                         net (fo=2, routed)           0.097     2.133    u_calc/boundaryChecker/Q[5]
    SLICE_X86Y94         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.923     2.419    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X86Y94                                                      r  u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism             -0.448     1.970    
    SLICE_X86Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.072    u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/x2_P_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/absorb/r2_P_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.177ns (44.542%)  route 0.220ns (55.458%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.599     1.854    u_calc/dropSpin/absorb/clk_IBUF_BUFG
    SLICE_X75Y100                                                     r  u_calc/dropSpin/absorb/x2_P_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.100     1.954 r  u_calc/dropSpin/absorb/x2_P_reg[11]/Q
                         net (fo=3, routed)           0.220     2.175    u_calc/dropSpin/absorb/n_0_x2_P_reg[11]
    SLICE_X73Y96                                                      r  u_calc/dropSpin/absorb/r2_P[31]_i_8/I1
    SLICE_X73Y96         LUT6 (Prop_lut6_I1_O)        0.028     2.203 r  u_calc/dropSpin/absorb/r2_P[31]_i_8/O
                         net (fo=1, routed)           0.000     2.203    u_calc/dropSpin/absorb/n_0_r2_P[31]_i_8
    SLICE_X73Y96                                                      r  u_calc/dropSpin/absorb/r2_P_reg[31]_i_1/S[1]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.252 r  u_calc/dropSpin/absorb/r2_P_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.252    u_calc/dropSpin/absorb/n_6_r2_P_reg[31]_i_1
    SLICE_X73Y96         FDRE                                         r  u_calc/dropSpin/absorb/r2_P_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.891     2.387    u_calc/dropSpin/absorb/clk_IBUF_BUFG
    SLICE_X73Y96                                                      r  u_calc/dropSpin/absorb/r2_P_reg[29]/C
                         clock pessimism             -0.268     2.118    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.071     2.189    u_calc/dropSpin/absorb/r2_P_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_calc/mover/uz_mover_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__27_reg[11]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.657%)  route 0.101ns (50.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.681     1.936    u_calc/mover/clk_IBUF_BUFG
    SLICE_X85Y98                                                      r  u_calc/mover/uz_mover_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.100     2.036 r  u_calc/mover/uz_mover_reg[11]/Q
                         net (fo=2, routed)           0.101     2.138    u_calc/boundaryChecker/Q[11]
    SLICE_X86Y99         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__27_reg[11]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.924     2.420    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X86Y99                                                      r  u_calc/boundaryChecker/r_uz__27_reg[11]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism             -0.448     1.971    
    SLICE_X86Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.073    u_calc/boundaryChecker/r_uz__27_reg[11]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_calc/mover/uz_mover_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__27_reg[0]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.114%)  route 0.104ns (50.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.680     1.935    u_calc/mover/clk_IBUF_BUFG
    SLICE_X84Y95                                                      r  u_calc/mover/uz_mover_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.100     2.035 r  u_calc/mover/uz_mover_reg[0]/Q
                         net (fo=2, routed)           0.104     2.139    u_calc/boundaryChecker/Q[0]
    SLICE_X86Y96         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__27_reg[0]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.923     2.419    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X86Y96                                                      r  u_calc/boundaryChecker/r_uz__27_reg[0]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism             -0.448     1.970    
    SLICE_X86Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.072    u_calc/boundaryChecker/r_uz__27_reg[0]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_calc/boundaryChecker/r_uz__29_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__57_reg[15]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.352%)  route 0.103ns (50.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.678     1.933    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X84Y88                                                      r  u_calc/boundaryChecker/r_uz__29_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_fdre_C_Q)         0.100     2.033 r  u_calc/boundaryChecker/r_uz__29_reg[15]/Q
                         net (fo=2, routed)           0.103     2.136    u_calc/boundaryChecker/r_uz__29[15]
    SLICE_X86Y89         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__57_reg[15]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.921     2.417    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X86Y89                                                      r  u_calc/boundaryChecker/r_uz__57_reg[15]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism             -0.448     1.968    
    SLICE_X86Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.067    u_calc/boundaryChecker/r_uz__57_reg[15]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/Roulette/ux_Roulette_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.486%)  route 0.196ns (60.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.637     1.892    u_calc/dropSpin/scattererReflector/reflector_0/clk_IBUF_BUFG
    SLICE_X57Y85                                                      r  u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.100     1.992 r  u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector_reg[8]/Q
                         net (fo=1, routed)           0.196     2.188    u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector[8]
    SLICE_X61Y85                                                      r  u_calc/dropSpin/scattererReflector/reflector_0/ux_Roulette[8]_i_1/I0
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.028     2.216 r  u_calc/dropSpin/scattererReflector/reflector_0/ux_Roulette[8]_i_1/O
                         net (fo=1, routed)           0.000     2.216    u_calc/Roulette/I168[8]
    SLICE_X61Y85         FDRE                                         r  u_calc/Roulette/ux_Roulette_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.879     2.375    u_calc/Roulette/clk_IBUF_BUFG
    SLICE_X61Y85                                                      r  u_calc/Roulette/ux_Roulette_reg[8]/C
                         clock pessimism             -0.288     2.086    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.061     2.147    u_calc/Roulette/ux_Roulette_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/Roulette/ux_Roulette_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.894%)  route 0.201ns (61.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.639     1.894    u_calc/dropSpin/scattererReflector/reflector_0/clk_IBUF_BUFG
    SLICE_X55Y87                                                      r  u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector_reg[20]/Q
                         net (fo=1, routed)           0.201     2.195    u_calc/dropSpin/scattererReflector/reflector_0/ux_reflector[20]
    SLICE_X59Y87                                                      r  u_calc/dropSpin/scattererReflector/reflector_0/ux_Roulette[20]_i_1/I0
    SLICE_X59Y87         LUT3 (Prop_lut3_I0_O)        0.028     2.223 r  u_calc/dropSpin/scattererReflector/reflector_0/ux_Roulette[20]_i_1/O
                         net (fo=1, routed)           0.000     2.223    u_calc/Roulette/I168[20]
    SLICE_X59Y87         FDRE                                         r  u_calc/Roulette/ux_Roulette_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.880     2.376    u_calc/Roulette/clk_IBUF_BUFG
    SLICE_X59Y87                                                      r  u_calc/Roulette/ux_Roulette_reg[20]/C
                         clock pessimism             -0.288     2.087    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.061     2.148    u_calc/Roulette/ux_Roulette_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon37/o_y_reg[16]_u_calc_dropSpin_photon5_o_sleftz_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/Roulette/y_Roulette_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.171ns (42.479%)  route 0.232ns (57.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.598     1.853    u_calc/dropSpin/photon37/clk_IBUF_BUFG
    SLICE_X68Y101                                                     r  u_calc/dropSpin/photon37/o_y_reg[16]_u_calc_dropSpin_photon5_o_sleftz_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.107     1.960 r  u_calc/dropSpin/photon37/o_y_reg[16]_u_calc_dropSpin_photon5_o_sleftz_reg_r/Q
                         net (fo=1, routed)           0.232     2.192    u_calc/dropSpin/photon37/n_0_o_y_reg[16]_u_calc_dropSpin_photon5_o_sleftz_reg_r
    SLICE_X71Y94                                                      r  u_calc/dropSpin/photon37/o_y_reg_gate__14/I0
    SLICE_X71Y94         LUT2 (Prop_lut2_I0_O)        0.064     2.256 r  u_calc/dropSpin/photon37/o_y_reg_gate__14/O
                         net (fo=1, routed)           0.000     2.256    u_calc/Roulette/I48
    SLICE_X71Y94         FDRE                                         r  u_calc/Roulette/y_Roulette_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.891     2.387    u_calc/Roulette/clk_IBUF_BUFG
    SLICE_X71Y94                                                      r  u_calc/Roulette/y_Roulette_reg[16]/C
                         clock pessimism             -0.268     2.118    
    SLICE_X71Y94         FDRE (Hold_fdre_C_D)         0.061     2.179    u_calc/Roulette/y_Roulette_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 r_const__93_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            r_const__87_reg[1]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.216%)  route 0.092ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.692     1.947    clk_IBUF_BUFG
    SLICE_X53Y39                                                      r  r_const__93_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.100     2.047 r  r_const__93_reg[1]/Q
                         net (fo=2, routed)           0.092     2.139    r_const__93[1]
    SLICE_X54Y40         SRL16E                                       r  r_const__87_reg[1]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.954     2.450    clk_IBUF_BUFG
    SLICE_X54Y40                                                      r  r_const__87_reg[1]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.487     1.962    
    SLICE_X54Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.060    r_const__87_reg[1]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon4/o_x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/absorb/photon15/o_x_reg[14]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.375%)  route 0.103ns (50.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.695     1.950    u_calc/dropSpin/absorb/photon4/clk_IBUF_BUFG
    SLICE_X69Y32                                                      r  u_calc/dropSpin/absorb/photon4/o_x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y32         FDRE (Prop_fdre_C_Q)         0.100     2.050 r  u_calc/dropSpin/absorb/photon4/o_x_reg[14]/Q
                         net (fo=2, routed)           0.103     2.153    u_calc/dropSpin/absorb/photon15/Q[14]
    SLICE_X66Y31         SRL16E                                       r  u_calc/dropSpin/absorb/photon15/o_x_reg[14]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.952     2.448    u_calc/dropSpin/absorb/photon15/clk_IBUF_BUFG
    SLICE_X66Y31                                                      r  u_calc/dropSpin/absorb/photon15/o_x_reg[14]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/CLK
                         clock pessimism             -0.468     1.979    
    SLICE_X66Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.073    u_calc/dropSpin/absorb/photon15/o_x_reg[14]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             3.524ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.118ns (3.352%)  route 3.402ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.402     5.488    u_calc/rand_u1/reset_calculator
    SLICE_X81Y126        FDCE                                         f  u_calc/rand_u1/r_s1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.805     2.301    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y126                                                     r  u_calc/rand_u1/r_s1_reg[18]/C
                         clock pessimism             -0.268     2.032    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.069     1.963    u_calc/rand_u1/r_s1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s2_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.118ns (3.352%)  route 3.402ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.402     5.488    u_calc/rand_u1/reset_calculator
    SLICE_X81Y126        FDCE                                         f  u_calc/rand_u1/r_s2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.805     2.301    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y126                                                     r  u_calc/rand_u1/r_s2_reg[11]/C
                         clock pessimism             -0.268     2.032    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.069     1.963    u_calc/rand_u1/r_s2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s3_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.118ns (3.352%)  route 3.402ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.402     5.488    u_calc/rand_u1/reset_calculator
    SLICE_X81Y126        FDCE                                         f  u_calc/rand_u1/r_s3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.805     2.301    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y126                                                     r  u_calc/rand_u1/r_s3_reg[13]/C
                         clock pessimism             -0.268     2.032    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.069     1.963    u_calc/rand_u1/r_s3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s3_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.118ns (3.352%)  route 3.402ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.402     5.488    u_calc/rand_u1/reset_calculator
    SLICE_X81Y126        FDCE                                         f  u_calc/rand_u1/r_s3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.805     2.301    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y126                                                     r  u_calc/rand_u1/r_s3_reg[2]/C
                         clock pessimism             -0.268     2.032    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.069     1.963    u_calc/rand_u1/r_s3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.118ns (3.311%)  route 3.446ns (96.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.446     5.532    u_calc/rand_u1/reset_calculator
    SLICE_X81Y127        FDCE                                         f  u_calc/rand_u1/r_s1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.807     2.303    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y127                                                     r  u_calc/rand_u1/r_s1_reg[14]/C
                         clock pessimism             -0.268     2.034    
    SLICE_X81Y127        FDCE (Remov_fdce_C_CLR)     -0.069     1.965    u_calc/rand_u1/r_s1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.118ns (3.311%)  route 3.446ns (96.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.446     5.532    u_calc/rand_u1/reset_calculator
    SLICE_X81Y127        FDCE                                         f  u_calc/rand_u1/r_s1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.807     2.303    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y127                                                     r  u_calc/rand_u1/r_s1_reg[19]/C
                         clock pessimism             -0.268     2.034    
    SLICE_X81Y127        FDCE (Remov_fdce_C_CLR)     -0.069     1.965    u_calc/rand_u1/r_s1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.118ns (3.311%)  route 3.446ns (96.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.446     5.532    u_calc/rand_u1/reset_calculator
    SLICE_X81Y127        FDCE                                         f  u_calc/rand_u1/r_s1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.807     2.303    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y127                                                     r  u_calc/rand_u1/r_s1_reg[1]/C
                         clock pessimism             -0.268     2.034    
    SLICE_X81Y127        FDCE (Remov_fdce_C_CLR)     -0.069     1.965    u_calc/rand_u1/r_s1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.118ns (3.311%)  route 3.446ns (96.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.446     5.532    u_calc/rand_u1/reset_calculator
    SLICE_X81Y127        FDCE                                         f  u_calc/rand_u1/r_s1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.807     2.303    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y127                                                     r  u_calc/rand_u1/r_s1_reg[7]/C
                         clock pessimism             -0.268     2.034    
    SLICE_X81Y127        FDCE (Remov_fdce_C_CLR)     -0.069     1.965    u_calc/rand_u1/r_s1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s3_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.118ns (3.311%)  route 3.446ns (96.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.446     5.532    u_calc/rand_u1/reset_calculator
    SLICE_X81Y127        FDCE                                         f  u_calc/rand_u1/r_s3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.807     2.303    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y127                                                     r  u_calc/rand_u1/r_s3_reg[12]/C
                         clock pessimism             -0.268     2.034    
    SLICE_X81Y127        FDCE (Remov_fdce_C_CLR)     -0.069     1.965    u_calc/rand_u1/r_s3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s3_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.118ns (3.311%)  route 3.446ns (96.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.446     5.532    u_calc/rand_u1/reset_calculator
    SLICE_X81Y127        FDCE                                         f  u_calc/rand_u1/r_s3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.807     2.303    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y127                                                     r  u_calc/rand_u1/r_s3_reg[21]/C
                         clock pessimism             -0.268     2.034    
    SLICE_X81Y127        FDCE (Remov_fdce_C_CLR)     -0.069     1.965    u_calc/rand_u1/r_s3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  3.566    




