Warning (10268): Verilog HDL information at random_input.v(10): always construct contains both blocking and non-blocking assignments File: D:/Study Materials/ThietkeVerilog/Project/random_input.v Line: 10
Warning (10268): Verilog HDL information at manual_input.v(12): always construct contains both blocking and non-blocking assignments File: D:/Study Materials/ThietkeVerilog/Project/manual_input.v Line: 12
Warning (10268): Verilog HDL information at CNTtoLEDR.v(9): always construct contains both blocking and non-blocking assignments File: D:/Study Materials/ThietkeVerilog/Project/CNTtoLEDR.v Line: 9
