ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	rcu_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rcu_deinit:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_rcu.c"
   1:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \file    gd32f4xx_rcu.c
   3:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief   RCU driver
   4:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****        specific prior written permission.
  25:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  26:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 2


  32:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** OF SUCH DAMAGE.
  36:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
  37:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  38:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #include "gd32f4xx_rcu.h"
  39:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  40:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /* define clock source */
  41:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define SEL_IRC16M                  ((uint16_t)0U)                            /* IRC16M is selected
  42:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)                            /* HXTAL is selected 
  43:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define SEL_PLLP                    ((uint16_t)2U)                            /* PLLP is selected a
  44:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /* define startup timeout count */
  45:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000fffffU)
  46:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x0fffffffU)
  47:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  48:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /* RCU IRC16M adjust value mask and offset*/
  49:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_MASK      ((uint8_t)0x1FU)
  50:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** #define RCU_IRC16M_ADJUST_OFFSET    ((uint32_t)3U)
  51:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  52:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
  53:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    deinitialize the RCU
  54:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
  55:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
  56:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
  57:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
  58:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_deinit(void)
  59:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
  28              		.loc 1 59 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  60:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
  61:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_IRC16MEN;
  33              		.loc 1 61 5 view .LVU1
  34              		.loc 1 61 13 is_stmt 0 view .LVU2
  35 0000 2149     		ldr	r1, .L8
  36 0002 D1F80028 		ldr	r2, [r1, #2048]
  37 0006 42F00102 		orr	r2, r2, #1
  59:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* enable IRC16M */
  38              		.loc 1 59 1 view .LVU3
  39 000a 10B4     		push	{r4}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 4, -4
  43              		.loc 1 61 13 view .LVU4
  44 000c 4FF4A063 		mov	r3, #1280
  45 0010 C1F80028 		str	r2, [r1, #2048]
  62:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     rcu_osci_stab_wait(RCU_IRC16M);
  46              		.loc 1 62 5 is_stmt 1 view .LVU5
  47              	.LVL0:
  48              	.LBB68:
  49              	.LBI68:
  63:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
  64:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  65:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CTL register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 3


  66:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN | RCU_CTL_PLLI2SEN
  67:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
  68:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
  69:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
  70:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  71:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
  72:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_CKOUT1DIV | RCU_CFG0_CKOUT1SEL);
  73:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLL register */
  74:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLL = 0x24003010U;
  75:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  76:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLLI2S = 0x24003000U;
  77:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
  78:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLLSAI = 0x24003010U;
  79:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset INT register */
  80:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_INT = 0x00000000U;
  81:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
  82:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLSAIRDIV | RCU_CFG1_TIMERSEL);
  83:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
  84:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
  85:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
  86:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock
  87:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  88:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
  89:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G,H,I): GPIO ports clock
  90:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
  91:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
  92:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
  93:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  94:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
  95:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
  96:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
  97:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
  98:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
  99:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 100:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 101:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 102:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 103:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 104:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 105:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): TIMER clock
 106:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x=0,1,2,3,4,5): SPI clock
 108:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x=0,1,2,5): USART clock
 109:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x=3,4,6,7): UART clock
 110:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x=0,1,2): I2C clock
 111:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
 112:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 113:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 114:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x=0,1,2): ADC clock
 116:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 117:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 118:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 119:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 120:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 121:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 122:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 4


 123:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 124:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 125:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 127:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 128:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 129:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 130:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock
 131:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 132:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 133:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G,H,I): GPIO ports clock
 134:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC: CRC clock
 135:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 136:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TCMSRAM: TCMSRAM clock
 137:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 138:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA: IPA clock
 139:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET: ENET clock
 140:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock
 141:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock
 142:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP: ENETPTP clock
 143:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS: USBHS clock
 144:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI: USBHSULPI clock
 145:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI: DCI clock
 146:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG: TRNG clock
 147:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 148:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 149:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): TIMER clock
 150:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 151:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx (x=0,1,2,3,4,5): SPI clock
 152:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx (x=0,1,2,5): USART clock
 153:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx (x=3,4,6,7): UART clock
 154:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx (x=0,1,2): I2C clock
 155:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
 156:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU: PMU clock
 157:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC: DAC clock
 158:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC: RTC clock
 159:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx (x=0,1,2): ADC clock
 160:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO: SDIO clock
 161:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG: SYSCFG clock
 162:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI: TLI clock
 163:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC: CTC clock
 164:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF: IREF clock
 165:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 166:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 167:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 168:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 169:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 171:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 172:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 173:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 174:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    enable the peripherals clock when sleep mode
 175:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 176:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 177:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x=A,B,C,D,E,F,G,H,I): GPIO ports clock
 178:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 179:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 5


 180:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 181:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 182:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 183:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 184:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 185:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 186:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 187:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 188:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 189:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
 190:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 191:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 192:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 193:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 194:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 195:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 196:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): TIMER clock
 197:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 198:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x=0,1,2,3,4,5): SPI clock
 199:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x=0,1,2,5): USART clock
 200:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x=3,4,6,7): UART clock
 201:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x=0,1,2): I2C clock
 202:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x=0,1): CAN clock
 203:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 204:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 205:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 206:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x=0,1,2): ADC clock
 207:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 208:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 209:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 210:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 211:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 212:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 213:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 214:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 215:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 216:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 217:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 218:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 219:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 220:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 221:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the peripherals clock when sleep mode
 222:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 223:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 224:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOx_SLP (x=A,B,C,D,E,F,G,H,I): GPIO ports clock
 225:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRC_SLP: CRC clock
 226:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 227:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM0_SLP: SRAM0 clock
 228:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM1_SLP: SRAM1 clock
 229:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_BKPSRAM: BKPSRAM clock
 230:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SRAM2_SLP: SRAM2 clock
 231:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAx_SLP (x=0,1): DMA clock
 232:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPA_SLP: IPA clock
 233:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENET_SLP: ENET clock
 234:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETTX_SLP: ENETTX clock
 235:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRX_SLP: ENETRX clock
 236:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETPTP_SLP: ENETPTP clock
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 6


 237:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHS_SLP: USBHS clock
 238:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSULPI_SLP: USBHSULPI clock
 239:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCI_SLP: DCI clock
 240:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNG_SLP: TRNG clock
 241:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFS_SLP: USBFS clock
 242:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMC_SLP: EXMC clock
 243:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERx_SLP (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): TIMER clock
 244:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGT_SLP: WWDGT clock
 245:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIx_SLP (x=0,1,2,3,4,5): SPI clock
 246:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTx_SLP (x=0,1,2,5): USART clock
 247:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTx_SLP (x=3,4,6,7): UART clock
 248:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2Cx_SLP (x=0,1,2): I2C clock
 249:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANx_SLP (x=0,1): CAN clock
 250:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMU_SLP: PMU clock
 251:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DAC_SLP: DAC clock
 252:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_SLP: RTC clock
 253:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCx_SLP (x=0,1,2): ADC clock
 254:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIO_SLP: SDIO clock
 255:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFG_SLP: SYSCFG clock
 256:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLI_SLP: TLI clock
 257:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTC_SLP: CTC clock
 258:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREF_SLP: IREF clock
 259:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 260:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 261:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 262:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 263:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 264:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 265:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 266:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 267:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 268:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    reset the peripherals
 269:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 270:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 271:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G,H,I): reset GPIO ports
 272:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 273:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 274:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 275:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 276:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 277:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 278:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 279:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 280:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 281:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): reset TIMER
 282:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 283:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2,3,4,5): reset SPI
 284:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2,5): reset USART
 285:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x=3,4,6,7): reset UART
 286:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x=0,1,2): reset I2C
 287:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 288:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 289:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 290:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2): reset ADC
 291:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 292:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 293:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 7


 294:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 295:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 296:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 297:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 298:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 299:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 300:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 301:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 302:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 303:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 304:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 305:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable reset the peripheral
 306:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 307:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 308:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G,H,I): reset GPIO ports
 309:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CRCRST: reset CRC
 310:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DMAxRST (x=0,1): reset DMA
 311:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IPARST: reset IPA
 312:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ENETRST: reset ENET
 313:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBHSRST: reset USBHS
 314:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DCIRST: reset DCI
 315:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TRNGRST: reset TRNG
 316:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 317:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_EXMCRST: reset EXMC
 318:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): reset TIMER
 319:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 320:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2,3,4,5): reset SPI
 321:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2,5): reset USART
 322:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_UARTxRST (x=3,4,6,7): reset UART
 323:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2CxRST (x=0,1,2): reset I2C
 324:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 325:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PMURST: reset PMU
 326:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DACRST: reset DAC
 327:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2): reset ADC
 328:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SDIORST: reset SDIO
 329:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SYSCFGRST: reset SYSCFG
 330:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TLIRST: reset TLI
 331:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 332:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IREFRST: reset IREF
 333:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 334:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 335:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 336:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 337:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 338:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 339:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 340:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 341:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 342:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    reset the BKP
 343:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
 344:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 345:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 346:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 347:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_enable(void)
 348:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 349:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 350:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 8


 351:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 352:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 353:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the BKP reset
 354:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
 355:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 356:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 357:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 358:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_bkp_reset_disable(void)
 359:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 360:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 361:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 362:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 363:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 364:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the system clock source
 365:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ck_sys: system clock source select
 366:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 367:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_IRC16M: select CK_IRC16M as the CK_SYS source
 368:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 369:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKSYSSRC_PLLP: select CK_PLLP as the CK_SYS source
 370:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 371:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 372:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 373:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 374:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 375:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 376:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 377:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 378:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 379:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 380:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 381:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 382:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 383:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 384:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    get the system clock source
 385:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
 386:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 387:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     which clock is selected as CK_SYS source
 388:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_IRC16M: CK_IRC16M is selected as the CK_SYS source
 389:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 390:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SCSS_PLLP: CK_PLLP is selected as the CK_SYS source
 391:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 392:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 393:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 394:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 395:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 396:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 397:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 398:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the AHB clock prescaler selection
 399:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 400:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 401:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 402:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 403:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 404:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 405:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 406:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 407:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 9


 408:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 409:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 410:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 411:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 412:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 413:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 414:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 415:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 416:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the APB1 clock prescaler selection
 417:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 418:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 419:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 420:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 421:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 422:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 423:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 424:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 425:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 426:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 427:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 428:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 429:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 430:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 431:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 432:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 433:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 434:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 435:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 436:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 437:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 438:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the APB2 clock prescaler selection
 439:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 440:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 441:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 442:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 443:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 444:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 445:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 446:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 447:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 448:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 449:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 450:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 451:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 452:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 453:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 454:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 455:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 456:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 457:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 458:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 459:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 460:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT0 clock source and divider
 461:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 462:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC16M: IRC16M selected
 464:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_LXTAL: LXTAL selected
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 10


 465:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 466:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0SRC_PLLP: PLLP selected
 467:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ckout0_div: CK_OUT0 divider
 468:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT0_DIVx(x=1,2,3,4,5): CK_OUT0 is divided by x
 469:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 470:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 471:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 472:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)
 473:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 474:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 475:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 476:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 477:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 478:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV);
 479:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 480:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 481:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 482:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 483:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the CK_OUT1 clock source and divider
 484:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_src: CK_OUT1 clock source selection
 485:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 486:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_SYSTEMCLOCK: system clock selected
 487:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLI2SR: PLLI2SR selected
 488:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_HXTAL: HXTAL selected
 489:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1SRC_PLLP: PLLP selected
 490:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ckout1_div: CK_OUT1 divider
 491:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CKOUT1_DIVx(x=1,2,3,4,5): CK_OUT1 is divided by x
 492:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 493:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 494:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 495:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)
 496:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 497:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 498:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 499:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 500:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 501:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_CFG0_CKOUT1SEL | RCU_CFG0_CKOUT1DIV);
 502:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 503:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 504:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 505:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 506:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the main PLL clock
 507:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 508:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_IRC16M: select IRC16M as PLL source clock
 509:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 510:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pll_psc: the PLL VCO source clock prescaler
 511:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg         this parameter should be selected between 2 and 63
 512:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pll_n: the PLL VCO clock multi factor
 513:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 64 and 500
 514:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pll_p: the PLLP output frequency division factor from PLL VCO clock
 515:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 516:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pll_q: the PLL Q output frequency division factor from PLL VCO clock
 517:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 15
 518:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 519:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 520:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 521:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pll_config(uint32_t pll_src, uint32_t pll_psc, uint32_t pll_n, uint32_t pll_p, uint32
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 11


 522:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 523:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 524:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
 525:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 526:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ss_modulation_inc = 0U;
 527:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 528:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 529:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* calculate the minimum factor of PLLN */
 530:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if((ss_modulation_reg & RCU_PLLSSCTL_SSCGON) == RCU_PLLSSCTL_SSCGON) {
 531:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 532:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 533:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         } else {
 534:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_CENTER_INC;
 535:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 536:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 537:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 538:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if(CHECK_PLL_PSC_VALID(pll_psc) && CHECK_PLL_N_VALID(pll_n, ss_modulation_inc) &&
 540:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 541:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 542:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 543:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 544:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* return status */
 545:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return ERROR;
 546:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 547:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 548:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* return status */
 549:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 550:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 551:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 552:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 553:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLI2S clock
 554:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_n: the PLLI2S VCO clock multi factor
 555:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
 556:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  plli2s_r: the PLLI2S R output frequency division factor from PLLI2S VCO clock
 557:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 558:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 559:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 560:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 561:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** ErrStatus rcu_plli2s_config(uint32_t plli2s_n, uint32_t plli2s_r)
 562:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 563:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 564:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLI2S_N_VALID(plli2s_n) && CHECK_PLLI2S_R_VALID(plli2s_r)) {
 565:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 566:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 567:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* return status */
 568:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return ERROR;
 569:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 570:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 571:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* return status */
 572:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 573:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 574:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 575:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 576:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAI clock
 577:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_n: the PLLSAI VCO clock multi factor
 578:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 50 and 500
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 12


 579:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_p: the PLLSAI P output frequency division factor from PLL VCO clock
 580:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected 2,4,6,8
 581:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r: the PLLSAI R output frequency division factor from PLL VCO clock
 582:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        this parameter should be selected between 2 and 7
 583:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 584:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 585:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 586:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** ErrStatus rcu_pllsai_config(uint32_t pllsai_n, uint32_t pllsai_p, uint32_t pllsai_r)
 587:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 588:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if(CHECK_PLLSAI_N_VALID(pllsai_n) && CHECK_PLLSAI_P_VALID(pllsai_p) && CHECK_PLLSAI_R_VALID(pll
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 591:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 592:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* return status */
 593:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return ERROR;
 594:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 595:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 596:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* return status */
 597:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return SUCCESS;
 598:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 599:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 600:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 601:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the RTC clock source selection
 602:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 603:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 604:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 605:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 606:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_IRC32K: CK_IRC32K selected as RTC source clock
 607:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_RTCDIV: CK_HXTAL/RTCDIV selected as RTC source clock
 608:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 609:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 610:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 611:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 612:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 613:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 614:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 615:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 616:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 617:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 618:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 619:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 620:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 621:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 622:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the frequency division of RTC clock when HXTAL was selected as its clock so
 623:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  rtc_div: RTC clock frequency division
 624:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 625:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_NONE: no clock for RTC
 626:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_RTC_HXTAL_DIVx: RTCDIV clock select CK_HXTAL/x, x = 2....31
 627:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 628:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 629:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 630:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_rtc_div_config(uint32_t rtc_div)
 631:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 632:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 633:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 634:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 635:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 13


 636:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_RTCDIV;
 637:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 638:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 639:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 640:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 641:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 642:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the I2S clock source selection
 643:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  i2s_clock_source: I2S clock source selection
 644:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 645:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_PLLI2S: CK_PLLI2S selected as I2S source clock
 646:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_I2SSRC_I2S_CKIN: external i2s_ckin pin selected as I2S source clock
 647:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 648:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 649:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 650:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_i2s_clock_config(uint32_t i2s_clock_source)
 651:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 652:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 653:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 654:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG0;
 655:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 656:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG0_I2SSEL;
 657:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 658:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 659:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 660:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 661:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the CK48M clock source selection
 662:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 663:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 664:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_PLL48M: CK_PLL48M selected as CK48M source clock
 665:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 666:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 667:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 668:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 669:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 670:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 671:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 672:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 673:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
 674:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 675:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 676:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 677:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 678:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 679:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 680:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the PLL48M clock source selection
 681:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pll48m_clock_source: PLL48M clock source selection
 682:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 683:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLQ: CK_PLLQ selected as PLL48M source clock
 684:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL48MSRC_PLLSAIP: CK_PLLSAIP selected as PLL48M source clock
 685:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 686:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 687:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 688:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_pll48m_clock_config(uint32_t pll48m_clock_source)
 689:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 690:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 691:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 692:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_ADDCTL;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 14


 693:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 694:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_ADDCTL_PLL48MSEL;
 695:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 696:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 697:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 698:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 699:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the TIMER clock prescaler selection
 700:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  timer_clock_prescaler: TIMER clock selection
 701:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 702:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL2: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 703:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                                       or 0b100(CK_APBx = CK_AHB/2), the TIMER clock is equal to CK_
 704:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is twice the corresponding APB clock
 705:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 2 x CK_APB2)
 706:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_TIMER_PSC_MUL4: if APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK
 707:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                                       0b100(CK_APBx = CK_AHB/2), or 0b101(CK_APBx = CK_AHB/4), the 
 708:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                                       or else, the TIMER clock is four timers the corresponding APB
 709:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                                       TIMER in APB2 domain: CK_TIMERx = 4 x CK_APB2)
 710:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 711:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 712:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 713:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_timer_clock_prescaler_config(uint32_t timer_clock_prescaler)
 714:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 715:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
 716:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if(timer_clock_prescaler == RCU_TIMER_PSC_MUL2) {
 717:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 718:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 719:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CFG1 |= timer_clock_prescaler;
 720:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 721:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 722:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 723:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 724:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the PLLSAIR divider used as input of TLI
 725:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  pllsai_r_div: PLLSAIR divider used as input of TLI
 726:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 727:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAIR_DIVx(x=2,4,8,16): PLLSAIR divided x used as input of TLI
 728:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 729:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 730:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 731:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_tli_clock_div_config(uint32_t pllsai_r_div)
 732:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 733:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 734:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 735:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CFG1;
 736:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 737:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CFG1_PLLSAIRDIV;
 738:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 739:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 740:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 741:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 742:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization and periphral reset flags
 743:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 744:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 745:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC16MSTB: IRC16M stabilization flag
 746:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 747:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 748:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLI2SSTB: PLLI2S stabilization flag
 749:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PLLSAISTB: PLLSAI stabilization flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 15


 750:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 751:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC32KSTB: IRC32K stabilization flag
 752:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 753:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_BORRST: BOR reset flags
 754:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 755:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_PORRST: Power reset flag
 756:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 757:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 758:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 759:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 760:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 761:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 762:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 764:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 765:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* get the rcu flag */
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))) {
 767:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 768:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 769:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return RESET;
 770:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 771:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 772:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 773:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 774:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    clear all the reset flag
 775:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
 776:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 777:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 778:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 779:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_all_reset_flag_clear(void)
 780:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 781:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 782:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 783:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 784:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 785:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    get the clock stabilization interrupt and ckm flags
 786:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 787:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 788:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB: IRC32K stabilization interrupt flag
 789:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 790:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB: IRC16M stabilization interrupt flag
 791:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 792:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 793:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB: PLLI2S stabilization interrupt flag
 794:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB: PLLSAI stabilization interrupt flag
 795:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 796:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 797:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 798:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     FlagStatus: SET or RESET
 799:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 800:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 801:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 802:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* get the rcu interrupt flag */
 803:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))) {
 804:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 805:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 806:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return RESET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 16


 807:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 808:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 809:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 810:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 811:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    clear the interrupt flags
 812:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
 813:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 814:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC32KSTB_CLR: IRC32K stabilization interrupt flag clear
 815:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 816:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC16MSTB_CLR: IRC16M stabilization interrupt flag clear
 817:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 818:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 819:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLI2SSTB_CLR: PLLI2S stabilization interrupt flag clear
 820:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_PLLSAISTB_CLR: PLLSAI stabilization interrupt flag clear
 821:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 822:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 823:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 824:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 825:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 826:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
 827:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 828:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 829:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 830:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 831:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 832:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    enable the stabilization interrupt
 833:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
 834:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 Only one parameter can be selected which is shown as below:
 835:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt enable
 836:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 837:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt enable
 838:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 839:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 840:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt enable
 841:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt enable
 842:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 843:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 844:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 845:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 846:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
 847:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 848:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 849:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 850:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 851:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 852:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 853:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the stabilization interrupt
 854:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  interrupt: clock stabilization interrupt, refer to rcu_int_enum
 855:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 856:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC32KSTB: IRC32K stabilization interrupt disable
 857:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
 858:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC16MSTB: IRC16M stabilization interrupt disable
 859:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
 860:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
 861:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLI2SSTB: PLLI2S stabilization interrupt disable
 862:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_PLLSAISTB: PLLSAI stabilization interrupt disable
 863:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt disable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 17


 864:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 865:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 866:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 867:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
 868:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 869:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 870:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 871:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 872:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 873:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the LXTAL drive capability
 874:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 875:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 876:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_LOWER_DRIVE: lower driving capability
 877:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTALDRI_HIGHER_DRIVE: higher driving capability
 878:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 879:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
 880:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 881:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 882:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 883:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 884:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 885:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_BDCTL;
 886:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 887:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 888:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 889:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 890:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 891:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 892:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
 893:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    wait for oscillator stabilization flags is SET or oscillator startup is timeout
 894:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 895:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
 896:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 897:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 898:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
 899:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
 900:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
 901:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
 902:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
 903:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
 904:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
 905:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 906:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
 907:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
  50              		.loc 1 907 11 view .LVU6
  51              	.LBB69:
 908:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 909:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
  52              		.loc 1 909 5 view .LVU7
 910:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
  53              		.loc 1 910 5 view .LVU8
 911:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
  54              		.loc 1 911 5 view .LVU9
 912:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     switch(osci) {
  55              		.loc 1 913 5 view .LVU10
 914:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 18


 915:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
 916:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 917:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 918:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 919:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 920:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 921:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 922:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)) {
 923:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 924:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 925:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 926:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait LXTAL stable */
 927:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
 928:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)) {
 929:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 930:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 931:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 932:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 933:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 934:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)) {
 935:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 936:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 937:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 938:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait IRC16M stable */
 939:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
 940:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (IRC16M_STARTUP_TIMEOUT != stb_cnt)) {
  56              		.loc 1 940 14 view .LVU11
  57 0014 01E0     		b	.L3
  58              	.LVL1:
  59              	.L7:
  60              		.loc 1 940 36 is_stmt 0 view .LVU12
  61 0016 013B     		subs	r3, r3, #1
  62 0018 03D0     		beq	.L2
  63              	.L3:
  64              	.LVL2:
 941:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
  65              		.loc 1 941 13 is_stmt 1 view .LVU13
  66              	.LBB70:
  67              	.LBI70:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
  68              		.loc 1 763 12 view .LVU14
  69              	.LBB71:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
  70              		.loc 1 766 5 view .LVU15
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
  71              		.loc 1 766 18 is_stmt 0 view .LVU16
  72 001a D1F80028 		ldr	r2, [r1, #2048]
  73              	.LVL3:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
  74              		.loc 1 766 18 view .LVU17
  75              	.LBE71:
  76              	.LBE70:
 942:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
  77              		.loc 1 942 13 is_stmt 1 view .LVU18
 940:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
  78              		.loc 1 940 14 view .LVU19
  79 001e 9207     		lsls	r2, r2, #30
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 19


  80              	.LVL4:
 940:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
  81              		.loc 1 940 14 is_stmt 0 view .LVU20
  82 0020 F9D5     		bpl	.L7
  83              	.L2:
 943:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 944:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 945:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 946:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC16MSTB)) {
  84              		.loc 1 946 9 is_stmt 1 view .LVU21
  85              	.LVL5:
  86              	.LBB72:
  87              	.LBI72:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
  88              		.loc 1 763 12 view .LVU22
  89              	.LBB73:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
  90              		.loc 1 766 5 view .LVU23
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
  91              		.loc 1 766 18 is_stmt 0 view .LVU24
  92 0022 194B     		ldr	r3, .L8
  93              	.LBE73:
  94              	.LBE72:
  95              	.LBE69:
  96              	.LBE68:
  74:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
  97              		.loc 1 74 13 view .LVU25
  98 0024 1949     		ldr	r1, .L8+4
  99              	.LBB77:
 100              	.LBB76:
 101              	.LBB75:
 102              	.LBB74:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 103              		.loc 1 766 18 view .LVU26
 104 0026 D3F80028 		ldr	r2, [r3, #2048]
 105              	.LVL6:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 106              		.loc 1 766 18 view .LVU27
 107              	.LBE74:
 108              	.LBE75:
 947:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 948:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 949:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 950:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait IRC48M stable */
 951:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
 952:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 953:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 954:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 955:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 956:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 957:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 958:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)) {
 959:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 960:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 961:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 962:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait IRC32K stable */
 963:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 20


 964:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 965:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 966:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 967:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 968:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 969:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 970:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC32KSTB)) {
 971:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 972:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 973:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 974:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait PLL stable */
 975:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
 976:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 977:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 978:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 979:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 980:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 981:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 982:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)) {
 983:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 984:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 985:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 986:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait PLLI2S stable */
 987:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
 988:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
 989:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 990:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 991:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 992:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 993:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
 994:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLI2SSTB)) {
 995:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 996:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 997:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 998:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait PLLSAI stable */
 999:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
1000:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)) {
1001:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
1002:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
1003:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
1004:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1005:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* check whether flag is set */
1006:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSAISTB)) {
1007:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
1008:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
1009:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1010:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1011:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     default:
1012:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1013:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
1014:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1015:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* return value */
1016:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return reval;
 109              		.loc 1 1016 5 is_stmt 1 view .LVU28
 110              		.loc 1 1016 5 is_stmt 0 view .LVU29
 111              	.LBE76:
 112              	.LBE77:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 21


  63:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 113              		.loc 1 63 5 is_stmt 1 view .LVU30
  63:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 114              		.loc 1 63 14 is_stmt 0 view .LVU31
 115 002a D3F80828 		ldr	r2, [r3, #2056]
  76:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 116              		.loc 1 76 16 view .LVU32
 117 002e 184C     		ldr	r4, .L8+8
  63:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 118              		.loc 1 63 14 view .LVU33
 119 0030 22F00302 		bic	r2, r2, #3
 120 0034 C3F80828 		str	r2, [r3, #2056]
  66:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 121              		.loc 1 66 5 is_stmt 1 view .LVU34
  66:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                  | RCU_CTL_PLLSAIEN);
 122              		.loc 1 66 13 is_stmt 0 view .LVU35
 123 0038 D3F80028 		ldr	r2, [r3, #2048]
 124 003c 22F0A852 		bic	r2, r2, #352321536
 125 0040 22F41022 		bic	r2, r2, #589824
 126 0044 C3F80028 		str	r2, [r3, #2048]
  68:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 127              		.loc 1 68 5 is_stmt 1 view .LVU36
  68:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG0 register */
 128              		.loc 1 68 13 is_stmt 0 view .LVU37
 129 0048 D3F80028 		ldr	r2, [r3, #2048]
 130 004c 22F48022 		bic	r2, r2, #262144
 131 0050 C3F80028 		str	r2, [r3, #2048]
  70:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 132              		.loc 1 70 5 is_stmt 1 view .LVU38
  70:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 133              		.loc 1 70 14 is_stmt 0 view .LVU39
 134 0054 D3F80828 		ldr	r2, [r3, #2056]
  80:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 135              		.loc 1 80 13 view .LVU40
 136 0058 0020     		movs	r0, #0
  70:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   RCU_CFG0_RTCDIV | RCU_CFG0_CKOUT0SEL | RCU_CFG0_I2SSEL | RCU_CFG0_CKOUT0DIV |
 137              		.loc 1 70 14 view .LVU41
 138 005a 02F44372 		and	r2, r2, #780
 139 005e C3F80828 		str	r2, [r3, #2056]
  74:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 140              		.loc 1 74 5 is_stmt 1 view .LVU42
  74:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLI2S register */
 141              		.loc 1 74 13 is_stmt 0 view .LVU43
 142 0062 C3F80418 		str	r1, [r3, #2052]
  76:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 143              		.loc 1 76 5 is_stmt 1 view .LVU44
  76:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset PLLSAI register */
 144              		.loc 1 76 16 is_stmt 0 view .LVU45
 145 0066 C3F88448 		str	r4, [r3, #2180]
  78:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 146              		.loc 1 78 5 is_stmt 1 view .LVU46
  78:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset INT register */
 147              		.loc 1 78 16 is_stmt 0 view .LVU47
 148 006a C3F88818 		str	r1, [r3, #2184]
  80:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
 149              		.loc 1 80 5 is_stmt 1 view .LVU48
  80:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset CFG1 register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 22


 150              		.loc 1 80 13 is_stmt 0 view .LVU49
 151 006e C3F80C08 		str	r0, [r3, #2060]
  82:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 152              		.loc 1 82 5 is_stmt 1 view .LVU50
  82:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 153              		.loc 1 82 14 is_stmt 0 view .LVU51
 154 0072 D3F88C28 		ldr	r2, [r3, #2188]
  83:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 155              		.loc 1 83 1 view .LVU52
 156 0076 10BC     		pop	{r4}
 157              	.LCFI1:
 158              		.cfi_restore 4
 159              		.cfi_def_cfa_offset 0
  82:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 160              		.loc 1 82 14 view .LVU53
 161 0078 22F08172 		bic	r2, r2, #16908288
 162 007c 22F48032 		bic	r2, r2, #65536
 163 0080 C3F88C28 		str	r2, [r3, #2188]
  83:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 164              		.loc 1 83 1 view .LVU54
 165 0084 7047     		bx	lr
 166              	.L9:
 167 0086 00BF     		.align	2
 168              	.L8:
 169 0088 00300240 		.word	1073885184
 170 008c 10300024 		.word	603992080
 171 0090 00300024 		.word	603992064
 172              		.cfi_endproc
 173              	.LFE116:
 175              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
 176              		.align	1
 177              		.p2align 2,,3
 178              		.global	rcu_periph_clock_enable
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	rcu_periph_clock_enable:
 184              	.LVL7:
 185              	.LFB117:
 125:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 186              		.loc 1 125 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 191              		.loc 1 126 5 view .LVU56
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 192              		.loc 1 126 25 is_stmt 0 view .LVU57
 193 0000 8309     		lsrs	r3, r0, #6
 194 0002 03F18043 		add	r3, r3, #1073741824
 195 0006 03F50E33 		add	r3, r3, #145408
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 196              		.loc 1 126 28 view .LVU58
 197 000a 00F01F00 		and	r0, r0, #31
 198              	.LVL8:
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 23


 199              		.loc 1 126 25 view .LVU59
 200 000e 1968     		ldr	r1, [r3]
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 201              		.loc 1 126 28 view .LVU60
 202 0010 0122     		movs	r2, #1
 203 0012 02FA00F0 		lsl	r0, r2, r0
 126:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 204              		.loc 1 126 25 view .LVU61
 205 0016 0843     		orrs	r0, r0, r1
 206 0018 1860     		str	r0, [r3]
 127:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 207              		.loc 1 127 1 view .LVU62
 208 001a 7047     		bx	lr
 209              		.cfi_endproc
 210              	.LFE117:
 212              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 213              		.align	1
 214              		.p2align 2,,3
 215              		.global	rcu_periph_clock_disable
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	rcu_periph_clock_disable:
 221              	.LVL9:
 222              	.LFB118:
 169:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 223              		.loc 1 169 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 228              		.loc 1 170 5 view .LVU64
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 229              		.loc 1 170 25 is_stmt 0 view .LVU65
 230 0000 8309     		lsrs	r3, r0, #6
 231 0002 03F18043 		add	r3, r3, #1073741824
 232 0006 03F50E33 		add	r3, r3, #145408
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 233              		.loc 1 170 29 view .LVU66
 234 000a 00F01F00 		and	r0, r0, #31
 235              	.LVL10:
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 236              		.loc 1 170 25 view .LVU67
 237 000e 1A68     		ldr	r2, [r3]
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 238              		.loc 1 170 29 view .LVU68
 239 0010 0121     		movs	r1, #1
 240 0012 01FA00F0 		lsl	r0, r1, r0
 170:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 241              		.loc 1 170 25 view .LVU69
 242 0016 22EA0000 		bic	r0, r2, r0
 243 001a 1860     		str	r0, [r3]
 171:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 244              		.loc 1 171 1 view .LVU70
 245 001c 7047     		bx	lr
 246              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 24


 247              	.LFE118:
 249 001e 00BF     		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 250              		.align	1
 251              		.p2align 2,,3
 252              		.global	rcu_periph_clock_sleep_enable
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	rcu_periph_clock_sleep_enable:
 258              	.LFB164:
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 263 0000 8309     		lsrs	r3, r0, #6
 264 0002 03F18043 		add	r3, r3, #1073741824
 265 0006 03F50E33 		add	r3, r3, #145408
 266 000a 00F01F00 		and	r0, r0, #31
 267 000e 1968     		ldr	r1, [r3]
 268 0010 0122     		movs	r2, #1
 269 0012 02FA00F0 		lsl	r0, r2, r0
 270 0016 0843     		orrs	r0, r0, r1
 271 0018 1860     		str	r0, [r3]
 272 001a 7047     		bx	lr
 273              		.cfi_endproc
 274              	.LFE164:
 276              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 277              		.align	1
 278              		.p2align 2,,3
 279              		.global	rcu_periph_clock_sleep_disable
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	rcu_periph_clock_sleep_disable:
 285              	.LFB174:
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 290 0000 8309     		lsrs	r3, r0, #6
 291 0002 03F18043 		add	r3, r3, #1073741824
 292 0006 03F50E33 		add	r3, r3, #145408
 293 000a 00F01F00 		and	r0, r0, #31
 294 000e 1A68     		ldr	r2, [r3]
 295 0010 0121     		movs	r1, #1
 296 0012 01FA00F0 		lsl	r0, r1, r0
 297 0016 22EA0000 		bic	r0, r2, r0
 298 001a 1860     		str	r0, [r3]
 299 001c 7047     		bx	lr
 300              		.cfi_endproc
 301              	.LFE174:
 303 001e 00BF     		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 304              		.align	1
 305              		.p2align 2,,3
 306              		.global	rcu_periph_reset_enable
 307              		.syntax unified
 308              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 25


 309              		.thumb_func
 311              	rcu_periph_reset_enable:
 312              	.LFB166:
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 317 0000 8309     		lsrs	r3, r0, #6
 318 0002 03F18043 		add	r3, r3, #1073741824
 319 0006 03F50E33 		add	r3, r3, #145408
 320 000a 00F01F00 		and	r0, r0, #31
 321 000e 1968     		ldr	r1, [r3]
 322 0010 0122     		movs	r2, #1
 323 0012 02FA00F0 		lsl	r0, r2, r0
 324 0016 0843     		orrs	r0, r0, r1
 325 0018 1860     		str	r0, [r3]
 326 001a 7047     		bx	lr
 327              		.cfi_endproc
 328              	.LFE166:
 330              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 331              		.align	1
 332              		.p2align 2,,3
 333              		.global	rcu_periph_reset_disable
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	rcu_periph_reset_disable:
 339              	.LFB176:
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 344 0000 8309     		lsrs	r3, r0, #6
 345 0002 03F18043 		add	r3, r3, #1073741824
 346 0006 03F50E33 		add	r3, r3, #145408
 347 000a 00F01F00 		and	r0, r0, #31
 348 000e 1A68     		ldr	r2, [r3]
 349 0010 0121     		movs	r1, #1
 350 0012 01FA00F0 		lsl	r0, r1, r0
 351 0016 22EA0000 		bic	r0, r2, r0
 352 001a 1860     		str	r0, [r3]
 353 001c 7047     		bx	lr
 354              		.cfi_endproc
 355              	.LFE176:
 357 001e 00BF     		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 358              		.align	1
 359              		.p2align 2,,3
 360              		.global	rcu_bkp_reset_enable
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	rcu_bkp_reset_enable:
 366              	.LFB123:
 348:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 367              		.loc 1 348 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 26


 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 349:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 372              		.loc 1 349 5 view .LVU72
 349:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 373              		.loc 1 349 15 is_stmt 0 view .LVU73
 374 0000 034A     		ldr	r2, .L17
 375 0002 D2F87038 		ldr	r3, [r2, #2160]
 376 0006 43F48033 		orr	r3, r3, #65536
 377 000a C2F87038 		str	r3, [r2, #2160]
 350:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 378              		.loc 1 350 1 view .LVU74
 379 000e 7047     		bx	lr
 380              	.L18:
 381              		.align	2
 382              	.L17:
 383 0010 00300240 		.word	1073885184
 384              		.cfi_endproc
 385              	.LFE123:
 387              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 388              		.align	1
 389              		.p2align 2,,3
 390              		.global	rcu_bkp_reset_disable
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	rcu_bkp_reset_disable:
 396              	.LFB124:
 359:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 397              		.loc 1 359 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 360:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 402              		.loc 1 360 5 view .LVU76
 360:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 403              		.loc 1 360 15 is_stmt 0 view .LVU77
 404 0000 034A     		ldr	r2, .L20
 405 0002 D2F87038 		ldr	r3, [r2, #2160]
 406 0006 23F48033 		bic	r3, r3, #65536
 407 000a C2F87038 		str	r3, [r2, #2160]
 361:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 408              		.loc 1 361 1 view .LVU78
 409 000e 7047     		bx	lr
 410              	.L21:
 411              		.align	2
 412              	.L20:
 413 0010 00300240 		.word	1073885184
 414              		.cfi_endproc
 415              	.LFE124:
 417              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 418              		.align	1
 419              		.p2align 2,,3
 420              		.global	rcu_system_clock_source_config
 421              		.syntax unified
 422              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 27


 423              		.thumb_func
 425              	rcu_system_clock_source_config:
 426              	.LVL11:
 427              	.LFB125:
 374:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 428              		.loc 1 374 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 375:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 433              		.loc 1 375 5 view .LVU80
 377:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 434              		.loc 1 377 5 view .LVU81
 377:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 435              		.loc 1 377 9 is_stmt 0 view .LVU82
 436 0000 044A     		ldr	r2, .L23
 437 0002 D2F80838 		ldr	r3, [r2, #2056]
 438              	.LVL12:
 379:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 439              		.loc 1 379 5 is_stmt 1 view .LVU83
 380:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 440              		.loc 1 380 5 view .LVU84
 379:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 441              		.loc 1 379 9 is_stmt 0 view .LVU85
 442 0006 23F00303 		bic	r3, r3, #3
 443              	.LVL13:
 380:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 444              		.loc 1 380 21 view .LVU86
 445 000a 0343     		orrs	r3, r3, r0
 446              	.LVL14:
 380:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 447              		.loc 1 380 14 view .LVU87
 448 000c C2F80838 		str	r3, [r2, #2056]
 381:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 449              		.loc 1 381 1 view .LVU88
 450 0010 7047     		bx	lr
 451              	.L24:
 452 0012 00BF     		.align	2
 453              	.L23:
 454 0014 00300240 		.word	1073885184
 455              		.cfi_endproc
 456              	.LFE125:
 458              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 459              		.align	1
 460              		.p2align 2,,3
 461              		.global	rcu_system_clock_source_get
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	rcu_system_clock_source_get:
 467              	.LFB126:
 393:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 468              		.loc 1 393 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 28


 472              		@ link register save eliminated.
 394:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 473              		.loc 1 394 5 view .LVU90
 394:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 474              		.loc 1 394 22 is_stmt 0 view .LVU91
 475 0000 024B     		ldr	r3, .L26
 476 0002 D3F80808 		ldr	r0, [r3, #2056]
 395:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 477              		.loc 1 395 1 view .LVU92
 478 0006 00F00C00 		and	r0, r0, #12
 479 000a 7047     		bx	lr
 480              	.L27:
 481              		.align	2
 482              	.L26:
 483 000c 00300240 		.word	1073885184
 484              		.cfi_endproc
 485              	.LFE126:
 487              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 488              		.align	1
 489              		.p2align 2,,3
 490              		.global	rcu_ahb_clock_config
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	rcu_ahb_clock_config:
 496              	.LVL15:
 497              	.LFB127:
 406:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 498              		.loc 1 406 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 407:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 503              		.loc 1 407 5 view .LVU94
 409:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 504              		.loc 1 409 5 view .LVU95
 409:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 505              		.loc 1 409 9 is_stmt 0 view .LVU96
 506 0000 044A     		ldr	r2, .L29
 507 0002 D2F80838 		ldr	r3, [r2, #2056]
 508              	.LVL16:
 411:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 509              		.loc 1 411 5 is_stmt 1 view .LVU97
 412:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 510              		.loc 1 412 5 view .LVU98
 411:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 511              		.loc 1 411 9 is_stmt 0 view .LVU99
 512 0006 23F0F003 		bic	r3, r3, #240
 513              	.LVL17:
 412:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 514              		.loc 1 412 21 view .LVU100
 515 000a 0343     		orrs	r3, r3, r0
 516              	.LVL18:
 412:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 517              		.loc 1 412 14 view .LVU101
 518 000c C2F80838 		str	r3, [r2, #2056]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 29


 413:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 519              		.loc 1 413 1 view .LVU102
 520 0010 7047     		bx	lr
 521              	.L30:
 522 0012 00BF     		.align	2
 523              	.L29:
 524 0014 00300240 		.word	1073885184
 525              		.cfi_endproc
 526              	.LFE127:
 528              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 529              		.align	1
 530              		.p2align 2,,3
 531              		.global	rcu_apb1_clock_config
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	rcu_apb1_clock_config:
 537              	.LVL19:
 538              	.LFB128:
 428:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 539              		.loc 1 428 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 429:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 544              		.loc 1 429 5 view .LVU104
 431:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 545              		.loc 1 431 5 view .LVU105
 431:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 546              		.loc 1 431 9 is_stmt 0 view .LVU106
 547 0000 044A     		ldr	r2, .L32
 548 0002 D2F80838 		ldr	r3, [r2, #2056]
 549              	.LVL20:
 433:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 550              		.loc 1 433 5 is_stmt 1 view .LVU107
 434:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 551              		.loc 1 434 5 view .LVU108
 433:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 552              		.loc 1 433 9 is_stmt 0 view .LVU109
 553 0006 23F4E053 		bic	r3, r3, #7168
 554              	.LVL21:
 434:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 555              		.loc 1 434 21 view .LVU110
 556 000a 0343     		orrs	r3, r3, r0
 557              	.LVL22:
 434:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 558              		.loc 1 434 14 view .LVU111
 559 000c C2F80838 		str	r3, [r2, #2056]
 435:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 560              		.loc 1 435 1 view .LVU112
 561 0010 7047     		bx	lr
 562              	.L33:
 563 0012 00BF     		.align	2
 564              	.L32:
 565 0014 00300240 		.word	1073885184
 566              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 30


 567              	.LFE128:
 569              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 570              		.align	1
 571              		.p2align 2,,3
 572              		.global	rcu_apb2_clock_config
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	rcu_apb2_clock_config:
 578              	.LVL23:
 579              	.LFB129:
 450:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 580              		.loc 1 450 1 is_stmt 1 view -0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 451:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 585              		.loc 1 451 5 view .LVU114
 453:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 586              		.loc 1 453 5 view .LVU115
 453:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 587              		.loc 1 453 9 is_stmt 0 view .LVU116
 588 0000 044A     		ldr	r2, .L35
 589 0002 D2F80838 		ldr	r3, [r2, #2056]
 590              	.LVL24:
 455:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 591              		.loc 1 455 5 is_stmt 1 view .LVU117
 456:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 592              		.loc 1 456 5 view .LVU118
 455:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 593              		.loc 1 455 9 is_stmt 0 view .LVU119
 594 0006 23F46043 		bic	r3, r3, #57344
 595              	.LVL25:
 456:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 596              		.loc 1 456 21 view .LVU120
 597 000a 0343     		orrs	r3, r3, r0
 598              	.LVL26:
 456:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 599              		.loc 1 456 14 view .LVU121
 600 000c C2F80838 		str	r3, [r2, #2056]
 457:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 601              		.loc 1 457 1 view .LVU122
 602 0010 7047     		bx	lr
 603              	.L36:
 604 0012 00BF     		.align	2
 605              	.L35:
 606 0014 00300240 		.word	1073885184
 607              		.cfi_endproc
 608              	.LFE129:
 610              		.section	.text.rcu_ckout0_config,"ax",%progbits
 611              		.align	1
 612              		.p2align 2,,3
 613              		.global	rcu_ckout0_config
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 31


 618              	rcu_ckout0_config:
 619              	.LVL27:
 620              	.LFB130:
 473:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 621              		.loc 1 473 1 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 0
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 474:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 626              		.loc 1 474 5 view .LVU124
 476:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 627              		.loc 1 476 5 view .LVU125
 476:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT0SRC, CKOUT0DIV and set according to ckout0_src and ckout0_div */
 628              		.loc 1 476 9 is_stmt 0 view .LVU126
 629 0000 044A     		ldr	r2, .L38
 630 0002 D2F80838 		ldr	r3, [r2, #2056]
 631              	.LVL28:
 478:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 632              		.loc 1 478 5 is_stmt 1 view .LVU127
 479:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 633              		.loc 1 479 5 view .LVU128
 478:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout0_src | ckout0_div);
 634              		.loc 1 478 9 is_stmt 0 view .LVU129
 635 0006 23F0EC63 		bic	r3, r3, #123731968
 636              	.LVL29:
 479:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 637              		.loc 1 479 34 view .LVU130
 638 000a 0B43     		orrs	r3, r3, r1
 639              	.LVL30:
 479:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 640              		.loc 1 479 34 view .LVU131
 641 000c 0343     		orrs	r3, r3, r0
 479:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 642              		.loc 1 479 14 view .LVU132
 643 000e C2F80838 		str	r3, [r2, #2056]
 480:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 644              		.loc 1 480 1 view .LVU133
 645 0012 7047     		bx	lr
 646              	.L39:
 647              		.align	2
 648              	.L38:
 649 0014 00300240 		.word	1073885184
 650              		.cfi_endproc
 651              	.LFE130:
 653              		.section	.text.rcu_ckout1_config,"ax",%progbits
 654              		.align	1
 655              		.p2align 2,,3
 656              		.global	rcu_ckout1_config
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 661              	rcu_ckout1_config:
 662              	.LVL31:
 663              	.LFB131:
 496:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 664              		.loc 1 496 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 32


 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 497:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 669              		.loc 1 497 5 view .LVU135
 499:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 670              		.loc 1 499 5 view .LVU136
 499:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV and set according to ckout1_src and ckout1_div */
 671              		.loc 1 499 9 is_stmt 0 view .LVU137
 672 0000 044A     		ldr	r2, .L41
 673 0002 D2F80838 		ldr	r3, [r2, #2056]
 674              	.LVL32:
 501:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 675              		.loc 1 501 5 is_stmt 1 view .LVU138
 502:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 676              		.loc 1 502 5 view .LVU139
 501:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | ckout1_src | ckout1_div);
 677              		.loc 1 501 9 is_stmt 0 view .LVU140
 678 0006 23F07843 		bic	r3, r3, #-134217728
 679              	.LVL33:
 502:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 680              		.loc 1 502 34 view .LVU141
 681 000a 0B43     		orrs	r3, r3, r1
 682              	.LVL34:
 502:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 683              		.loc 1 502 34 view .LVU142
 684 000c 0343     		orrs	r3, r3, r0
 502:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 685              		.loc 1 502 14 view .LVU143
 686 000e C2F80838 		str	r3, [r2, #2056]
 503:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 687              		.loc 1 503 1 view .LVU144
 688 0012 7047     		bx	lr
 689              	.L42:
 690              		.align	2
 691              	.L41:
 692 0014 00300240 		.word	1073885184
 693              		.cfi_endproc
 694              	.LFE131:
 696              		.section	.text.rcu_pll_config,"ax",%progbits
 697              		.align	1
 698              		.p2align 2,,3
 699              		.global	rcu_pll_config
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 704              	rcu_pll_config:
 705              	.LVL35:
 706              	.LFB132:
 522:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 707              		.loc 1 522 1 is_stmt 1 view -0
 708              		.cfi_startproc
 709              		@ args = 4, pretend = 0, frame = 0
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711              		@ link register save eliminated.
 523:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_reg;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 33


 712              		.loc 1 523 5 view .LVU146
 524:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 713              		.loc 1 524 5 view .LVU147
 526:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ss_modulation_reg = RCU_PLLSSCTL;
 714              		.loc 1 526 5 view .LVU148
 527:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 715              		.loc 1 527 5 view .LVU149
 522:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t ss_modulation_inc;
 716              		.loc 1 522 1 is_stmt 0 view .LVU150
 717 0000 10B4     		push	{r4}
 718              	.LCFI2:
 719              		.cfi_def_cfa_offset 4
 720              		.cfi_offset 4, -4
 527:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 721              		.loc 1 527 23 view .LVU151
 722 0002 1D4C     		ldr	r4, .L56
 723 0004 D4F88048 		ldr	r4, [r4, #2176]
 724              	.LVL36:
 530:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 725              		.loc 1 530 5 is_stmt 1 view .LVU152
 530:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if((ss_modulation_reg & RCU_SS_TYPE_DOWN) == RCU_SS_TYPE_DOWN) {
 726              		.loc 1 530 7 is_stmt 0 view .LVU153
 727 0008 002C     		cmp	r4, #0
 728 000a 2BDB     		blt	.L55
 729 000c 4FF0400C 		mov	ip, #64
 730              	.L44:
 731              	.LVL37:
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 732              		.loc 1 539 5 is_stmt 1 view .LVU154
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 733              		.loc 1 539 8 is_stmt 0 view .LVU155
 734 0010 8C1E     		subs	r4, r1, #2
 735              	.LVL38:
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 736              		.loc 1 539 7 view .LVU156
 737 0012 3D2C     		cmp	r4, #61
 738 0014 23D8     		bhi	.L52
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 739              		.loc 1 539 37 discriminator 1 view .LVU157
 740 0016 6245     		cmp	r2, ip
 741 0018 21D3     		bcc	.L52
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 742              		.loc 1 539 40 discriminator 2 view .LVU158
 743 001a B2F5FA7F 		cmp	r2, #500
 744 001e 1ED8     		bhi	.L52
 539:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             CHECK_PLL_P_VALID(pll_p) && CHECK_PLL_Q_VALID(pll_q)) {
 745              		.loc 1 539 84 discriminator 3 view .LVU159
 746 0020 082B     		cmp	r3, #8
 747 0022 1CD8     		bhi	.L52
 748 0024 4FF4AA7C 		mov	ip, #340
 749 0028 2CFA03FC 		lsr	ip, ip, r3
 750 002c 6FEA0C0C 		mvn	ip, ip
 751 0030 1CF0010C 		ands	ip, ip, #1
 752 0034 13D1     		bne	.L52
 540:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 753              		.loc 1 540 41 discriminator 5 view .LVU160
 754 0036 019C     		ldr	r4, [sp, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 34


 755 0038 023C     		subs	r4, r4, #2
 540:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLL = pll_psc | (pll_n << 6) | (((pll_p >> 1) - 1U) << 16) |
 756              		.loc 1 540 38 discriminator 5 view .LVU161
 757 003a 0D2C     		cmp	r4, #13
 758 003c 1AD8     		bhi	.L53
 541:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 759              		.loc 1 541 9 is_stmt 1 view .LVU162
 542:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 760              		.loc 1 542 29 is_stmt 0 view .LVU163
 761 003e 019C     		ldr	r4, [sp, #4]
 762 0040 40EA0460 		orr	r0, r0, r4, lsl #24
 763              	.LVL39:
 542:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 764              		.loc 1 542 29 view .LVU164
 765 0044 0143     		orrs	r1, r1, r0
 766              	.LVL40:
 541:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 767              		.loc 1 541 53 view .LVU165
 768 0046 5B08     		lsrs	r3, r3, #1
 769              	.LVL41:
 541:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 770              		.loc 1 541 17 view .LVU166
 771 0048 0B48     		ldr	r0, .L56
 550:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 772              		.loc 1 550 1 view .LVU167
 773 004a 10BC     		pop	{r4}
 774              	.LCFI3:
 775              		.cfi_remember_state
 776              		.cfi_restore 4
 777              		.cfi_def_cfa_offset 0
 778              	.LVL42:
 542:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 779              		.loc 1 542 29 view .LVU168
 780 004c 41EA8211 		orr	r1, r1, r2, lsl #6
 541:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 781              		.loc 1 541 59 view .LVU169
 782 0050 013B     		subs	r3, r3, #1
 542:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 783              		.loc 1 542 29 view .LVU170
 784 0052 41EA0343 		orr	r3, r1, r3, lsl #16
 541:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                   (pll_src) | (pll_q << 24);
 785              		.loc 1 541 17 view .LVU171
 786 0056 C0F80438 		str	r3, [r0, #2052]
 787              	.LVL43:
 549:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 788              		.loc 1 549 5 is_stmt 1 view .LVU172
 549:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 789              		.loc 1 549 12 is_stmt 0 view .LVU173
 790 005a 0120     		movs	r0, #1
 550:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 791              		.loc 1 550 1 view .LVU174
 792 005c 7047     		bx	lr
 793              	.LVL44:
 794              	.L52:
 795              	.LCFI4:
 796              		.cfi_restore_state
 545:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 35


 797              		.loc 1 545 16 view .LVU175
 798 005e 0020     		movs	r0, #0
 799              	.LVL45:
 800              	.L45:
 550:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 801              		.loc 1 550 1 view .LVU176
 802 0060 10BC     		pop	{r4}
 803              	.LCFI5:
 804              		.cfi_remember_state
 805              		.cfi_restore 4
 806              		.cfi_def_cfa_offset 0
 807              	.LVL46:
 550:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 808              		.loc 1 550 1 view .LVU177
 809 0062 7047     		bx	lr
 810              	.LVL47:
 811              	.L55:
 812              	.LCFI6:
 813              		.cfi_restore_state
 531:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 814              		.loc 1 531 9 is_stmt 1 view .LVU178
 531:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ss_modulation_inc += RCU_SS_MODULATION_DOWN_INC;
 815              		.loc 1 531 11 is_stmt 0 view .LVU179
 816 0064 14F0804F 		tst	r4, #1073741824
 817 0068 14BF     		ite	ne
 818 006a 4FF0470C 		movne	ip, #71
 819 006e 4FF0450C 		moveq	ip, #69
 820 0072 CDE7     		b	.L44
 821              	.LVL48:
 822              	.L53:
 545:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 823              		.loc 1 545 16 view .LVU180
 824 0074 6046     		mov	r0, ip
 825              	.LVL49:
 545:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 826              		.loc 1 545 16 view .LVU181
 827 0076 F3E7     		b	.L45
 828              	.L57:
 829              		.align	2
 830              	.L56:
 831 0078 00300240 		.word	1073885184
 832              		.cfi_endproc
 833              	.LFE132:
 835              		.section	.text.rcu_plli2s_config,"ax",%progbits
 836              		.align	1
 837              		.p2align 2,,3
 838              		.global	rcu_plli2s_config
 839              		.syntax unified
 840              		.thumb
 841              		.thumb_func
 843              	rcu_plli2s_config:
 844              	.LVL50:
 845              	.LFB133:
 562:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 846              		.loc 1 562 1 is_stmt 1 view -0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 36


 849              		@ frame_needed = 0, uses_anonymous_args = 0
 850              		@ link register save eliminated.
 564:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 851              		.loc 1 564 5 view .LVU183
 564:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 852              		.loc 1 564 8 is_stmt 0 view .LVU184
 853 0000 A0F13203 		sub	r3, r0, #50
 564:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 854              		.loc 1 564 7 view .LVU185
 855 0004 B3F5E17F 		cmp	r3, #450
 856 0008 0AD8     		bhi	.L61
 564:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 857              		.loc 1 564 42 discriminator 1 view .LVU186
 858 000a 8B1E     		subs	r3, r1, #2
 564:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLI2S = (plli2s_n << 6) | (plli2s_r << 28);
 859              		.loc 1 564 39 discriminator 1 view .LVU187
 860 000c 052B     		cmp	r3, #5
 861 000e 07D8     		bhi	.L61
 565:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 862              		.loc 1 565 9 is_stmt 1 view .LVU188
 565:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 863              		.loc 1 565 20 is_stmt 0 view .LVU189
 864 0010 044B     		ldr	r3, .L62
 565:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 865              		.loc 1 565 50 view .LVU190
 866 0012 0907     		lsls	r1, r1, #28
 867              	.LVL51:
 565:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 868              		.loc 1 565 38 view .LVU191
 869 0014 41EA8011 		orr	r1, r1, r0, lsl #6
 565:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 870              		.loc 1 565 20 view .LVU192
 871 0018 C3F88418 		str	r1, [r3, #2180]
 572:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 872              		.loc 1 572 5 is_stmt 1 view .LVU193
 572:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 873              		.loc 1 572 12 is_stmt 0 view .LVU194
 874 001c 0120     		movs	r0, #1
 875              	.LVL52:
 572:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 876              		.loc 1 572 12 view .LVU195
 877 001e 7047     		bx	lr
 878              	.LVL53:
 879              	.L61:
 568:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 880              		.loc 1 568 16 view .LVU196
 881 0020 0020     		movs	r0, #0
 882              	.LVL54:
 573:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 883              		.loc 1 573 1 view .LVU197
 884 0022 7047     		bx	lr
 885              	.L63:
 886              		.align	2
 887              	.L62:
 888 0024 00300240 		.word	1073885184
 889              		.cfi_endproc
 890              	.LFE133:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 37


 892              		.section	.text.rcu_pllsai_config,"ax",%progbits
 893              		.align	1
 894              		.p2align 2,,3
 895              		.global	rcu_pllsai_config
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	rcu_pllsai_config:
 901              	.LVL55:
 902              	.LFB134:
 587:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* check the function parameter */
 903              		.loc 1 587 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 908              		.loc 1 589 5 view .LVU199
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 909              		.loc 1 589 8 is_stmt 0 view .LVU200
 910 0000 A0F13203 		sub	r3, r0, #50
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 911              		.loc 1 589 7 view .LVU201
 912 0004 B3F5E17F 		cmp	r3, #450
 913 0008 19D8     		bhi	.L68
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 914              		.loc 1 589 39 discriminator 1 view .LVU202
 915 000a 0829     		cmp	r1, #8
 916 000c 17D8     		bhi	.L68
 917 000e 4FF4AA73 		mov	r3, #340
 918 0012 CB40     		lsrs	r3, r3, r1
 919 0014 DB43     		mvns	r3, r3
 920 0016 13F00103 		ands	r3, r3, #1
 921 001a 10D1     		bne	.L68
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 922              		.loc 1 589 76 discriminator 8 view .LVU203
 923 001c A2F1020C 		sub	ip, r2, #2
 589:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_PLLSAI = (pllsai_n << 6U) | (((pllsai_p >> 1U) - 1U) << 16U) | (pllsai_r << 28U);
 924              		.loc 1 589 73 discriminator 8 view .LVU204
 925 0020 BCF1050F 		cmp	ip, #5
 926 0024 0BD8     		bhi	.L68
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 927              		.loc 1 590 9 is_stmt 1 view .LVU205
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 928              		.loc 1 590 53 is_stmt 0 view .LVU206
 929 0026 4908     		lsrs	r1, r1, #1
 930              	.LVL56:
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 931              		.loc 1 590 86 view .LVU207
 932 0028 1207     		lsls	r2, r2, #28
 933              	.LVL57:
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 934              		.loc 1 590 20 view .LVU208
 935 002a 064B     		ldr	r3, .L70
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 936              		.loc 1 590 60 view .LVU209
 937 002c 0139     		subs	r1, r1, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 38


 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 938              		.loc 1 590 74 view .LVU210
 939 002e 42EA8012 		orr	r2, r2, r0, lsl #6
 940 0032 42EA0142 		orr	r2, r2, r1, lsl #16
 590:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 941              		.loc 1 590 20 view .LVU211
 942 0036 C3F88828 		str	r2, [r3, #2184]
 597:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 943              		.loc 1 597 5 is_stmt 1 view .LVU212
 597:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 944              		.loc 1 597 12 is_stmt 0 view .LVU213
 945 003a 0120     		movs	r0, #1
 946              	.LVL58:
 597:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 947              		.loc 1 597 12 view .LVU214
 948 003c 7047     		bx	lr
 949              	.LVL59:
 950              	.L68:
 593:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 951              		.loc 1 593 16 view .LVU215
 952 003e 0020     		movs	r0, #0
 953              	.LVL60:
 593:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 954              		.loc 1 593 16 view .LVU216
 955 0040 7047     		bx	lr
 956              	.L71:
 957 0042 00BF     		.align	2
 958              	.L70:
 959 0044 00300240 		.word	1073885184
 960              		.cfi_endproc
 961              	.LFE134:
 963              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 964              		.align	1
 965              		.p2align 2,,3
 966              		.global	rcu_rtc_clock_config
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	rcu_rtc_clock_config:
 972              	.LVL61:
 973              	.LFB135:
 612:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 974              		.loc 1 612 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 613:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 979              		.loc 1 613 5 view .LVU218
 615:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 980              		.loc 1 615 5 view .LVU219
 615:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 981              		.loc 1 615 9 is_stmt 0 view .LVU220
 982 0000 044A     		ldr	r2, .L73
 983 0002 D2F87038 		ldr	r3, [r2, #2160]
 984              	.LVL62:
 617:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 39


 985              		.loc 1 617 5 is_stmt 1 view .LVU221
 618:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 986              		.loc 1 618 5 view .LVU222
 617:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 987              		.loc 1 617 9 is_stmt 0 view .LVU223
 988 0006 23F44073 		bic	r3, r3, #768
 989              	.LVL63:
 618:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 990              		.loc 1 618 22 view .LVU224
 991 000a 0343     		orrs	r3, r3, r0
 992              	.LVL64:
 618:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 993              		.loc 1 618 15 view .LVU225
 994 000c C2F87038 		str	r3, [r2, #2160]
 619:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 995              		.loc 1 619 1 view .LVU226
 996 0010 7047     		bx	lr
 997              	.L74:
 998 0012 00BF     		.align	2
 999              	.L73:
 1000 0014 00300240 		.word	1073885184
 1001              		.cfi_endproc
 1002              	.LFE135:
 1004              		.section	.text.rcu_rtc_div_config,"ax",%progbits
 1005              		.align	1
 1006              		.p2align 2,,3
 1007              		.global	rcu_rtc_div_config
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1012              	rcu_rtc_div_config:
 1013              	.LVL65:
 1014              	.LFB136:
 631:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1015              		.loc 1 631 1 is_stmt 1 view -0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 0
 1018              		@ frame_needed = 0, uses_anonymous_args = 0
 1019              		@ link register save eliminated.
 632:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1020              		.loc 1 632 5 view .LVU228
 634:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 1021              		.loc 1 634 5 view .LVU229
 634:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RTCDIV bits and set according to rtc_div value */
 1022              		.loc 1 634 9 is_stmt 0 view .LVU230
 1023 0000 044A     		ldr	r2, .L76
 1024 0002 D2F80838 		ldr	r3, [r2, #2056]
 1025              	.LVL66:
 636:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 1026              		.loc 1 636 5 is_stmt 1 view .LVU231
 637:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1027              		.loc 1 637 5 view .LVU232
 636:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | rtc_div);
 1028              		.loc 1 636 9 is_stmt 0 view .LVU233
 1029 0006 23F4F813 		bic	r3, r3, #2031616
 1030              	.LVL67:
 637:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 40


 1031              		.loc 1 637 21 view .LVU234
 1032 000a 0343     		orrs	r3, r3, r0
 1033              	.LVL68:
 637:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1034              		.loc 1 637 14 view .LVU235
 1035 000c C2F80838 		str	r3, [r2, #2056]
 638:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1036              		.loc 1 638 1 view .LVU236
 1037 0010 7047     		bx	lr
 1038              	.L77:
 1039 0012 00BF     		.align	2
 1040              	.L76:
 1041 0014 00300240 		.word	1073885184
 1042              		.cfi_endproc
 1043              	.LFE136:
 1045              		.section	.text.rcu_i2s_clock_config,"ax",%progbits
 1046              		.align	1
 1047              		.p2align 2,,3
 1048              		.global	rcu_i2s_clock_config
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1053              	rcu_i2s_clock_config:
 1054              	.LVL69:
 1055              	.LFB137:
 651:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1056              		.loc 1 651 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 652:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1061              		.loc 1 652 5 view .LVU238
 654:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 1062              		.loc 1 654 5 view .LVU239
 654:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the I2SSEL bit and set according to i2s_clock_source */
 1063              		.loc 1 654 9 is_stmt 0 view .LVU240
 1064 0000 044A     		ldr	r2, .L79
 1065 0002 D2F80838 		ldr	r3, [r2, #2056]
 1066              	.LVL70:
 656:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 1067              		.loc 1 656 5 is_stmt 1 view .LVU241
 657:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1068              		.loc 1 657 5 view .LVU242
 656:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG0 = (reg | i2s_clock_source);
 1069              		.loc 1 656 9 is_stmt 0 view .LVU243
 1070 0006 23F40003 		bic	r3, r3, #8388608
 1071              	.LVL71:
 657:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1072              		.loc 1 657 21 view .LVU244
 1073 000a 0343     		orrs	r3, r3, r0
 1074              	.LVL72:
 657:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1075              		.loc 1 657 14 view .LVU245
 1076 000c C2F80838 		str	r3, [r2, #2056]
 658:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1077              		.loc 1 658 1 view .LVU246
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 41


 1078 0010 7047     		bx	lr
 1079              	.L80:
 1080 0012 00BF     		.align	2
 1081              	.L79:
 1082 0014 00300240 		.word	1073885184
 1083              		.cfi_endproc
 1084              	.LFE137:
 1086              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 1087              		.align	1
 1088              		.p2align 2,,3
 1089              		.global	rcu_ck48m_clock_config
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1094              	rcu_ck48m_clock_config:
 1095              	.LVL73:
 1096              	.LFB138:
 670:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1097              		.loc 1 670 1 is_stmt 1 view -0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 671:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1102              		.loc 1 671 5 view .LVU248
 673:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 1103              		.loc 1 673 5 view .LVU249
 673:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the CK48MSEL bit and set according to i2s_clock_source */
 1104              		.loc 1 673 9 is_stmt 0 view .LVU250
 1105 0000 044A     		ldr	r2, .L82
 1106 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1107              	.LVL74:
 675:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1108              		.loc 1 675 5 is_stmt 1 view .LVU251
 676:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1109              		.loc 1 676 5 view .LVU252
 675:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1110              		.loc 1 675 9 is_stmt 0 view .LVU253
 1111 0006 23F00103 		bic	r3, r3, #1
 1112              	.LVL75:
 676:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1113              		.loc 1 676 23 view .LVU254
 1114 000a 0343     		orrs	r3, r3, r0
 1115              	.LVL76:
 676:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1116              		.loc 1 676 16 view .LVU255
 1117 000c C2F8C038 		str	r3, [r2, #2240]
 677:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1118              		.loc 1 677 1 view .LVU256
 1119 0010 7047     		bx	lr
 1120              	.L83:
 1121 0012 00BF     		.align	2
 1122              	.L82:
 1123 0014 00300240 		.word	1073885184
 1124              		.cfi_endproc
 1125              	.LFE138:
 1127              		.section	.text.rcu_pll48m_clock_config,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 42


 1128              		.align	1
 1129              		.p2align 2,,3
 1130              		.global	rcu_pll48m_clock_config
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1135              	rcu_pll48m_clock_config:
 1136              	.LVL77:
 1137              	.LFB139:
 689:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1138              		.loc 1 689 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		@ link register save eliminated.
 690:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1143              		.loc 1 690 5 view .LVU258
 692:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 1144              		.loc 1 692 5 view .LVU259
 692:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the PLL48MSEL bit and set according to pll48m_clock_source */
 1145              		.loc 1 692 9 is_stmt 0 view .LVU260
 1146 0000 044A     		ldr	r2, .L85
 1147 0002 D2F8C038 		ldr	r3, [r2, #2240]
 1148              	.LVL78:
 694:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 1149              		.loc 1 694 5 is_stmt 1 view .LVU261
 695:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1150              		.loc 1 695 5 view .LVU262
 694:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_ADDCTL = (reg | pll48m_clock_source);
 1151              		.loc 1 694 9 is_stmt 0 view .LVU263
 1152 0006 23F00203 		bic	r3, r3, #2
 1153              	.LVL79:
 695:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1154              		.loc 1 695 23 view .LVU264
 1155 000a 0343     		orrs	r3, r3, r0
 1156              	.LVL80:
 695:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1157              		.loc 1 695 16 view .LVU265
 1158 000c C2F8C038 		str	r3, [r2, #2240]
 696:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1159              		.loc 1 696 1 view .LVU266
 1160 0010 7047     		bx	lr
 1161              	.L86:
 1162 0012 00BF     		.align	2
 1163              	.L85:
 1164 0014 00300240 		.word	1073885184
 1165              		.cfi_endproc
 1166              	.LFE139:
 1168              		.section	.text.rcu_timer_clock_prescaler_config,"ax",%progbits
 1169              		.align	1
 1170              		.p2align 2,,3
 1171              		.global	rcu_timer_clock_prescaler_config
 1172              		.syntax unified
 1173              		.thumb
 1174              		.thumb_func
 1176              	rcu_timer_clock_prescaler_config:
 1177              	.LVL81:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 43


 1178              	.LFB140:
 714:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* configure the TIMERSEL bit and select the TIMER clock prescaler */
 1179              		.loc 1 714 1 is_stmt 1 view -0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
 716:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1184              		.loc 1 716 5 view .LVU268
 717:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 1185              		.loc 1 717 18 is_stmt 0 view .LVU269
 1186 0000 074A     		ldr	r2, .L90
 716:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CFG1 &= timer_clock_prescaler;
 1187              		.loc 1 716 7 view .LVU270
 1188 0002 6FF08073 		mvn	r3, #16777216
 1189 0006 9842     		cmp	r0, r3
 717:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 1190              		.loc 1 717 18 view .LVU271
 1191 0008 D2F88C38 		ldr	r3, [r2, #2188]
 717:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 1192              		.loc 1 717 9 is_stmt 1 view .LVU272
 717:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 1193              		.loc 1 717 18 is_stmt 0 view .LVU273
 1194 000c 0BBF     		itete	eq
 1195 000e 23F08073 		biceq	r3, r3, #16777216
 719:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 1196              		.loc 1 719 18 view .LVU274
 1197 0012 1843     		orrne	r0, r0, r3
 1198              	.LVL82:
 717:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     } else {
 1199              		.loc 1 717 18 view .LVU275
 1200 0014 C2F88C38 		streq	r3, [r2, #2188]
 719:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 1201              		.loc 1 719 9 is_stmt 1 view .LVU276
 719:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
 1202              		.loc 1 719 18 is_stmt 0 view .LVU277
 1203 0018 C2F88C08 		strne	r0, [r2, #2188]
 721:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1204              		.loc 1 721 1 view .LVU278
 1205 001c 7047     		bx	lr
 1206              	.L91:
 1207 001e 00BF     		.align	2
 1208              	.L90:
 1209 0020 00300240 		.word	1073885184
 1210              		.cfi_endproc
 1211              	.LFE140:
 1213              		.section	.text.rcu_tli_clock_div_config,"ax",%progbits
 1214              		.align	1
 1215              		.p2align 2,,3
 1216              		.global	rcu_tli_clock_div_config
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1221              	rcu_tli_clock_div_config:
 1222              	.LVL83:
 1223              	.LFB141:
 732:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 44


 1224              		.loc 1 732 1 is_stmt 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 733:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1229              		.loc 1 733 5 view .LVU280
 735:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 1230              		.loc 1 735 5 view .LVU281
 735:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the PLLSAIRDIV bit and set according to pllsai_r_div */
 1231              		.loc 1 735 9 is_stmt 0 view .LVU282
 1232 0000 044A     		ldr	r2, .L93
 1233 0002 D2F88C38 		ldr	r3, [r2, #2188]
 1234              	.LVL84:
 737:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1235              		.loc 1 737 5 is_stmt 1 view .LVU283
 738:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1236              		.loc 1 738 5 view .LVU284
 737:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CFG1 = (reg | pllsai_r_div);
 1237              		.loc 1 737 9 is_stmt 0 view .LVU285
 1238 0006 23F44033 		bic	r3, r3, #196608
 1239              	.LVL85:
 738:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1240              		.loc 1 738 21 view .LVU286
 1241 000a 0343     		orrs	r3, r3, r0
 1242              	.LVL86:
 738:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1243              		.loc 1 738 14 view .LVU287
 1244 000c C2F88C38 		str	r3, [r2, #2188]
 739:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1245              		.loc 1 739 1 view .LVU288
 1246 0010 7047     		bx	lr
 1247              	.L94:
 1248 0012 00BF     		.align	2
 1249              	.L93:
 1250 0014 00300240 		.word	1073885184
 1251              		.cfi_endproc
 1252              	.LFE141:
 1254              		.section	.text.rcu_flag_get,"ax",%progbits
 1255              		.align	1
 1256              		.p2align 2,,3
 1257              		.global	rcu_flag_get
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	rcu_flag_get:
 1263              	.LVL87:
 1264              	.LFB142:
 764:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* get the rcu flag */
 1265              		.loc 1 764 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1270              		.loc 1 766 5 view .LVU290
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 45


 1271              		.loc 1 766 18 is_stmt 0 view .LVU291
 1272 0000 8309     		lsrs	r3, r0, #6
 1273 0002 03F18043 		add	r3, r3, #1073741824
 1274 0006 03F50E33 		add	r3, r3, #145408
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1275              		.loc 1 766 38 view .LVU292
 1276 000a 00F01F00 		and	r0, r0, #31
 1277              	.LVL88:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1278              		.loc 1 766 18 view .LVU293
 1279 000e 1B68     		ldr	r3, [r3]
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1280              		.loc 1 766 14 view .LVU294
 1281 0010 23FA00F0 		lsr	r0, r3, r0
 771:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1282              		.loc 1 771 1 view .LVU295
 1283 0014 00F00100 		and	r0, r0, #1
 1284 0018 7047     		bx	lr
 1285              		.cfi_endproc
 1286              	.LFE142:
 1288 001a 00BF     		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 1289              		.align	1
 1290              		.p2align 2,,3
 1291              		.global	rcu_all_reset_flag_clear
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	rcu_all_reset_flag_clear:
 1297              	.LFB143:
 780:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 1298              		.loc 1 780 1 is_stmt 1 view -0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
 781:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1303              		.loc 1 781 5 view .LVU297
 781:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1304              		.loc 1 781 16 is_stmt 0 view .LVU298
 1305 0000 034A     		ldr	r2, .L97
 1306 0002 D2F87438 		ldr	r3, [r2, #2164]
 1307 0006 43F08073 		orr	r3, r3, #16777216
 1308 000a C2F87438 		str	r3, [r2, #2164]
 782:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1309              		.loc 1 782 1 view .LVU299
 1310 000e 7047     		bx	lr
 1311              	.L98:
 1312              		.align	2
 1313              	.L97:
 1314 0010 00300240 		.word	1073885184
 1315              		.cfi_endproc
 1316              	.LFE143:
 1318              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 1319              		.align	1
 1320              		.p2align 2,,3
 1321              		.global	rcu_interrupt_flag_get
 1322              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 46


 1323              		.thumb
 1324              		.thumb_func
 1326              	rcu_interrupt_flag_get:
 1327              	.LFB182:
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
 1332 0000 8309     		lsrs	r3, r0, #6
 1333 0002 03F18043 		add	r3, r3, #1073741824
 1334 0006 03F50E33 		add	r3, r3, #145408
 1335 000a 00F01F00 		and	r0, r0, #31
 1336 000e 1B68     		ldr	r3, [r3]
 1337 0010 23FA00F0 		lsr	r0, r3, r0
 1338 0014 00F00100 		and	r0, r0, #1
 1339 0018 7047     		bx	lr
 1340              		.cfi_endproc
 1341              	.LFE182:
 1343 001a 00BF     		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1344              		.align	1
 1345              		.p2align 2,,3
 1346              		.global	rcu_interrupt_flag_clear
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1351              	rcu_interrupt_flag_clear:
 1352              	.LFB168:
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 0
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 1357 0000 8309     		lsrs	r3, r0, #6
 1358 0002 03F18043 		add	r3, r3, #1073741824
 1359 0006 03F50E33 		add	r3, r3, #145408
 1360 000a 00F01F00 		and	r0, r0, #31
 1361 000e 1968     		ldr	r1, [r3]
 1362 0010 0122     		movs	r2, #1
 1363 0012 02FA00F0 		lsl	r0, r2, r0
 1364 0016 0843     		orrs	r0, r0, r1
 1365 0018 1860     		str	r0, [r3]
 1366 001a 7047     		bx	lr
 1367              		.cfi_endproc
 1368              	.LFE168:
 1370              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1371              		.align	1
 1372              		.p2align 2,,3
 1373              		.global	rcu_interrupt_enable
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1378              	rcu_interrupt_enable:
 1379              	.LFB170:
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 0
 1382              		@ frame_needed = 0, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 1384 0000 8309     		lsrs	r3, r0, #6
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 47


 1385 0002 03F18043 		add	r3, r3, #1073741824
 1386 0006 03F50E33 		add	r3, r3, #145408
 1387 000a 00F01F00 		and	r0, r0, #31
 1388 000e 1968     		ldr	r1, [r3]
 1389 0010 0122     		movs	r2, #1
 1390 0012 02FA00F0 		lsl	r0, r2, r0
 1391 0016 0843     		orrs	r0, r0, r1
 1392 0018 1860     		str	r0, [r3]
 1393 001a 7047     		bx	lr
 1394              		.cfi_endproc
 1395              	.LFE170:
 1397              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1398              		.align	1
 1399              		.p2align 2,,3
 1400              		.global	rcu_interrupt_disable
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1405              	rcu_interrupt_disable:
 1406              	.LFB178:
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410              		@ link register save eliminated.
 1411 0000 8309     		lsrs	r3, r0, #6
 1412 0002 03F18043 		add	r3, r3, #1073741824
 1413 0006 03F50E33 		add	r3, r3, #145408
 1414 000a 00F01F00 		and	r0, r0, #31
 1415 000e 1A68     		ldr	r2, [r3]
 1416 0010 0121     		movs	r1, #1
 1417 0012 01FA00F0 		lsl	r0, r1, r0
 1418 0016 22EA0000 		bic	r0, r2, r0
 1419 001a 1860     		str	r0, [r3]
 1420 001c 7047     		bx	lr
 1421              		.cfi_endproc
 1422              	.LFE178:
 1424 001e 00BF     		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1425              		.align	1
 1426              		.p2align 2,,3
 1427              		.global	rcu_lxtal_drive_capability_config
 1428              		.syntax unified
 1429              		.thumb
 1430              		.thumb_func
 1432              	rcu_lxtal_drive_capability_config:
 1433              	.LVL89:
 1434              	.LFB148:
 882:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 1435              		.loc 1 882 1 is_stmt 1 view -0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 0
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 883:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1440              		.loc 1 883 5 view .LVU301
 885:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1441              		.loc 1 885 5 view .LVU302
 885:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 48


 1442              		.loc 1 885 9 is_stmt 0 view .LVU303
 1443 0000 044A     		ldr	r2, .L104
 1444 0002 D2F87038 		ldr	r3, [r2, #2160]
 1445              	.LVL90:
 888:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1446              		.loc 1 888 5 is_stmt 1 view .LVU304
 889:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1447              		.loc 1 889 5 view .LVU305
 888:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1448              		.loc 1 888 9 is_stmt 0 view .LVU306
 1449 0006 23F00803 		bic	r3, r3, #8
 1450              	.LVL91:
 889:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1451              		.loc 1 889 22 view .LVU307
 1452 000a 0343     		orrs	r3, r3, r0
 1453              	.LVL92:
 889:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1454              		.loc 1 889 15 view .LVU308
 1455 000c C2F87038 		str	r3, [r2, #2160]
 890:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1456              		.loc 1 890 1 view .LVU309
 1457 0010 7047     		bx	lr
 1458              	.L105:
 1459 0012 00BF     		.align	2
 1460              	.L104:
 1461 0014 00300240 		.word	1073885184
 1462              		.cfi_endproc
 1463              	.LFE148:
 1465              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1466              		.align	1
 1467              		.p2align 2,,3
 1468              		.global	rcu_osci_stab_wait
 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
 1473              	rcu_osci_stab_wait:
 1474              	.LVL93:
 1475              	.LFB149:
 908:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t stb_cnt = 0U;
 1476              		.loc 1 908 1 is_stmt 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 909:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ErrStatus reval = ERROR;
 1481              		.loc 1 909 5 view .LVU311
 910:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     FlagStatus osci_stat = RESET;
 1482              		.loc 1 910 5 view .LVU312
 911:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 1483              		.loc 1 911 5 view .LVU313
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1484              		.loc 1 913 5 view .LVU314
 1485 0000 1C28     		cmp	r0, #28
 1486 0002 14D8     		bhi	.L107
 1487 0004 1C28     		cmp	r0, #28
 1488 0006 10D8     		bhi	.L126
 1489 0008 DFE800F0 		tbb	[pc, r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 49


 1490              	.L110:
 1491 000c 49       		.byte	(.L127-.L110)/2
 1492 000d 0F       		.byte	(.L126-.L110)/2
 1493 000e 0F       		.byte	(.L126-.L110)/2
 1494 000f 0F       		.byte	(.L126-.L110)/2
 1495 0010 0F       		.byte	(.L126-.L110)/2
 1496 0011 0F       		.byte	(.L126-.L110)/2
 1497 0012 0F       		.byte	(.L126-.L110)/2
 1498 0013 0F       		.byte	(.L126-.L110)/2
 1499 0014 0F       		.byte	(.L126-.L110)/2
 1500 0015 0F       		.byte	(.L126-.L110)/2
 1501 0016 0F       		.byte	(.L126-.L110)/2
 1502 0017 0F       		.byte	(.L126-.L110)/2
 1503 0018 0F       		.byte	(.L126-.L110)/2
 1504 0019 0F       		.byte	(.L126-.L110)/2
 1505 001a 0F       		.byte	(.L126-.L110)/2
 1506 001b 0F       		.byte	(.L126-.L110)/2
 1507 001c 59       		.byte	(.L128-.L110)/2
 1508 001d 0F       		.byte	(.L126-.L110)/2
 1509 001e 0F       		.byte	(.L126-.L110)/2
 1510 001f 0F       		.byte	(.L126-.L110)/2
 1511 0020 0F       		.byte	(.L126-.L110)/2
 1512 0021 0F       		.byte	(.L126-.L110)/2
 1513 0022 0F       		.byte	(.L126-.L110)/2
 1514 0023 0F       		.byte	(.L126-.L110)/2
 1515 0024 69       		.byte	(.L129-.L110)/2
 1516 0025 0F       		.byte	(.L126-.L110)/2
 1517 0026 78       		.byte	(.L130-.L110)/2
 1518 0027 0F       		.byte	(.L126-.L110)/2
 1519 0028 87       		.byte	(.L131-.L110)/2
 1520 0029 00       		.p2align 1
 1521              	.L126:
 1522 002a 0020     		movs	r0, #0
 1523              	.LVL94:
 1524              		.loc 1 1016 5 view .LVU315
1017:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 1525              		.loc 1 1017 1 is_stmt 0 view .LVU316
 1526 002c 7047     		bx	lr
 1527              	.LVL95:
 1528              	.L107:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1529              		.loc 1 913 5 view .LVU317
 1530 002e B0F5E85F 		cmp	r0, #7424
 1531 0032 25D0     		beq	.L132
 1532 0034 43F21003 		movw	r3, #12304
 1533 0038 9842     		cmp	r0, r3
 1534 003a 0ED1     		bne	.L143
 1535 003c 3E4B     		ldr	r3, .L152
 1536              	.LBB78:
 1537              	.LBB79:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1538              		.loc 1 766 18 view .LVU318
 1539 003e 3F49     		ldr	r1, .L152+4
 1540 0040 01E0     		b	.L116
 1541              	.LVL96:
 1542              	.L144:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 50


 1543              		.loc 1 766 18 view .LVU319
 1544              	.LBE79:
 1545              	.LBE78:
 952:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1546              		.loc 1 952 36 discriminator 1 view .LVU320
 1547 0042 013B     		subs	r3, r3, #1
 1548 0044 03D0     		beq	.L121
 1549              	.L116:
 1550              	.LVL97:
 953:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1551              		.loc 1 953 13 is_stmt 1 view .LVU321
 1552              	.LBB81:
 1553              	.LBI78:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1554              		.loc 1 763 12 view .LVU322
 1555              	.LBB80:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1556              		.loc 1 766 5 view .LVU323
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1557              		.loc 1 766 18 is_stmt 0 view .LVU324
 1558 0046 D1F8C028 		ldr	r2, [r1, #2240]
 1559              	.LVL98:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1560              		.loc 1 766 18 view .LVU325
 1561              	.LBE80:
 1562              	.LBE81:
 954:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1563              		.loc 1 954 13 is_stmt 1 view .LVU326
 952:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1564              		.loc 1 952 14 view .LVU327
 1565 004a 9203     		lsls	r2, r2, #14
 1566              	.LVL99:
 952:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1567              		.loc 1 952 14 is_stmt 0 view .LVU328
 1568 004c F9D5     		bpl	.L144
 1569              	.L121:
 958:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1570              		.loc 1 958 9 is_stmt 1 view .LVU329
 1571              	.LVL100:
 1572              	.LBB82:
 1573              	.LBI82:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1574              		.loc 1 763 12 view .LVU330
 1575              	.LBB83:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1576              		.loc 1 766 5 view .LVU331
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1577              		.loc 1 766 18 is_stmt 0 view .LVU332
 1578 004e 3B4B     		ldr	r3, .L152+4
 1579 0050 D3F8C008 		ldr	r0, [r3, #2240]
 1580              	.LVL101:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1581              		.loc 1 766 7 view .LVU333
 1582 0054 C0F34040 		ubfx	r0, r0, #17, #1
 1583 0058 7047     		bx	lr
 1584              	.LVL102:
 1585              	.L143:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 51


 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1586              		.loc 1 766 7 view .LVU334
 1587              	.LBE83:
 1588              	.LBE82:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1589              		.loc 1 913 5 view .LVU335
 1590 005a B0F5E05F 		cmp	r0, #7168
 1591 005e E4D1     		bne	.L126
 1592              	.LBB84:
 1593              	.LBB85:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1594              		.loc 1 766 18 view .LVU336
 1595 0060 3649     		ldr	r1, .L152+4
 1596              	.LBE85:
 1597              	.LBE84:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1598              		.loc 1 913 5 view .LVU337
 1599 0062 6FF07043 		mvn	r3, #-268435456
 1600 0066 01E0     		b	.L117
 1601              	.LVL103:
 1602              	.L145:
 928:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1603              		.loc 1 928 36 discriminator 1 view .LVU338
 1604 0068 013B     		subs	r3, r3, #1
 1605 006a 03D0     		beq	.L119
 1606              	.L117:
 1607              	.LVL104:
 929:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1608              		.loc 1 929 13 is_stmt 1 view .LVU339
 1609              	.LBB87:
 1610              	.LBI84:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1611              		.loc 1 763 12 view .LVU340
 1612              	.LBB86:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1613              		.loc 1 766 5 view .LVU341
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1614              		.loc 1 766 18 is_stmt 0 view .LVU342
 1615 006c D1F87028 		ldr	r2, [r1, #2160]
 1616              	.LVL105:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1617              		.loc 1 766 18 view .LVU343
 1618              	.LBE86:
 1619              	.LBE87:
 930:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1620              		.loc 1 930 13 is_stmt 1 view .LVU344
 928:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1621              		.loc 1 928 14 view .LVU345
 1622 0070 9207     		lsls	r2, r2, #30
 1623              	.LVL106:
 928:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1624              		.loc 1 928 14 is_stmt 0 view .LVU346
 1625 0072 F9D5     		bpl	.L145
 1626              	.L119:
 934:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1627              		.loc 1 934 9 is_stmt 1 view .LVU347
 1628              	.LVL107:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 52


 1629              	.LBB88:
 1630              	.LBI88:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1631              		.loc 1 763 12 view .LVU348
 1632              	.LBB89:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1633              		.loc 1 766 5 view .LVU349
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1634              		.loc 1 766 18 is_stmt 0 view .LVU350
 1635 0074 314B     		ldr	r3, .L152+4
 1636 0076 D3F87008 		ldr	r0, [r3, #2160]
 1637              	.LVL108:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1638              		.loc 1 766 7 view .LVU351
 1639 007a C0F34000 		ubfx	r0, r0, #1, #1
 1640 007e 7047     		bx	lr
 1641              	.LVL109:
 1642              	.L132:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1643              		.loc 1 766 7 view .LVU352
 1644              	.LBE89:
 1645              	.LBE88:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1646              		.loc 1 913 5 view .LVU353
 1647 0080 2D4B     		ldr	r3, .L152
 1648              	.LBB90:
 1649              	.LBB91:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1650              		.loc 1 766 18 view .LVU354
 1651 0082 2E49     		ldr	r1, .L152+4
 1652 0084 01E0     		b	.L115
 1653              	.LVL110:
 1654              	.L146:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1655              		.loc 1 766 18 view .LVU355
 1656              	.LBE91:
 1657              	.LBE90:
 964:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1658              		.loc 1 964 36 discriminator 1 view .LVU356
 1659 0086 013B     		subs	r3, r3, #1
 1660 0088 03D0     		beq	.L122
 1661              	.LVL111:
 1662              	.L115:
 965:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1663              		.loc 1 965 13 is_stmt 1 view .LVU357
 1664              	.LBB93:
 1665              	.LBI90:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1666              		.loc 1 763 12 view .LVU358
 1667              	.LBB92:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1668              		.loc 1 766 5 view .LVU359
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1669              		.loc 1 766 18 is_stmt 0 view .LVU360
 1670 008a D1F87428 		ldr	r2, [r1, #2164]
 1671              	.LVL112:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 53


 1672              		.loc 1 766 18 view .LVU361
 1673              	.LBE92:
 1674              	.LBE93:
 966:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1675              		.loc 1 966 13 is_stmt 1 view .LVU362
 964:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC32KSTB);
 1676              		.loc 1 964 14 view .LVU363
 1677 008e 9007     		lsls	r0, r2, #30
 1678 0090 F9D5     		bpl	.L146
 1679              	.L122:
 970:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1680              		.loc 1 970 9 view .LVU364
 1681              	.LVL113:
 1682              	.LBB94:
 1683              	.LBI94:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1684              		.loc 1 763 12 view .LVU365
 1685              	.LBB95:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1686              		.loc 1 766 5 view .LVU366
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1687              		.loc 1 766 18 is_stmt 0 view .LVU367
 1688 0092 2A4B     		ldr	r3, .L152+4
 1689 0094 D3F87408 		ldr	r0, [r3, #2164]
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1690              		.loc 1 766 7 view .LVU368
 1691 0098 C0F34000 		ubfx	r0, r0, #1, #1
 1692 009c 7047     		bx	lr
 1693              	.LVL114:
 1694              	.L127:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1695              		.loc 1 766 7 view .LVU369
 1696              	.LBE95:
 1697              	.LBE94:
 1698              	.LBB96:
 1699              	.LBB97:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1700              		.loc 1 766 18 view .LVU370
 1701 009e 2749     		ldr	r1, .L152+4
 1702              	.LBE97:
 1703              	.LBE96:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1704              		.loc 1 913 5 view .LVU371
 1705 00a0 4FF4A063 		mov	r3, #1280
 1706 00a4 01E0     		b	.L114
 1707              	.LVL115:
 1708              	.L147:
 940:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1709              		.loc 1 940 36 discriminator 1 view .LVU372
 1710 00a6 013B     		subs	r3, r3, #1
 1711 00a8 03D0     		beq	.L120
 1712              	.LVL116:
 1713              	.L114:
 941:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1714              		.loc 1 941 13 is_stmt 1 view .LVU373
 1715              	.LBB99:
 1716              	.LBI96:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 54


 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1717              		.loc 1 763 12 view .LVU374
 1718              	.LBB98:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1719              		.loc 1 766 5 view .LVU375
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1720              		.loc 1 766 18 is_stmt 0 view .LVU376
 1721 00aa D1F80028 		ldr	r2, [r1, #2048]
 1722              	.LVL117:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1723              		.loc 1 766 18 view .LVU377
 1724              	.LBE98:
 1725              	.LBE99:
 942:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1726              		.loc 1 942 13 is_stmt 1 view .LVU378
 940:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC16MSTB);
 1727              		.loc 1 940 14 view .LVU379
 1728 00ae 9007     		lsls	r0, r2, #30
 1729 00b0 F9D5     		bpl	.L147
 1730              	.L120:
 946:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1731              		.loc 1 946 9 view .LVU380
 1732              	.LVL118:
 1733              	.LBB100:
 1734              	.LBI100:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1735              		.loc 1 763 12 view .LVU381
 1736              	.LBB101:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1737              		.loc 1 766 5 view .LVU382
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1738              		.loc 1 766 18 is_stmt 0 view .LVU383
 1739 00b2 224B     		ldr	r3, .L152+4
 1740 00b4 D3F80008 		ldr	r0, [r3, #2048]
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1741              		.loc 1 766 7 view .LVU384
 1742 00b8 C0F34000 		ubfx	r0, r0, #1, #1
 1743 00bc 7047     		bx	lr
 1744              	.LVL119:
 1745              	.L128:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1746              		.loc 1 766 7 view .LVU385
 1747              	.LBE101:
 1748              	.LBE100:
 1749              	.LBB102:
 1750              	.LBB103:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1751              		.loc 1 766 18 view .LVU386
 1752 00be 1F49     		ldr	r1, .L152+4
 1753              	.LBE103:
 1754              	.LBE102:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1755              		.loc 1 913 5 view .LVU387
 1756 00c0 4FF6FF73 		movw	r3, #65535
 1757 00c4 01E0     		b	.L113
 1758              	.LVL120:
 1759              	.L148:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 55


 916:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1760              		.loc 1 916 36 discriminator 1 view .LVU388
 1761 00c6 013B     		subs	r3, r3, #1
 1762 00c8 03D0     		beq	.L118
 1763              	.LVL121:
 1764              	.L113:
 917:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1765              		.loc 1 917 13 is_stmt 1 view .LVU389
 1766              	.LBB105:
 1767              	.LBI102:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1768              		.loc 1 763 12 view .LVU390
 1769              	.LBB104:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1770              		.loc 1 766 5 view .LVU391
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1771              		.loc 1 766 18 is_stmt 0 view .LVU392
 1772 00ca D1F80028 		ldr	r2, [r1, #2048]
 1773              	.LVL122:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1774              		.loc 1 766 18 view .LVU393
 1775              	.LBE104:
 1776              	.LBE105:
 918:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1777              		.loc 1 918 13 is_stmt 1 view .LVU394
 916:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1778              		.loc 1 916 14 view .LVU395
 1779 00ce 9003     		lsls	r0, r2, #14
 1780 00d0 F9D5     		bpl	.L148
 1781              	.L118:
 922:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1782              		.loc 1 922 9 view .LVU396
 1783              	.LVL123:
 1784              	.LBB106:
 1785              	.LBI106:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1786              		.loc 1 763 12 view .LVU397
 1787              	.LBB107:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1788              		.loc 1 766 5 view .LVU398
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1789              		.loc 1 766 18 is_stmt 0 view .LVU399
 1790 00d2 1A4B     		ldr	r3, .L152+4
 1791 00d4 D3F80008 		ldr	r0, [r3, #2048]
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1792              		.loc 1 766 7 view .LVU400
 1793 00d8 C0F34040 		ubfx	r0, r0, #17, #1
 1794 00dc 7047     		bx	lr
 1795              	.LVL124:
 1796              	.L129:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1797              		.loc 1 766 7 view .LVU401
 1798              	.LBE107:
 1799              	.LBE106:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1800              		.loc 1 913 5 view .LVU402
 1801 00de 164B     		ldr	r3, .L152
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 56


 1802              	.LBB108:
 1803              	.LBB109:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1804              		.loc 1 766 18 view .LVU403
 1805 00e0 1649     		ldr	r1, .L152+4
 1806 00e2 01E0     		b	.L112
 1807              	.LVL125:
 1808              	.L149:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1809              		.loc 1 766 18 view .LVU404
 1810              	.LBE109:
 1811              	.LBE108:
 976:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1812              		.loc 1 976 36 discriminator 1 view .LVU405
 1813 00e4 013B     		subs	r3, r3, #1
 1814 00e6 03D0     		beq	.L123
 1815              	.L112:
 1816              	.LVL126:
 977:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1817              		.loc 1 977 13 is_stmt 1 view .LVU406
 1818              	.LBB111:
 1819              	.LBI108:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1820              		.loc 1 763 12 view .LVU407
 1821              	.LBB110:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1822              		.loc 1 766 5 view .LVU408
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1823              		.loc 1 766 18 is_stmt 0 view .LVU409
 1824 00e8 D1F80028 		ldr	r2, [r1, #2048]
 1825              	.LVL127:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1826              		.loc 1 766 18 view .LVU410
 1827              	.LBE110:
 1828              	.LBE111:
 978:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1829              		.loc 1 978 13 is_stmt 1 view .LVU411
 976:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1830              		.loc 1 976 14 view .LVU412
 1831 00ec 9201     		lsls	r2, r2, #6
 1832              	.LVL128:
 976:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1833              		.loc 1 976 14 is_stmt 0 view .LVU413
 1834 00ee F9D5     		bpl	.L149
 1835              	.L123:
 982:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1836              		.loc 1 982 9 is_stmt 1 view .LVU414
 1837              	.LVL129:
 1838              	.LBB112:
 1839              	.LBI112:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1840              		.loc 1 763 12 view .LVU415
 1841              	.LBB113:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1842              		.loc 1 766 5 view .LVU416
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1843              		.loc 1 766 18 is_stmt 0 view .LVU417
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 57


 1844 00f0 124B     		ldr	r3, .L152+4
 1845 00f2 D3F80008 		ldr	r0, [r3, #2048]
 1846              	.LVL130:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1847              		.loc 1 766 7 view .LVU418
 1848 00f6 C0F34060 		ubfx	r0, r0, #25, #1
 1849 00fa 7047     		bx	lr
 1850              	.LVL131:
 1851              	.L130:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1852              		.loc 1 766 7 view .LVU419
 1853              	.LBE113:
 1854              	.LBE112:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1855              		.loc 1 913 5 view .LVU420
 1856 00fc 0E4B     		ldr	r3, .L152
 1857              	.LBB114:
 1858              	.LBB115:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1859              		.loc 1 766 18 view .LVU421
 1860 00fe 0F49     		ldr	r1, .L152+4
 1861 0100 01E0     		b	.L111
 1862              	.LVL132:
 1863              	.L150:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1864              		.loc 1 766 18 view .LVU422
 1865              	.LBE115:
 1866              	.LBE114:
 988:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1867              		.loc 1 988 36 discriminator 1 view .LVU423
 1868 0102 013B     		subs	r3, r3, #1
 1869 0104 03D0     		beq	.L124
 1870              	.LVL133:
 1871              	.L111:
 989:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1872              		.loc 1 989 13 is_stmt 1 view .LVU424
 1873              	.LBB117:
 1874              	.LBI114:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1875              		.loc 1 763 12 view .LVU425
 1876              	.LBB116:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1877              		.loc 1 766 5 view .LVU426
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1878              		.loc 1 766 18 is_stmt 0 view .LVU427
 1879 0106 D1F80028 		ldr	r2, [r1, #2048]
 1880              	.LVL134:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1881              		.loc 1 766 18 view .LVU428
 1882              	.LBE116:
 1883              	.LBE117:
 990:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1884              		.loc 1 990 13 is_stmt 1 view .LVU429
 988:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLI2SSTB);
 1885              		.loc 1 988 14 view .LVU430
 1886 010a 1001     		lsls	r0, r2, #4
 1887 010c F9D5     		bpl	.L150
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 58


 1888              	.L124:
 994:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1889              		.loc 1 994 9 view .LVU431
 1890              	.LVL135:
 1891              	.LBB118:
 1892              	.LBI118:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1893              		.loc 1 763 12 view .LVU432
 1894              	.LBB119:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1895              		.loc 1 766 5 view .LVU433
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1896              		.loc 1 766 18 is_stmt 0 view .LVU434
 1897 010e 0B4B     		ldr	r3, .L152+4
 1898 0110 D3F80008 		ldr	r0, [r3, #2048]
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1899              		.loc 1 766 7 view .LVU435
 1900 0114 C0F3C060 		ubfx	r0, r0, #27, #1
 1901 0118 7047     		bx	lr
 1902              	.LVL136:
 1903              	.L131:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1904              		.loc 1 766 7 view .LVU436
 1905              	.LBE119:
 1906              	.LBE118:
 913:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* wait HXTAL stable */
 1907              		.loc 1 913 5 view .LVU437
 1908 011a 074B     		ldr	r3, .L152
 1909              	.LBB120:
 1910              	.LBB121:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1911              		.loc 1 766 18 view .LVU438
 1912 011c 0749     		ldr	r1, .L152+4
 1913 011e 01E0     		b	.L109
 1914              	.LVL137:
 1915              	.L151:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1916              		.loc 1 766 18 view .LVU439
 1917              	.LBE121:
 1918              	.LBE120:
1000:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 1919              		.loc 1 1000 36 discriminator 1 view .LVU440
 1920 0120 013B     		subs	r3, r3, #1
 1921 0122 03D0     		beq	.L125
 1922              	.L109:
 1923              	.LVL138:
1001:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             stb_cnt++;
 1924              		.loc 1 1001 13 is_stmt 1 view .LVU441
 1925              	.LBB123:
 1926              	.LBI120:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1927              		.loc 1 763 12 view .LVU442
 1928              	.LBB122:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1929              		.loc 1 766 5 view .LVU443
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1930              		.loc 1 766 18 is_stmt 0 view .LVU444
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 59


 1931 0124 D1F80028 		ldr	r2, [r1, #2048]
 1932              	.LVL139:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1933              		.loc 1 766 18 view .LVU445
 1934              	.LBE122:
 1935              	.LBE123:
1002:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
 1936              		.loc 1 1002 13 is_stmt 1 view .LVU446
1000:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 1937              		.loc 1 1000 14 view .LVU447
 1938 0128 9200     		lsls	r2, r2, #2
 1939              	.LVL140:
1000:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSAISTB);
 1940              		.loc 1 1000 14 is_stmt 0 view .LVU448
 1941 012a F9D5     		bpl	.L151
 1942              	.L125:
1006:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             reval = SUCCESS;
 1943              		.loc 1 1006 9 is_stmt 1 view .LVU449
 1944              	.LVL141:
 1945              	.LBB124:
 1946              	.LBI124:
 763:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 1947              		.loc 1 763 12 view .LVU450
 1948              	.LBB125:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1949              		.loc 1 766 5 view .LVU451
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1950              		.loc 1 766 18 is_stmt 0 view .LVU452
 1951 012c 034B     		ldr	r3, .L152+4
 1952 012e D3F80008 		ldr	r0, [r3, #2048]
 1953              	.LVL142:
 766:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         return SET;
 1954              		.loc 1 766 7 view .LVU453
 1955 0132 C0F34070 		ubfx	r0, r0, #29, #1
 1956 0136 7047     		bx	lr
 1957              	.L153:
 1958              		.align	2
 1959              	.L152:
 1960 0138 FFFF0F00 		.word	1048575
 1961 013c 00300240 		.word	1073885184
 1962              	.LBE125:
 1963              	.LBE124:
 1964              		.cfi_endproc
 1965              	.LFE149:
 1967              		.section	.text.rcu_osci_on,"ax",%progbits
 1968              		.align	1
 1969              		.p2align 2,,3
 1970              		.global	rcu_osci_on
 1971              		.syntax unified
 1972              		.thumb
 1973              		.thumb_func
 1975              	rcu_osci_on:
 1976              	.LFB172:
 1977              		.cfi_startproc
 1978              		@ args = 0, pretend = 0, frame = 0
 1979              		@ frame_needed = 0, uses_anonymous_args = 0
 1980              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 60


 1981 0000 8309     		lsrs	r3, r0, #6
 1982 0002 03F18043 		add	r3, r3, #1073741824
 1983 0006 03F50E33 		add	r3, r3, #145408
 1984 000a 00F01F00 		and	r0, r0, #31
 1985 000e 1968     		ldr	r1, [r3]
 1986 0010 0122     		movs	r2, #1
 1987 0012 02FA00F0 		lsl	r0, r2, r0
 1988 0016 0843     		orrs	r0, r0, r1
 1989 0018 1860     		str	r0, [r3]
 1990 001a 7047     		bx	lr
 1991              		.cfi_endproc
 1992              	.LFE172:
 1994              		.section	.text.rcu_osci_off,"ax",%progbits
 1995              		.align	1
 1996              		.p2align 2,,3
 1997              		.global	rcu_osci_off
 1998              		.syntax unified
 1999              		.thumb
 2000              		.thumb_func
 2002              	rcu_osci_off:
 2003              	.LFB180:
 2004              		.cfi_startproc
 2005              		@ args = 0, pretend = 0, frame = 0
 2006              		@ frame_needed = 0, uses_anonymous_args = 0
 2007              		@ link register save eliminated.
 2008 0000 8309     		lsrs	r3, r0, #6
 2009 0002 03F18043 		add	r3, r3, #1073741824
 2010 0006 03F50E33 		add	r3, r3, #145408
 2011 000a 00F01F00 		and	r0, r0, #31
 2012 000e 1A68     		ldr	r2, [r3]
 2013 0010 0121     		movs	r1, #1
 2014 0012 01FA00F0 		lsl	r0, r1, r0
 2015 0016 22EA0000 		bic	r0, r2, r0
 2016 001a 1860     		str	r0, [r3]
 2017 001c 7047     		bx	lr
 2018              		.cfi_endproc
 2019              	.LFE180:
 2021 001e 00BF     		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 2022              		.align	1
 2023              		.p2align 2,,3
 2024              		.global	rcu_osci_bypass_mode_enable
 2025              		.syntax unified
 2026              		.thumb
 2027              		.thumb_func
 2029              	rcu_osci_bypass_mode_enable:
 2030              	.LVL143:
 2031              	.LFB152:
1018:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1019:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1020:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    turn on the oscillator
1021:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1022:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1023:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
1024:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
1025:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
1026:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
1027:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 61


1028:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
1029:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
1030:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
1031:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1032:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1033:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1034:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
1035:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
1036:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
1037:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
1038:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1039:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1040:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    turn off the oscillator
1041:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1042:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1043:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: HXTAL
1044:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: LXTAL
1045:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC16M: IRC16M
1046:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC48M: IRC48M
1047:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_IRC32K: IRC32K
1048:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLL_CK: PLL
1049:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLI2S_CK: PLLI2S
1050:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_PLLSAI_CK: PLLSAI
1051:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1052:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1053:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1054:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
1055:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
1056:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
1057:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
1058:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1059:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1060:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1061:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1062:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1063:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1064:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1065:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1066:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1067:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1068:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
1069:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2032              		.loc 1 1069 1 is_stmt 1 view -0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
1070:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 2037              		.loc 1 1070 5 view .LVU455
1071:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1072:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     switch(osci) {
 2038              		.loc 1 1072 5 view .LVU456
 2039 0000 1028     		cmp	r0, #16
 2040 0002 11D0     		beq	.L157
 2041 0004 B0F5E05F 		cmp	r0, #7168
 2042 0008 0DD1     		bne	.L160
1073:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* enable HXTAL to bypass mode */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 62


1074:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
1075:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
1076:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
1077:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
1078:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1079:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
1080:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
1081:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 2043              		.loc 1 1081 9 view .LVU457
 2044              		.loc 1 1081 13 is_stmt 0 view .LVU458
 2045 000a 0E4B     		ldr	r3, .L161
 2046 000c D3F87028 		ldr	r2, [r3, #2160]
 2047              	.LVL144:
1082:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2048              		.loc 1 1082 9 is_stmt 1 view .LVU459
 2049              		.loc 1 1082 19 is_stmt 0 view .LVU460
 2050 0010 D3F87018 		ldr	r1, [r3, #2160]
1083:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 2051              		.loc 1 1083 26 view .LVU461
 2052 0014 42F00402 		orr	r2, r2, #4
 2053              	.LVL145:
1082:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2054              		.loc 1 1082 19 view .LVU462
 2055 0018 21F00101 		bic	r1, r1, #1
 2056 001c C3F87018 		str	r1, [r3, #2160]
 2057              		.loc 1 1083 9 is_stmt 1 view .LVU463
 2058              		.loc 1 1083 19 is_stmt 0 view .LVU464
 2059 0020 C3F87028 		str	r2, [r3, #2160]
1084:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2060              		.loc 1 1084 9 is_stmt 1 view .LVU465
1085:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
1086:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
1087:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
1088:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
1089:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
1090:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
1091:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1092:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     default:
1093:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1094:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
1095:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2061              		.loc 1 1095 1 is_stmt 0 view .LVU466
 2062 0024 7047     		bx	lr
 2063              	.L160:
 2064              		.loc 1 1095 1 view .LVU467
 2065 0026 7047     		bx	lr
 2066              	.L157:
1075:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2067              		.loc 1 1075 9 is_stmt 1 view .LVU468
1075:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2068              		.loc 1 1075 13 is_stmt 0 view .LVU469
 2069 0028 064B     		ldr	r3, .L161
 2070 002a D3F80028 		ldr	r2, [r3, #2048]
 2071              	.LVL146:
1076:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 2072              		.loc 1 1076 9 is_stmt 1 view .LVU470
1076:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 63


 2073              		.loc 1 1076 17 is_stmt 0 view .LVU471
 2074 002e D3F80018 		ldr	r1, [r3, #2048]
1077:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2075              		.loc 1 1077 24 view .LVU472
 2076 0032 42F48022 		orr	r2, r2, #262144
 2077              	.LVL147:
1076:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 2078              		.loc 1 1076 17 view .LVU473
 2079 0036 21F48031 		bic	r1, r1, #65536
 2080 003a C3F80018 		str	r1, [r3, #2048]
1077:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2081              		.loc 1 1077 9 is_stmt 1 view .LVU474
1077:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2082              		.loc 1 1077 17 is_stmt 0 view .LVU475
 2083 003e C3F80028 		str	r2, [r3, #2048]
1078:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* enable LXTAL to bypass mode */
 2084              		.loc 1 1078 9 is_stmt 1 view .LVU476
 2085 0042 7047     		bx	lr
 2086              	.L162:
 2087              		.align	2
 2088              	.L161:
 2089 0044 00300240 		.word	1073885184
 2090              		.cfi_endproc
 2091              	.LFE152:
 2093              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 2094              		.align	1
 2095              		.p2align 2,,3
 2096              		.global	rcu_osci_bypass_mode_disable
 2097              		.syntax unified
 2098              		.thumb
 2099              		.thumb_func
 2101              	rcu_osci_bypass_mode_disable:
 2102              	.LVL148:
 2103              	.LFB153:
1096:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1097:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1098:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1099:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1100:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1101:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1102:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1103:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1104:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1105:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1106:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
1107:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2104              		.loc 1 1107 1 view -0
 2105              		.cfi_startproc
 2106              		@ args = 0, pretend = 0, frame = 0
 2107              		@ frame_needed = 0, uses_anonymous_args = 0
 2108              		@ link register save eliminated.
1108:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 2109              		.loc 1 1108 5 view .LVU478
1109:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1110:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     switch(osci) {
 2110              		.loc 1 1110 5 view .LVU479
 2111 0000 1028     		cmp	r0, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 64


 2112 0002 11D0     		beq	.L164
 2113 0004 B0F5E05F 		cmp	r0, #7168
 2114 0008 0DD1     		bne	.L167
1111:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* disable HXTAL to bypass mode */
1112:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_HXTAL:
1113:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         reg = RCU_CTL;
1114:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
1115:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
1116:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1117:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
1118:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_LXTAL:
1119:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         reg = RCU_BDCTL;
 2115              		.loc 1 1119 9 view .LVU480
 2116              		.loc 1 1119 13 is_stmt 0 view .LVU481
 2117 000a 0E4B     		ldr	r3, .L168
 2118 000c D3F87028 		ldr	r2, [r3, #2160]
 2119              	.LVL149:
1120:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2120              		.loc 1 1120 9 is_stmt 1 view .LVU482
 2121              		.loc 1 1120 19 is_stmt 0 view .LVU483
 2122 0010 D3F87018 		ldr	r1, [r3, #2160]
1121:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 2123              		.loc 1 1121 26 view .LVU484
 2124 0014 22F00402 		bic	r2, r2, #4
 2125              	.LVL150:
1120:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2126              		.loc 1 1120 19 view .LVU485
 2127 0018 21F00101 		bic	r1, r1, #1
 2128 001c C3F87018 		str	r1, [r3, #2160]
 2129              		.loc 1 1121 9 is_stmt 1 view .LVU486
 2130              		.loc 1 1121 19 is_stmt 0 view .LVU487
 2131 0020 C3F87028 		str	r2, [r3, #2160]
1122:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2132              		.loc 1 1122 9 is_stmt 1 view .LVU488
1123:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC16M:
1124:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC48M:
1125:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_IRC32K:
1126:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLL_CK:
1127:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLLI2S_CK:
1128:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case RCU_PLLSAI_CK:
1129:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1130:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     default:
1131:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1132:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
1133:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2133              		.loc 1 1133 1 is_stmt 0 view .LVU489
 2134 0024 7047     		bx	lr
 2135              	.L167:
 2136              		.loc 1 1133 1 view .LVU490
 2137 0026 7047     		bx	lr
 2138              	.L164:
1113:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2139              		.loc 1 1113 9 is_stmt 1 view .LVU491
1113:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2140              		.loc 1 1113 13 is_stmt 0 view .LVU492
 2141 0028 064B     		ldr	r3, .L168
 2142 002a D3F80028 		ldr	r2, [r3, #2048]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 65


 2143              	.LVL151:
1114:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 2144              		.loc 1 1114 9 is_stmt 1 view .LVU493
1114:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 2145              		.loc 1 1114 17 is_stmt 0 view .LVU494
 2146 002e D3F80018 		ldr	r1, [r3, #2048]
1115:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2147              		.loc 1 1115 24 view .LVU495
 2148 0032 22F48022 		bic	r2, r2, #262144
 2149              	.LVL152:
1114:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 2150              		.loc 1 1114 17 view .LVU496
 2151 0036 21F48031 		bic	r1, r1, #65536
 2152 003a C3F80018 		str	r1, [r3, #2048]
1115:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2153              		.loc 1 1115 9 is_stmt 1 view .LVU497
1115:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2154              		.loc 1 1115 17 is_stmt 0 view .LVU498
 2155 003e C3F80028 		str	r2, [r3, #2048]
1116:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* disable LXTAL to bypass mode */
 2156              		.loc 1 1116 9 is_stmt 1 view .LVU499
 2157 0042 7047     		bx	lr
 2158              	.L169:
 2159              		.align	2
 2160              	.L168:
 2161 0044 00300240 		.word	1073885184
 2162              		.cfi_endproc
 2163              	.LFE153:
 2165              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 2166              		.align	1
 2167              		.p2align 2,,3
 2168              		.global	rcu_hxtal_clock_monitor_enable
 2169              		.syntax unified
 2170              		.thumb
 2171              		.thumb_func
 2173              	rcu_hxtal_clock_monitor_enable:
 2174              	.LFB154:
1134:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1135:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1136:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    enable the HXTAL clock monitor
1137:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
1138:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1139:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1140:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1141:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1142:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1143:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2175              		.loc 1 1143 1 view -0
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 0, uses_anonymous_args = 0
 2179              		@ link register save eliminated.
1144:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 2180              		.loc 1 1144 5 view .LVU501
 2181              		.loc 1 1144 13 is_stmt 0 view .LVU502
 2182 0000 034A     		ldr	r2, .L171
 2183 0002 D2F80038 		ldr	r3, [r2, #2048]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 66


 2184 0006 43F40023 		orr	r3, r3, #524288
 2185 000a C2F80038 		str	r3, [r2, #2048]
1145:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2186              		.loc 1 1145 1 view .LVU503
 2187 000e 7047     		bx	lr
 2188              	.L172:
 2189              		.align	2
 2190              	.L171:
 2191 0010 00300240 		.word	1073885184
 2192              		.cfi_endproc
 2193              	.LFE154:
 2195              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2196              		.align	1
 2197              		.p2align 2,,3
 2198              		.global	rcu_hxtal_clock_monitor_disable
 2199              		.syntax unified
 2200              		.thumb
 2201              		.thumb_func
 2203              	rcu_hxtal_clock_monitor_disable:
 2204              	.LFB155:
1146:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1147:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1148:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the HXTAL clock monitor
1149:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
1150:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1151:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1152:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1153:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1154:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2205              		.loc 1 1154 1 is_stmt 1 view -0
 2206              		.cfi_startproc
 2207              		@ args = 0, pretend = 0, frame = 0
 2208              		@ frame_needed = 0, uses_anonymous_args = 0
 2209              		@ link register save eliminated.
1155:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 2210              		.loc 1 1155 5 view .LVU505
 2211              		.loc 1 1155 13 is_stmt 0 view .LVU506
 2212 0000 034A     		ldr	r2, .L174
 2213 0002 D2F80038 		ldr	r3, [r2, #2048]
 2214 0006 23F40023 		bic	r3, r3, #524288
 2215 000a C2F80038 		str	r3, [r2, #2048]
1156:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2216              		.loc 1 1156 1 view .LVU507
 2217 000e 7047     		bx	lr
 2218              	.L175:
 2219              		.align	2
 2220              	.L174:
 2221 0010 00300240 		.word	1073885184
 2222              		.cfi_endproc
 2223              	.LFE155:
 2225              		.section	.text.rcu_irc16m_adjust_value_set,"ax",%progbits
 2226              		.align	1
 2227              		.p2align 2,,3
 2228              		.global	rcu_irc16m_adjust_value_set
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 67


 2233              	rcu_irc16m_adjust_value_set:
 2234              	.LVL153:
 2235              	.LFB156:
1157:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1158:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1159:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    set the IRC16M adjust value
1160:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  irc16m_adjval: IRC16M adjust value, must be between 0 and 0x1F
1161:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        0x00 - 0x1F
1162:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1163:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1164:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1165:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_irc16m_adjust_value_set(uint32_t irc16m_adjval)
1166:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2236              		.loc 1 1166 1 is_stmt 1 view -0
 2237              		.cfi_startproc
 2238              		@ args = 0, pretend = 0, frame = 0
 2239              		@ frame_needed = 0, uses_anonymous_args = 0
 2240              		@ link register save eliminated.
1167:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 2241              		.loc 1 1167 5 view .LVU509
1168:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1169:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_CTL;
 2242              		.loc 1 1169 5 view .LVU510
 2243              		.loc 1 1169 9 is_stmt 0 view .LVU511
 2244 0000 054A     		ldr	r2, .L177
 2245 0002 D2F80038 		ldr	r3, [r2, #2048]
 2246              	.LVL154:
1170:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the IRC16MADJ bits and set according to irc16m_adjval */
1171:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~RCU_CTL_IRC16MADJ;
 2247              		.loc 1 1171 5 is_stmt 1 view .LVU512
1172:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 2248              		.loc 1 1172 5 view .LVU513
 2249              		.loc 1 1172 64 is_stmt 0 view .LVU514
 2250 0006 C000     		lsls	r0, r0, #3
 2251              	.LVL155:
 2252              		.loc 1 1172 64 view .LVU515
 2253 0008 C0B2     		uxtb	r0, r0
1171:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_CTL = (reg | ((irc16m_adjval & RCU_IRC16M_ADJUST_MASK) << RCU_IRC16M_ADJUST_OFFSET));
 2254              		.loc 1 1171 9 view .LVU516
 2255 000a 23F0F803 		bic	r3, r3, #248
 2256              	.LVL156:
 2257              		.loc 1 1172 20 view .LVU517
 2258 000e 1843     		orrs	r0, r0, r3
 2259              		.loc 1 1172 13 view .LVU518
 2260 0010 C2F80008 		str	r0, [r2, #2048]
1173:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2261              		.loc 1 1173 1 view .LVU519
 2262 0014 7047     		bx	lr
 2263              	.L178:
 2264 0016 00BF     		.align	2
 2265              	.L177:
 2266 0018 00300240 		.word	1073885184
 2267              		.cfi_endproc
 2268              	.LFE156:
 2270              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 2271              		.align	1
 2272              		.p2align 2,,3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 68


 2273              		.global	rcu_voltage_key_unlock
 2274              		.syntax unified
 2275              		.thumb
 2276              		.thumb_func
 2278              	rcu_voltage_key_unlock:
 2279              	.LFB157:
1174:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1175:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1176:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    unlock the voltage key
1177:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
1178:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1179:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1180:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1181:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_voltage_key_unlock(void)
1182:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2280              		.loc 1 1182 1 is_stmt 1 view -0
 2281              		.cfi_startproc
 2282              		@ args = 0, pretend = 0, frame = 0
 2283              		@ frame_needed = 0, uses_anonymous_args = 0
 2284              		@ link register save eliminated.
1183:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_VKEY = RCU_VKEY_UNLOCK;
 2285              		.loc 1 1183 5 view .LVU521
 2286              		.loc 1 1183 14 is_stmt 0 view .LVU522
 2287 0000 024B     		ldr	r3, .L180
 2288 0002 034A     		ldr	r2, .L180+4
 2289 0004 C3F80029 		str	r2, [r3, #2304]
1184:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2290              		.loc 1 1184 1 view .LVU523
 2291 0008 7047     		bx	lr
 2292              	.L181:
 2293 000a 00BF     		.align	2
 2294              	.L180:
 2295 000c 00300240 		.word	1073885184
 2296 0010 4D3C2B1A 		.word	439041101
 2297              		.cfi_endproc
 2298              	.LFE157:
 2300              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2301              		.align	1
 2302              		.p2align 2,,3
 2303              		.global	rcu_deepsleep_voltage_set
 2304              		.syntax unified
 2305              		.thumb
 2306              		.thumb_func
 2308              	rcu_deepsleep_voltage_set:
 2309              	.LVL157:
 2310              	.LFB158:
1185:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1186:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1187:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    deep-sleep mode voltage select
1188:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1189:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1190:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0: the core voltage is default value
1191:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1: the core voltage is (default value-0.1)V(customers are not rec
1192:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_2: the core voltage is (default value-0.2)V(customers are not rec
1193:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_DEEPSLEEP_V_3: the core voltage is (default value-0.3)V(customers are not rec
1194:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1195:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 69


1196:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1197:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1198:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2311              		.loc 1 1198 1 is_stmt 1 view -0
 2312              		.cfi_startproc
 2313              		@ args = 0, pretend = 0, frame = 0
 2314              		@ frame_needed = 0, uses_anonymous_args = 0
 2315              		@ link register save eliminated.
1199:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2316              		.loc 1 1199 5 view .LVU525
1200:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_DSV = dsvol;
 2317              		.loc 1 1200 13 is_stmt 0 view .LVU526
 2318 0000 024B     		ldr	r3, .L183
1199:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2319              		.loc 1 1199 11 view .LVU527
 2320 0002 00F00700 		and	r0, r0, #7
 2321              	.LVL158:
 2322              		.loc 1 1200 5 is_stmt 1 view .LVU528
 2323              		.loc 1 1200 13 is_stmt 0 view .LVU529
 2324 0006 C3F83409 		str	r0, [r3, #2356]
1201:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2325              		.loc 1 1201 1 view .LVU530
 2326 000a 7047     		bx	lr
 2327              	.L184:
 2328              		.align	2
 2329              	.L183:
 2330 000c 00300240 		.word	1073885184
 2331              		.cfi_endproc
 2332              	.LFE158:
 2334              		.section	.text.rcu_spread_spectrum_config,"ax",%progbits
 2335              		.align	1
 2336              		.p2align 2,,3
 2337              		.global	rcu_spread_spectrum_config
 2338              		.syntax unified
 2339              		.thumb
 2340              		.thumb_func
 2342              	rcu_spread_spectrum_config:
 2343              	.LVL159:
 2344              	.LFB159:
1202:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1203:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1204:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    configure the spread spectrum modulation for the main PLL clock
1205:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  spread_spectrum_type: PLL spread spectrum modulation type select
1206:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_CENTER: center spread type is selected
1207:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        RCU_SS_TYPE_DOWN: down spread type is selected
1208:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  modstep: configure PLL spread spectrum modulation profile amplitude and frequency
1209:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 7FFF.The following criteria must 
1210:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  modcnt: configure PLL spread spectrum modulation profile amplitude and frequency
1211:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        This parameter should be selected between 0 and 1FFF.The following criteria must 
1212:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1213:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1214:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1215:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_config(uint32_t spread_spectrum_type, uint32_t modstep, uint32_t modcnt)
1216:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2345              		.loc 1 1216 1 is_stmt 1 view -0
 2346              		.cfi_startproc
 2347              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 70


 2348              		@ frame_needed = 0, uses_anonymous_args = 0
 2349              		@ link register save eliminated.
1217:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 2350              		.loc 1 1217 5 view .LVU532
1218:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1219:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg = RCU_PLLSSCTL;
 2351              		.loc 1 1219 5 view .LVU533
1216:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t reg;
 2352              		.loc 1 1216 1 is_stmt 0 view .LVU534
 2353 0000 10B4     		push	{r4}
 2354              	.LCFI7:
 2355              		.cfi_def_cfa_offset 4
 2356              		.cfi_offset 4, -4
 2357              		.loc 1 1219 9 view .LVU535
 2358 0002 064C     		ldr	r4, .L187
 2359 0004 D4F88038 		ldr	r3, [r4, #2176]
 2360              	.LVL160:
1220:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* reset the RCU_PLLSSCTL register bits */
1221:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     reg &= ~(RCU_PLLSSCTL_MODCNT | RCU_PLLSSCTL_MODSTEP | RCU_PLLSSCTL_SS_TYPE);
 2361              		.loc 1 1221 5 is_stmt 1 view .LVU536
1222:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 2362              		.loc 1 1222 5 view .LVU537
1221:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL = (reg | spread_spectrum_type | modstep << 13 | modcnt);
 2363              		.loc 1 1221 9 is_stmt 0 view .LVU538
 2364 0008 03F03043 		and	r3, r3, #-1342177280
 2365              	.LVL161:
 2366              		.loc 1 1222 64 view .LVU539
 2367 000c 1A43     		orrs	r2, r2, r3
 2368              	.LVL162:
 2369              		.loc 1 1222 64 view .LVU540
 2370 000e 0243     		orrs	r2, r2, r0
 2371 0010 42EA4132 		orr	r2, r2, r1, lsl #13
 2372              		.loc 1 1222 18 view .LVU541
 2373 0014 C4F88028 		str	r2, [r4, #2176]
1223:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2374              		.loc 1 1223 1 view .LVU542
 2375 0018 10BC     		pop	{r4}
 2376              	.LCFI8:
 2377              		.cfi_restore 4
 2378              		.cfi_def_cfa_offset 0
 2379 001a 7047     		bx	lr
 2380              	.L188:
 2381              		.align	2
 2382              	.L187:
 2383 001c 00300240 		.word	1073885184
 2384              		.cfi_endproc
 2385              	.LFE159:
 2387              		.section	.text.rcu_spread_spectrum_enable,"ax",%progbits
 2388              		.align	1
 2389              		.p2align 2,,3
 2390              		.global	rcu_spread_spectrum_enable
 2391              		.syntax unified
 2392              		.thumb
 2393              		.thumb_func
 2395              	rcu_spread_spectrum_enable:
 2396              	.LFB160:
1224:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 71


1225:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1226:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    enable the PLL spread spectrum modulation
1227:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
1228:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1229:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1230:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1231:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_enable(void)
1232:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2397              		.loc 1 1232 1 is_stmt 1 view -0
 2398              		.cfi_startproc
 2399              		@ args = 0, pretend = 0, frame = 0
 2400              		@ frame_needed = 0, uses_anonymous_args = 0
 2401              		@ link register save eliminated.
1233:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL |= RCU_PLLSSCTL_SSCGON;
 2402              		.loc 1 1233 5 view .LVU544
 2403              		.loc 1 1233 18 is_stmt 0 view .LVU545
 2404 0000 034A     		ldr	r2, .L190
 2405 0002 D2F88038 		ldr	r3, [r2, #2176]
 2406 0006 43F00043 		orr	r3, r3, #-2147483648
 2407 000a C2F88038 		str	r3, [r2, #2176]
1234:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2408              		.loc 1 1234 1 view .LVU546
 2409 000e 7047     		bx	lr
 2410              	.L191:
 2411              		.align	2
 2412              	.L190:
 2413 0010 00300240 		.word	1073885184
 2414              		.cfi_endproc
 2415              	.LFE160:
 2417              		.section	.text.rcu_spread_spectrum_disable,"ax",%progbits
 2418              		.align	1
 2419              		.p2align 2,,3
 2420              		.global	rcu_spread_spectrum_disable
 2421              		.syntax unified
 2422              		.thumb
 2423              		.thumb_func
 2425              	rcu_spread_spectrum_disable:
 2426              	.LFB161:
1235:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1236:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1237:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    disable the PLL spread spectrum modulation
1238:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  none
1239:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1240:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     none
1241:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1242:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** void rcu_spread_spectrum_disable(void)
1243:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2427              		.loc 1 1243 1 is_stmt 1 view -0
 2428              		.cfi_startproc
 2429              		@ args = 0, pretend = 0, frame = 0
 2430              		@ frame_needed = 0, uses_anonymous_args = 0
 2431              		@ link register save eliminated.
1244:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     RCU_PLLSSCTL &= ~RCU_PLLSSCTL_SSCGON;
 2432              		.loc 1 1244 5 view .LVU548
 2433              		.loc 1 1244 18 is_stmt 0 view .LVU549
 2434 0000 034A     		ldr	r2, .L193
 2435 0002 D2F88038 		ldr	r3, [r2, #2176]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 72


 2436 0006 23F00043 		bic	r3, r3, #-2147483648
 2437 000a C2F88038 		str	r3, [r2, #2176]
1245:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2438              		.loc 1 1245 1 view .LVU550
 2439 000e 7047     		bx	lr
 2440              	.L194:
 2441              		.align	2
 2442              	.L193:
 2443 0010 00300240 		.word	1073885184
 2444              		.cfi_endproc
 2445              	.LFE161:
 2447              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 2448              		.align	1
 2449              		.p2align 2,,3
 2450              		.global	rcu_clock_freq_get
 2451              		.syntax unified
 2452              		.thumb
 2453              		.thumb_func
 2455              	rcu_clock_freq_get:
 2456              	.LVL163:
 2457              	.LFB162:
1246:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1247:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** /*!
1248:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \brief    get the system clock, bus and peripheral clock frequency
1249:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[in]  clock: the clock frequency which to get
1250:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****                 only one parameter can be selected which is shown as below:
1251:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        CK_SYS: system clock frequency
1252:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1253:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1254:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1255:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \param[out] none
1256:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1257:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** */
1258:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1259:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** {
 2458              		.loc 1 1259 1 is_stmt 1 view -0
 2459              		.cfi_startproc
 2460              		@ args = 0, pretend = 0, frame = 32
 2461              		@ frame_needed = 0, uses_anonymous_args = 0
1260:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2462              		.loc 1 1260 5 view .LVU552
1261:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2463              		.loc 1 1261 5 view .LVU553
1262:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t pllpsc, plln, pllsel, pllp, ck_src, idx, clk_exp;
 2464              		.loc 1 1262 5 view .LVU554
1263:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1264:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1265:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 2465              		.loc 1 1265 5 view .LVU555
1259:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2466              		.loc 1 1259 1 is_stmt 0 view .LVU556
 2467 0000 10B5     		push	{r4, lr}
 2468              	.LCFI9:
 2469              		.cfi_def_cfa_offset 8
 2470              		.cfi_offset 4, -8
 2471              		.cfi_offset 14, -4
 2472              		.loc 1 1265 19 view .LVU557
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 73


 2473 0002 364C     		ldr	r4, .L209
1259:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2474              		.loc 1 1259 1 view .LVU558
 2475 0004 8446     		mov	ip, r0
 2476              		.loc 1 1265 19 view .LVU559
 2477 0006 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 2478              	.LVL164:
1259:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2479              		.loc 1 1259 1 view .LVU560
 2480 000a 88B0     		sub	sp, sp, #32
 2481              	.LCFI10:
 2482              		.cfi_def_cfa_offset 40
 2483              		.loc 1 1265 19 view .LVU561
 2484 000c 0DF1200E 		add	lr, sp, #32
1266:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2485              		.loc 1 1266 19 view .LVU562
 2486 0010 1034     		adds	r4, r4, #16
1265:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2487              		.loc 1 1265 19 view .LVU563
 2488 0012 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
 2489              		.loc 1 1266 5 is_stmt 1 view .LVU564
 2490              		.loc 1 1266 19 is_stmt 0 view .LVU565
 2491 0016 94E80300 		ldm	r4, {r0, r1}
 2492 001a 6B46     		mov	r3, sp
 2493 001c 83E80300 		stm	r3, {r0, r1}
1267:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2494              		.loc 1 1267 5 is_stmt 1 view .LVU566
 2495              		.loc 1 1267 19 is_stmt 0 view .LVU567
 2496 0020 02AB     		add	r3, sp, #8
 2497 0022 83E80300 		stm	r3, {r0, r1}
1268:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1269:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 2498              		.loc 1 1269 5 is_stmt 1 view .LVU568
 2499              		.loc 1 1269 11 is_stmt 0 view .LVU569
 2500 0026 2E4A     		ldr	r2, .L209+4
 2501 0028 D2F80838 		ldr	r3, [r2, #2056]
 2502              		.loc 1 1269 9 view .LVU570
 2503 002c C3F38103 		ubfx	r3, r3, #2, #2
 2504              	.LVL165:
1270:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     switch(sws) {
 2505              		.loc 1 1270 5 is_stmt 1 view .LVU571
 2506 0030 012B     		cmp	r3, #1
 2507 0032 4ED0     		beq	.L204
 2508 0034 022B     		cmp	r3, #2
 2509 0036 43D1     		bne	.L205
1271:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1272:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case SEL_IRC16M:
1273:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1274:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1275:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* HXTAL is selected as CK_SYS */
1276:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case SEL_HXTAL:
1277:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         cksys_freq = HXTAL_VALUE;
1278:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1279:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* PLLP is selected as CK_SYS */
1280:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case SEL_PLLP:
1281:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* get the value of PLLPSC[5:0] */
1282:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         pllpsc = GET_BITS(RCU_PLL, 0U, 5U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 74


 2510              		.loc 1 1282 9 view .LVU572
 2511              		.loc 1 1282 18 is_stmt 0 view .LVU573
 2512 0038 D2F80418 		ldr	r1, [r2, #2052]
1283:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 2513              		.loc 1 1283 16 view .LVU574
 2514 003c D2F80438 		ldr	r3, [r2, #2052]
 2515              	.LVL166:
1284:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 2516              		.loc 1 1284 17 view .LVU575
 2517 0040 D2F80408 		ldr	r0, [r2, #2052]
1285:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
1286:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         pllsel = (RCU_PLL & RCU_PLL_PLLSEL);
 2518              		.loc 1 1286 19 view .LVU576
 2519 0044 D2F80428 		ldr	r2, [r2, #2052]
1287:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
1288:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
1289:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         } else {
1290:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ck_src = IRC16M_VALUE;
 2520              		.loc 1 1290 20 view .LVU577
 2521 0048 264C     		ldr	r4, .L209+8
1284:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2522              		.loc 1 1284 17 view .LVU578
 2523 004a C0F30140 		ubfx	r0, r0, #16, #2
 2524              		.loc 1 1290 20 view .LVU579
 2525 004e 12F4800F 		tst	r2, #4194304
1284:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2526              		.loc 1 1284 45 view .LVU580
 2527 0052 00F10100 		add	r0, r0, #1
1283:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 2528              		.loc 1 1283 14 view .LVU581
 2529 0056 C3F38812 		ubfx	r2, r3, #6, #9
1282:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         plln = GET_BITS(RCU_PLL, 6U, 14U);
 2530              		.loc 1 1282 16 view .LVU582
 2531 005a 01F03F01 		and	r1, r1, #63
 2532              	.LVL167:
1283:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         pllp = (GET_BITS(RCU_PLL, 16U, 17U) + 1U) * 2U;
 2533              		.loc 1 1283 9 is_stmt 1 view .LVU583
1284:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2534              		.loc 1 1284 9 view .LVU584
1284:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         /* PLL clock source selection, HXTAL or IRC16M/2 */
 2535              		.loc 1 1284 14 is_stmt 0 view .LVU585
 2536 005e 4FEA4003 		lsl	r3, r0, #1
 2537              	.LVL168:
1286:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
 2538              		.loc 1 1286 9 is_stmt 1 view .LVU586
1287:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****             ck_src = HXTAL_VALUE;
 2539              		.loc 1 1287 9 view .LVU587
 2540              		.loc 1 1290 20 is_stmt 0 view .LVU588
 2541 0062 2148     		ldr	r0, .L209+12
 2542 0064 08BF     		it	eq
 2543 0066 2046     		moveq	r0, r4
 2544              	.LVL169:
1291:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         }
1292:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         cksys_freq = ((ck_src / pllpsc) * plln) / pllp;
 2545              		.loc 1 1292 9 is_stmt 1 view .LVU589
 2546              		.loc 1 1292 31 is_stmt 0 view .LVU590
 2547 0068 B0FBF1F0 		udiv	r0, r0, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 75


 2548              	.LVL170:
 2549              		.loc 1 1292 41 view .LVU591
 2550 006c 02FB00F0 		mul	r0, r2, r0
 2551              		.loc 1 1292 20 view .LVU592
 2552 0070 B0FBF3F0 		udiv	r0, r0, r3
 2553              	.LVL171:
1293:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2554              		.loc 1 1293 9 is_stmt 1 view .LVU593
 2555              	.L196:
1294:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
1295:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     default:
1296:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         cksys_freq = IRC16M_VALUE;
1297:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1298:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
1299:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* calculate AHB clock frequency */
1300:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 2556              		.loc 1 1300 5 view .LVU594
 2557              		.loc 1 1300 11 is_stmt 0 view .LVU595
 2558 0074 1A4B     		ldr	r3, .L209+4
 2559 0076 D3F80818 		ldr	r1, [r3, #2056]
 2560              	.LVL172:
1301:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 2561              		.loc 1 1301 5 is_stmt 1 view .LVU596
1302:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2562              		.loc 1 1302 5 view .LVU597
1303:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1304:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* calculate APB1 clock frequency */
1305:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 10, 12);
 2563              		.loc 1 1305 11 is_stmt 0 view .LVU598
 2564 007a D3F80828 		ldr	r2, [r3, #2056]
1306:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
1307:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
1308:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1309:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* calculate APB2 clock frequency */
1310:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     idx = GET_BITS(RCU_CFG0, 13, 15);
 2565              		.loc 1 1310 11 view .LVU599
 2566 007e D3F80838 		ldr	r3, [r3, #2056]
1300:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = ahb_exp[idx];
 2567              		.loc 1 1300 9 view .LVU600
 2568 0082 C1F30311 		ubfx	r1, r1, #4, #4
 2569              	.LVL173:
1301:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2570              		.loc 1 1301 22 view .LVU601
 2571 0086 2031     		adds	r1, r1, #32
 2572 0088 6944     		add	r1, sp, r1
1305:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 2573              		.loc 1 1305 9 view .LVU602
 2574 008a C2F38222 		ubfx	r2, r2, #10, #3
 2575              		.loc 1 1310 9 view .LVU603
 2576 008e C3F34233 		ubfx	r3, r3, #13, #3
1306:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2577              		.loc 1 1306 23 view .LVU604
 2578 0092 2032     		adds	r2, r2, #32
1311:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 2579              		.loc 1 1311 23 view .LVU605
 2580 0094 2033     		adds	r3, r3, #32
1301:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 76


 2581              		.loc 1 1301 13 view .LVU606
 2582 0096 11F8101C 		ldrb	r1, [r1, #-16]	@ zero_extendqisi2
1306:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2583              		.loc 1 1306 23 view .LVU607
 2584 009a 6A44     		add	r2, sp, r2
 2585              		.loc 1 1311 23 view .LVU608
 2586 009c 6B44     		add	r3, sp, r3
1306:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2587              		.loc 1 1306 23 view .LVU609
 2588 009e 12F8202C 		ldrb	r2, [r2, #-32]	@ zero_extendqisi2
 2589              		.loc 1 1311 23 view .LVU610
 2590 00a2 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
1302:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 2591              		.loc 1 1302 14 view .LVU611
 2592 00a6 20FA01F1 		lsr	r1, r0, r1
 2593              	.LVL174:
1305:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = apb1_exp[idx];
 2594              		.loc 1 1305 5 is_stmt 1 view .LVU612
1306:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2595              		.loc 1 1306 5 view .LVU613
1307:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 2596              		.loc 1 1307 5 view .LVU614
1310:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     clk_exp = apb2_exp[idx];
 2597              		.loc 1 1310 5 view .LVU615
 2598              		.loc 1 1311 5 view .LVU616
1312:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2599              		.loc 1 1312 5 view .LVU617
1313:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
1314:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* return the clocks frequency */
1315:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     switch(clock) {
 2600              		.loc 1 1315 5 view .LVU618
 2601 00aa BCF1030F 		cmp	ip, #3
 2602 00ae 12D8     		bhi	.L207
 2603 00b0 DFE80CF0 		tbb	[pc, ip]
 2604              	.L200:
 2605 00b4 04       		.byte	(.L195-.L200)/2
 2606 00b5 0C       		.byte	(.L202-.L200)/2
 2607 00b6 02       		.byte	(.L201-.L200)/2
 2608 00b7 08       		.byte	(.L199-.L200)/2
 2609              		.p2align 1
 2610              	.L201:
1307:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 2611              		.loc 1 1307 15 is_stmt 0 view .LVU619
 2612 00b8 21FA02F0 		lsr	r0, r1, r2
 2613              	.LVL175:
1316:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case CK_SYS:
1317:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         ck_freq = cksys_freq;
1318:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1319:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case CK_AHB:
1320:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         ck_freq = ahb_freq;
1321:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1322:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case CK_APB1:
1323:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         ck_freq = apb1_freq;
 2614              		.loc 1 1323 9 is_stmt 1 view .LVU620
1324:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2615              		.loc 1 1324 9 view .LVU621
 2616              	.L195:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 77


1325:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case CK_APB2:
1326:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         ck_freq = apb2_freq;
1327:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1328:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     default:
1329:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
1330:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     }
1331:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     return ck_freq;
1332:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2617              		.loc 1 1332 1 is_stmt 0 view .LVU622
 2618 00bc 08B0     		add	sp, sp, #32
 2619              	.LCFI11:
 2620              		.cfi_remember_state
 2621              		.cfi_def_cfa_offset 8
 2622              		@ sp needed
 2623 00be 10BD     		pop	{r4, pc}
 2624              	.LVL176:
 2625              	.L205:
 2626              	.LCFI12:
 2627              		.cfi_restore_state
1273:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2628              		.loc 1 1273 20 view .LVU623
 2629 00c0 0848     		ldr	r0, .L209+8
 2630 00c2 D7E7     		b	.L196
 2631              	.LVL177:
 2632              	.L199:
1312:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** 
 2633              		.loc 1 1312 15 view .LVU624
 2634 00c4 21FA03F0 		lsr	r0, r1, r3
 2635              	.LVL178:
1326:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2636              		.loc 1 1326 9 is_stmt 1 view .LVU625
1327:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     default:
 2637              		.loc 1 1327 9 view .LVU626
 2638              		.loc 1 1332 1 is_stmt 0 view .LVU627
 2639 00c8 08B0     		add	sp, sp, #32
 2640              	.LCFI13:
 2641              		.cfi_remember_state
 2642              		.cfi_def_cfa_offset 8
 2643              		@ sp needed
 2644 00ca 10BD     		pop	{r4, pc}
 2645              	.LVL179:
 2646              	.L202:
 2647              	.LCFI14:
 2648              		.cfi_restore_state
1320:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2649              		.loc 1 1320 9 is_stmt 1 view .LVU628
1321:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     case CK_APB1:
 2650              		.loc 1 1321 9 view .LVU629
1320:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****         break;
 2651              		.loc 1 1320 17 is_stmt 0 view .LVU630
 2652 00cc 0846     		mov	r0, r1
 2653              	.LVL180:
 2654              		.loc 1 1332 1 view .LVU631
 2655 00ce 08B0     		add	sp, sp, #32
 2656              	.LCFI15:
 2657              		.cfi_remember_state
 2658              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 78


 2659              		@ sp needed
 2660 00d0 10BD     		pop	{r4, pc}
 2661              	.LVL181:
 2662              	.L204:
 2663              	.LCFI16:
 2664              		.cfi_restore_state
1270:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     /* IRC16M is selected as CK_SYS */
 2665              		.loc 1 1270 5 view .LVU632
 2666 00d2 0548     		ldr	r0, .L209+12
 2667 00d4 CEE7     		b	.L196
 2668              	.LVL182:
 2669              	.L207:
1260:lib/GD32F4xx/Source/gd32f4xx_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 2670              		.loc 1 1260 19 view .LVU633
 2671 00d6 0020     		movs	r0, #0
 2672              	.LVL183:
1331:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2673              		.loc 1 1331 5 is_stmt 1 view .LVU634
1331:lib/GD32F4xx/Source/gd32f4xx_rcu.c **** }
 2674              		.loc 1 1331 12 is_stmt 0 view .LVU635
 2675 00d8 F0E7     		b	.L195
 2676              	.L210:
 2677 00da 00BF     		.align	2
 2678              	.L209:
 2679 00dc 00000000 		.word	.LANCHOR0
 2680 00e0 00300240 		.word	1073885184
 2681 00e4 0024F400 		.word	16000000
 2682 00e8 40787D01 		.word	25000000
 2683              		.cfi_endproc
 2684              	.LFE162:
 2686              		.section	.rodata
 2687              		.align	2
 2688              		.set	.LANCHOR0,. + 0
 2689              	.LC0:
 2690 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2690      00000000 
 2690      01020304 
 2690      06
 2691 000d 070809   		.ascii	"\007\010\011"
 2692              	.LC1:
 2693 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2693      01020304 
 2694              		.text
 2695              	.Letext0:
 2696              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2697              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2698              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2699              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 79


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_rcu.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:18     .text.rcu_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:25     .text.rcu_deinit:0000000000000000 rcu_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:169    .text.rcu_deinit:0000000000000088 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:176    .text.rcu_periph_clock_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:183    .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:213    .text.rcu_periph_clock_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:220    .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:250    .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:257    .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:277    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:284    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:304    .text.rcu_periph_reset_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:311    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:331    .text.rcu_periph_reset_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:338    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:358    .text.rcu_bkp_reset_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:365    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:383    .text.rcu_bkp_reset_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:388    .text.rcu_bkp_reset_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:395    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:413    .text.rcu_bkp_reset_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:418    .text.rcu_system_clock_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:425    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:454    .text.rcu_system_clock_source_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:459    .text.rcu_system_clock_source_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:466    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:483    .text.rcu_system_clock_source_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:488    .text.rcu_ahb_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:495    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:524    .text.rcu_ahb_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:529    .text.rcu_apb1_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:536    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:565    .text.rcu_apb1_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:570    .text.rcu_apb2_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:577    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:606    .text.rcu_apb2_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:611    .text.rcu_ckout0_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:618    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:649    .text.rcu_ckout0_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:654    .text.rcu_ckout1_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:661    .text.rcu_ckout1_config:0000000000000000 rcu_ckout1_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:692    .text.rcu_ckout1_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:697    .text.rcu_pll_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:704    .text.rcu_pll_config:0000000000000000 rcu_pll_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:831    .text.rcu_pll_config:0000000000000078 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:836    .text.rcu_plli2s_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:843    .text.rcu_plli2s_config:0000000000000000 rcu_plli2s_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:888    .text.rcu_plli2s_config:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:893    .text.rcu_pllsai_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:900    .text.rcu_pllsai_config:0000000000000000 rcu_pllsai_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:959    .text.rcu_pllsai_config:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:964    .text.rcu_rtc_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:971    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1000   .text.rcu_rtc_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1005   .text.rcu_rtc_div_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 80


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1012   .text.rcu_rtc_div_config:0000000000000000 rcu_rtc_div_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1041   .text.rcu_rtc_div_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1046   .text.rcu_i2s_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1053   .text.rcu_i2s_clock_config:0000000000000000 rcu_i2s_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1082   .text.rcu_i2s_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1087   .text.rcu_ck48m_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1094   .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1123   .text.rcu_ck48m_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1128   .text.rcu_pll48m_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1135   .text.rcu_pll48m_clock_config:0000000000000000 rcu_pll48m_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1164   .text.rcu_pll48m_clock_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1169   .text.rcu_timer_clock_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1176   .text.rcu_timer_clock_prescaler_config:0000000000000000 rcu_timer_clock_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1209   .text.rcu_timer_clock_prescaler_config:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1214   .text.rcu_tli_clock_div_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1221   .text.rcu_tli_clock_div_config:0000000000000000 rcu_tli_clock_div_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1250   .text.rcu_tli_clock_div_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1255   .text.rcu_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1262   .text.rcu_flag_get:0000000000000000 rcu_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1289   .text.rcu_all_reset_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1296   .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1314   .text.rcu_all_reset_flag_clear:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1319   .text.rcu_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1326   .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1344   .text.rcu_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1351   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1371   .text.rcu_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1378   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1398   .text.rcu_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1405   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1425   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1432   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1461   .text.rcu_lxtal_drive_capability_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1466   .text.rcu_osci_stab_wait:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1473   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1491   .text.rcu_osci_stab_wait:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1960   .text.rcu_osci_stab_wait:0000000000000138 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1968   .text.rcu_osci_on:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1975   .text.rcu_osci_on:0000000000000000 rcu_osci_on
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1995   .text.rcu_osci_off:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2002   .text.rcu_osci_off:0000000000000000 rcu_osci_off
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2022   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2029   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2089   .text.rcu_osci_bypass_mode_enable:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2094   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2101   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2161   .text.rcu_osci_bypass_mode_disable:0000000000000044 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2166   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2173   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2191   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2196   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2203   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2221   .text.rcu_hxtal_clock_monitor_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2226   .text.rcu_irc16m_adjust_value_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2233   .text.rcu_irc16m_adjust_value_set:0000000000000000 rcu_irc16m_adjust_value_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2266   .text.rcu_irc16m_adjust_value_set:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2271   .text.rcu_voltage_key_unlock:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s 			page 81


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2278   .text.rcu_voltage_key_unlock:0000000000000000 rcu_voltage_key_unlock
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2295   .text.rcu_voltage_key_unlock:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2301   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2308   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2330   .text.rcu_deepsleep_voltage_set:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2335   .text.rcu_spread_spectrum_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2342   .text.rcu_spread_spectrum_config:0000000000000000 rcu_spread_spectrum_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2383   .text.rcu_spread_spectrum_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2388   .text.rcu_spread_spectrum_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2395   .text.rcu_spread_spectrum_enable:0000000000000000 rcu_spread_spectrum_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2413   .text.rcu_spread_spectrum_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2418   .text.rcu_spread_spectrum_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2425   .text.rcu_spread_spectrum_disable:0000000000000000 rcu_spread_spectrum_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2443   .text.rcu_spread_spectrum_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2448   .text.rcu_clock_freq_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2455   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2605   .text.rcu_clock_freq_get:00000000000000b4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2609   .text.rcu_clock_freq_get:00000000000000b8 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2679   .text.rcu_clock_freq_get:00000000000000dc $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:2687   .rodata:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1520   .text.rcu_osci_stab_wait:0000000000000029 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccAbYr51.s:1520   .text.rcu_osci_stab_wait:000000000000002a $t

NO UNDEFINED SYMBOLS
