$date
	Tue May 21 17:21:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_spi_master $end
$var wire 8 ! rx_data_byte_o [7:0] $end
$var wire 1 " rx_data_valid_o $end
$var wire 1 # spi_mosi_o $end
$var wire 1 $ tx_ready_o $end
$var wire 1 % spi_clk_o $end
$var parameter 32 & CLK_RATIO $end
$var parameter 32 ' PERIOD $end
$var parameter 32 ( SPI_MODE $end
$var reg 1 ) clk_i $end
$var reg 1 * reset_l_i $end
$var reg 1 + spi_miso_i $end
$var reg 8 , tx_data_byte_i [7:0] $end
$var reg 1 - tx_data_valid_o $end
$scope module u_spi_master $end
$var wire 1 ) clk_i $end
$var wire 1 * reset_l_i $end
$var wire 8 . rx_data_byte_o [7:0] $end
$var wire 1 " rx_data_valid_o $end
$var wire 1 + spi_miso_i $end
$var wire 1 # spi_mosi_o $end
$var wire 8 / tx_data_byte_i [7:0] $end
$var wire 1 - tx_data_valid_o $end
$var wire 1 $ tx_ready_o $end
$var wire 1 % spi_clk_o $end
$var parameter 32 0 CLK_RATIO $end
$var parameter 32 1 SPI_MODE $end
$var reg 3 2 clk_counter_r [2:0] $end
$var reg 1 3 spi_clk_enable_r $end
$var reg 1 4 sub_clock_r $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 1
b100 0
b0 (
b101000 '
b100 &
$end
#0
$dumpvars
04
x3
b0 2
b0 /
bz .
0-
b0 ,
0+
0*
0)
0%
z$
z#
z"
bz !
$end
#20000
1)
#40000
0)
#60000
1)
#80000
0)
1*
#100000
b1 2
1)
#120000
0)
#140000
b10 2
1)
#160000
0)
#180000
b11 2
1)
#200000
0)
#220000
x%
b0 2
14
1)
#240000
0)
#260000
b1 2
1)
#280000
0)
#300000
b10 2
1)
#320000
0)
#340000
b11 2
1)
#360000
0)
#380000
0%
b0 2
04
1)
#400000
0)
#420000
b1 2
1)
#440000
0)
#460000
b10 2
1)
#480000
0)
#500000
b11 2
1)
#520000
0)
#540000
x%
b0 2
14
1)
#560000
0)
#580000
b1 2
1)
#600000
0)
#620000
b10 2
1)
#640000
0)
#660000
b11 2
1)
#680000
0)
#700000
0%
b0 2
04
1)
#720000
0)
#740000
b1 2
1)
#760000
0)
#780000
b10 2
1)
#800000
0)
#820000
b11 2
1)
#840000
0)
#860000
x%
b0 2
14
1)
#880000
0)
#900000
b1 2
1)
#920000
0)
#940000
b10 2
1)
#960000
0)
#980000
b11 2
1)
#1000000
0)
