{"Source Block": ["oh/stdlib/hdl/oh_mux4.v@16:29@HdlStmAssign", "    input [N-1:0]  in1,\n    input [N-1:0]  in0,\n    output [N-1:0] out  //selected data output\n    );\n\n   assign out[N-1:0] = ({(N){sel0}} & in0[N-1:0] |\n\t\t\t {(N){sel1}} & in1[N-1:0] |\n\t\t\t {(N){sel2}} & in2[N-1:0] |\n\t\t\t {(N){sel3}} & in3[N-1:0]);\n\n`ifdef TARGET_SIM\n   wire \t    error;\n   assign error = (sel0 | sel1 | sel2 | sel3) &\n   \t\t  ~(sel0 ^ sel1 ^ sel2 ^ sel3);\n"], "Clone Blocks": [["oh/stdlib/hdl/oh_mux7.v@22:36", "    input [N-1:0]  in1,\n    input [N-1:0]  in0,\n    output [N-1:0] out  //selected data output\n    );\n\n   assign out[N-1:0] = ({(N){sel0}} & in0[N-1:0] |\n\t\t\t {(N){sel1}} & in1[N-1:0] |\n\t\t\t {(N){sel2}} & in2[N-1:0] |\n\t\t\t {(N){sel3}} & in3[N-1:0] |\n\t\t\t {(N){sel4}} & in4[N-1:0] |\n\t\t\t {(N){sel5}} & in5[N-1:0] |\n\t\t\t {(N){sel6}} & in6[N-1:0]);\n\n\nendmodule // oh_mux7\n"]], "Diff Content": {"Delete": [[22, "\t\t\t {(N){sel1}} & in1[N-1:0] |\n"], [23, "\t\t\t {(N){sel2}} & in2[N-1:0] |\n"], [24, "\t\t\t {(N){sel3}} & in3[N-1:0]);\n"]], "Add": [[24, "\t\t\t{(N){sel1}} & in1[N-1:0] |\n"], [24, "\t\t\t{(N){sel2}} & in2[N-1:0] |\n"], [24, "\t\t\t{(N){sel3}} & in3[N-1:0]);\n"]]}}