##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyMASTER_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 85.87 MHz   | Target: 0.00 MHz   | 
Clock: Clock_2                    | Frequency: 55.74 MHz   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | N/A                    | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | Frequency: 136.10 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_2        41666.7          34319        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        83333.3          65392        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
scl(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
sda(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
step(0)_PAD     30416         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
set_pwm(0)_PAD      step(0)_PAD              39162  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 85.87 MHz | Target: 0.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999988354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  4999988354  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell2      3203   5493  4999988354  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell2      3350   8843  4999988354  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  11146  4999988354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 55.74 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 65392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell2   2290   2290  65392  RISE       1
\UpDown:Cnt8:CounterUDB:reload\/main_1               macrocell3      3920   6210  65392  RISE       1
\UpDown:Cnt8:CounterUDB:reload\/q                    macrocell3      3350   9560  65392  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2321  11882  65392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 136.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_399/q
Path End       : \UpDown:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_399/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_399/q                                  macrocell22   1250   1250  34319  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/main_0  macrocell13   2588   3838  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell13         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 65392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell2   2290   2290  65392  RISE       1
\UpDown:Cnt8:CounterUDB:reload\/main_1               macrocell3      3920   6210  65392  RISE       1
\UpDown:Cnt8:CounterUDB:reload\/q                    macrocell3      3350   9560  65392  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2321  11882  65392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_399/q
Path End       : \UpDown:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_399/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_399/q                                  macrocell22   1250   1250  34319  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/main_0  macrocell13   2588   3838  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell13         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999988354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  4999988354  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell2      3203   5493  4999988354  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell2      3350   8843  4999988354  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  11146  4999988354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_399/q
Path End       : \UpDown:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_399/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_399/q                                  macrocell22   1250   1250  34319  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/main_0  macrocell13   2588   3838  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_276/q
Path End       : \UpDown:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 34324p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   41667
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_276/clock_0                                            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_276/q                                  macrocell21   1250   1250  34324  RISE       1
\UpDown:bQuadDec:quad_A_delayed_0\/main_0  macrocell10   2582   3832  34324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 65392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell2   2290   2290  65392  RISE       1
\UpDown:Cnt8:CounterUDB:reload\/main_1               macrocell3      3920   6210  65392  RISE       1
\UpDown:Cnt8:CounterUDB:reload\/q                    macrocell3      3350   9560  65392  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell2   2321  11882  65392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:Net_1251\/main_7
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 67371p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q             macrocell33   1250   1250  66757  RISE       1
\UpDown:Net_1251_split\/main_1  macrocell28   5561   6811  67371  RISE       1
\UpDown:Net_1251_split\/q       macrocell28   3350  10161  67371  RISE       1
\UpDown:Net_1251\/main_7        macrocell23   2291  12452  67371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1203\/q
Path End       : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 68049p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9225
-------------------------------------   ---- 
End-of-path arrival time (ps)           9225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Net_1203\/q                                  macrocell30     1250   1250  68049  RISE       1
\UpDown:Cnt8:CounterUDB:count_enable\/main_2         macrocell7      2318   3568  68049  RISE       1
\UpDown:Cnt8:CounterUDB:count_enable\/q              macrocell7      3350   6918  68049  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell2   2307   9225  68049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12832
-------------------------------------   ----- 
End-of-path arrival time (ps)           12832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  65392  RISE       1
\UpDown:Cnt8:CounterUDB:status_3\/main_0           macrocell6      4883   7173  70001  RISE       1
\UpDown:Cnt8:CounterUDB:status_3\/q                macrocell6      3350  10523  70001  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_3   statusicell2    2310  12832  70001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   2430   2430  70919  RISE       1
\UpDown:Cnt8:CounterUDB:status_0\/main_0            macrocell4      3225   5655  70919  RISE       1
\UpDown:Cnt8:CounterUDB:status_0\/q                 macrocell4      3350   9005  70919  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_0    statusicell2    2909  11914  70919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:Net_1203\/main_4
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 71196p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q  macrocell34   1250   1250  67583  RISE       1
\UpDown:Net_1203\/main_4   macrocell30   7377   8627  71196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:Net_1260\/main_1
Capture Clock  : \UpDown:Net_1260\/clock_0
Path slack     : 71196p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q  macrocell34   1250   1250  67583  RISE       1
\UpDown:Net_1260\/main_1   macrocell33   7377   8627  71196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1251\/q
Path End       : \UpDown:bQuadDec:Stsreg\/status_0
Capture Clock  : \UpDown:bQuadDec:Stsreg\/clock
Path slack     : 71439p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11394
-------------------------------------   ----- 
End-of-path arrival time (ps)           11394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UpDown:Net_1251\/q                macrocell23    1250   1250  69834  RISE       1
\UpDown:Net_530\/main_1            macrocell8     3892   5142  71439  RISE       1
\UpDown:Net_530\/q                 macrocell8     3350   8492  71439  RISE       1
\UpDown:bQuadDec:Stsreg\/status_0  statusicell3   2903  11394  71439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:Stsreg\/clock                             statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1251\/q
Path End       : \UpDown:bQuadDec:Stsreg\/status_1
Capture Clock  : \UpDown:bQuadDec:Stsreg\/clock
Path slack     : 71443p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11391
-------------------------------------   ----- 
End-of-path arrival time (ps)           11391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UpDown:Net_1251\/q                macrocell23    1250   1250  69834  RISE       1
\UpDown:Net_611\/main_1            macrocell9     3892   5142  71443  RISE       1
\UpDown:Net_611\/q                 macrocell9     3350   8492  71443  RISE       1
\UpDown:bQuadDec:Stsreg\/status_1  statusicell3   2899  11391  71443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:Stsreg\/clock                             statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:bQuadDec:state_1\/main_3
Capture Clock  : \UpDown:bQuadDec:state_1\/clock_0
Path slack     : 71770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q         macrocell34   1250   1250  67583  RISE       1
\UpDown:bQuadDec:state_1\/main_3  macrocell35   6804   8054  71770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:bQuadDec:state_0\/main_3
Capture Clock  : \UpDown:bQuadDec:state_0\/clock_0
Path slack     : 71770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q         macrocell34   1250   1250  67583  RISE       1
\UpDown:bQuadDec:state_0\/main_3  macrocell36   6804   8054  71770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1251\/q
Path End       : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 72127p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Net_1251\/q                                  macrocell23     1250   1250  69834  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell2   3896   5146  72127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:bQuadDec:error\/main_0
Capture Clock  : \UpDown:bQuadDec:error\/clock_0
Path slack     : 72508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q             macrocell33   1250   1250  66757  RISE       1
\UpDown:bQuadDec:error\/main_0  macrocell34   6065   7315  72508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_1\/q
Path End       : \UpDown:bQuadDec:error\/main_4
Capture Clock  : \UpDown:bQuadDec:error\/clock_0
Path slack     : 72516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_1\/q     macrocell35   1250   1250  68334  RISE       1
\UpDown:bQuadDec:error\/main_4  macrocell34   6058   7308  72516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Cnt8:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  65392  RISE       1
\UpDown:Cnt8:CounterUDB:underflow_reg_i\/main_0    macrocell25     4883   7173  72650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:underflow_reg_i\/clock_0           macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72658p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10175
-------------------------------------   ----- 
End-of-path arrival time (ps)           10175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   2200   2200  67093  RISE       1
\UpDown:Cnt8:CounterUDB:status_2\/main_0           macrocell5      2309   4509  72658  RISE       1
\UpDown:Cnt8:CounterUDB:status_2\/q                macrocell5      3350   7859  72658  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_2   statusicell2    2316  10175  72658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:bQuadDec:error\/main_3
Capture Clock  : \UpDown:bQuadDec:error\/clock_0
Path slack     : 72764p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q       macrocell34   1250   1250  67583  RISE       1
\UpDown:bQuadDec:error\/main_3  macrocell34   5810   7060  72764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:Net_1251\/main_4
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 73227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q  macrocell34   1250   1250  67583  RISE       1
\UpDown:Net_1251\/main_4   macrocell23   5346   6596  73227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_filt\/q
Path End       : \UpDown:bQuadDec:state_1\/main_1
Capture Clock  : \UpDown:bQuadDec:state_1\/clock_0
Path slack     : 73396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_filt\/q   macrocell31   1250   1250  68855  RISE       1
\UpDown:bQuadDec:state_1\/main_1  macrocell35   5177   6427  73396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_filt\/q
Path End       : \UpDown:bQuadDec:state_0\/main_1
Capture Clock  : \UpDown:bQuadDec:state_0\/clock_0
Path slack     : 73396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_filt\/q   macrocell31   1250   1250  68855  RISE       1
\UpDown:bQuadDec:state_0\/main_1  macrocell36   5177   6427  73396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_filt\/q
Path End       : \UpDown:Net_1203\/main_2
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 73408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_filt\/q  macrocell31   1250   1250  68855  RISE       1
\UpDown:Net_1203\/main_2         macrocell30   5166   6416  73408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:Net_1251\/main_1
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 73408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q       macrocell33   1250   1250  66757  RISE       1
\UpDown:Net_1251\/main_1  macrocell23   5165   6415  73408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_1\/q
Path End       : \UpDown:Net_1251\/main_5
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 73418p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_1\/q  macrocell35   1250   1250  68334  RISE       1
\UpDown:Net_1251\/main_5     macrocell23   5155   6405  73418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \UpDown:Cnt8:CounterUDB:prevCompare\/main_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:prevCompare\/clock_0
Path slack     : 73424p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell2   2430   2430  70919  RISE       1
\UpDown:Cnt8:CounterUDB:prevCompare\/main_0         macrocell27     3969   6399  73424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:prevCompare\/clock_0               macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Net_1276\/main_0
Capture Clock  : \UpDown:Net_1276\/clock_0
Path slack     : 73613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  65392  RISE       1
\UpDown:Net_1276\/main_0                           macrocell26     3920   6210  73613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1276\/clock_0                                  macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_0\/q
Path End       : \UpDown:bQuadDec:error\/main_5
Capture Clock  : \UpDown:bQuadDec:error\/clock_0
Path slack     : 74006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_0\/q     macrocell36   1250   1250  69279  RISE       1
\UpDown:bQuadDec:error\/main_5  macrocell34   4567   5817  74006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_filt\/q
Path End       : \UpDown:bQuadDec:state_1\/main_2
Capture Clock  : \UpDown:bQuadDec:state_1\/clock_0
Path slack     : 74072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_filt\/q   macrocell32   1250   1250  69534  RISE       1
\UpDown:bQuadDec:state_1\/main_2  macrocell35   4501   5751  74072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_filt\/q
Path End       : \UpDown:bQuadDec:state_0\/main_2
Capture Clock  : \UpDown:bQuadDec:state_0\/clock_0
Path slack     : 74072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_filt\/q   macrocell32   1250   1250  69534  RISE       1
\UpDown:bQuadDec:state_0\/main_2  macrocell36   4501   5751  74072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_filt\/q
Path End       : \UpDown:Net_1203\/main_3
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 74083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_filt\/q  macrocell32   1250   1250  69534  RISE       1
\UpDown:Net_1203\/main_3         macrocell30   4490   5740  74083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell2   2290   2290  65392  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    6304   8594  74239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_filt\/q
Path End       : \UpDown:Net_1251\/main_2
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 74507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_filt\/q  macrocell31   1250   1250  68855  RISE       1
\UpDown:Net_1251\/main_2         macrocell23   4066   5316  74507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_0\/q
Path End       : \UpDown:Net_1251\/main_6
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 74904p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_0\/q  macrocell36   1250   1250  69279  RISE       1
\UpDown:Net_1251\/main_6     macrocell23   3669   4919  74904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:bQuadDec:state_1\/main_0
Capture Clock  : \UpDown:bQuadDec:state_1\/clock_0
Path slack     : 74977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q               macrocell33   1250   1250  66757  RISE       1
\UpDown:bQuadDec:state_1\/main_0  macrocell35   3596   4846  74977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:bQuadDec:state_0\/main_0
Capture Clock  : \UpDown:bQuadDec:state_0\/clock_0
Path slack     : 74977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q               macrocell33   1250   1250  66757  RISE       1
\UpDown:bQuadDec:state_0\/main_0  macrocell36   3596   4846  74977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:Net_1203\/main_0
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 75120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q       macrocell33   1250   1250  66757  RISE       1
\UpDown:Net_1203\/main_0  macrocell30   3454   4704  75120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:Net_1260\/main_0
Capture Clock  : \UpDown:Net_1260\/clock_0
Path slack     : 75120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q       macrocell33   1250   1250  66757  RISE       1
\UpDown:Net_1260\/main_0  macrocell33   3454   4704  75120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_filt\/q
Path End       : \UpDown:Net_1251\/main_3
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 75185p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_filt\/q  macrocell32   1250   1250  69534  RISE       1
\UpDown:Net_1251\/main_3         macrocell23   3388   4638  75185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \UpDown:Cnt8:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 75314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   2200   2200  67093  RISE       1
\UpDown:Cnt8:CounterUDB:overflow_reg_i\/main_0     macrocell24     2309   4509  75314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:overflow_reg_i\/clock_0            macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \UpDown:Net_1276\/main_1
Capture Clock  : \UpDown:Net_1276\/clock_0
Path slack     : 75314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UpDown:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell2   2200   2200  67093  RISE       1
\UpDown:Net_1276\/main_1                           macrocell26     2309   4509  75314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1276\/clock_0                                  macrocell26         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_delayed_0\/q
Path End       : \UpDown:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75350p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_delayed_0\/q       macrocell13   1250   1250  75350  RISE       1
\UpDown:bQuadDec:quad_B_delayed_1\/main_0  macrocell14   3223   4473  75350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_delayed_0\/q
Path End       : \UpDown:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_0\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_delayed_0\/q  macrocell13   1250   1250  75350  RISE       1
\UpDown:bQuadDec:quad_B_filt\/main_0  macrocell32   3212   4462  75361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_delayed_1\/q
Path End       : \UpDown:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \UpDown:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75369p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_delayed_1\/q  macrocell11   1250   1250  75369  RISE       1
\UpDown:bQuadDec:quad_A_filt\/main_1  macrocell31   3205   4455  75369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_delayed_0\/q
Path End       : \UpDown:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75376p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_delayed_0\/q  macrocell10   1250   1250  75376  RISE       1
\UpDown:bQuadDec:quad_A_filt\/main_0  macrocell31   3198   4448  75376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:bQuadDec:Stsreg\/status_2
Capture Clock  : \UpDown:bQuadDec:Stsreg\/clock
Path slack     : 75449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q                macrocell33    1250   1250  66757  RISE       1
\UpDown:bQuadDec:Stsreg\/status_2  statusicell3   6134   7384  75449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:Stsreg\/clock                             statusicell3        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_filt\/q
Path End       : \UpDown:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \UpDown:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_filt\/q       macrocell31   1250   1250  68855  RISE       1
\UpDown:bQuadDec:quad_A_filt\/main_3  macrocell31   3120   4370  75454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1251\/q
Path End       : \UpDown:Net_1251\/main_0
Capture Clock  : \UpDown:Net_1251\/clock_0
Path slack     : 75458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1251\/q       macrocell23   1250   1250  69834  RISE       1
\UpDown:Net_1251\/main_0  macrocell23   3116   4366  75458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1251\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_filt\/q
Path End       : \UpDown:bQuadDec:error\/main_1
Capture Clock  : \UpDown:bQuadDec:error\/clock_0
Path slack     : 75480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_filt\/q  macrocell31   1250   1250  68855  RISE       1
\UpDown:bQuadDec:error\/main_1   macrocell34   3093   4343  75480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:error\/q
Path End       : \UpDown:bQuadDec:Stsreg\/status_3
Capture Clock  : \UpDown:bQuadDec:Stsreg\/clock
Path slack     : 75659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:error\/q          macrocell34    1250   1250  67583  RISE       1
\UpDown:bQuadDec:Stsreg\/status_3  statusicell3   5924   7174  75659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:Stsreg\/clock                             statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_delayed_2\/q
Path End       : \UpDown:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \UpDown:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75674p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_delayed_2\/q  macrocell12   1250   1250  75674  RISE       1
\UpDown:bQuadDec:quad_A_filt\/main_2  macrocell31   2899   4149  75674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_filt\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_delayed_1\/q
Path End       : \UpDown:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \UpDown:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_delayed_1\/q  macrocell14   1250   1250  75769  RISE       1
\UpDown:bQuadDec:quad_B_filt\/main_1  macrocell32   2804   4054  75769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_delayed_1\/q
Path End       : \UpDown:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75771p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_1\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_delayed_1\/q       macrocell14   1250   1250  75769  RISE       1
\UpDown:bQuadDec:quad_B_delayed_2\/main_0  macrocell15   2803   4053  75771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_1\/q
Path End       : \UpDown:Net_1203\/main_5
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_1\/q  macrocell35   1250   1250  68334  RISE       1
\UpDown:Net_1203\/main_5     macrocell30   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_1\/q
Path End       : \UpDown:Net_1260\/main_2
Capture Clock  : \UpDown:Net_1260\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_1\/q  macrocell35   1250   1250  68334  RISE       1
\UpDown:Net_1260\/main_2     macrocell33   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_1\/q
Path End       : \UpDown:bQuadDec:state_1\/main_4
Capture Clock  : \UpDown:bQuadDec:state_1\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_1\/q       macrocell35   1250   1250  68334  RISE       1
\UpDown:bQuadDec:state_1\/main_4  macrocell35   2789   4039  75785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_1\/q
Path End       : \UpDown:bQuadDec:state_0\/main_4
Capture Clock  : \UpDown:bQuadDec:state_0\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_1\/q       macrocell35   1250   1250  68334  RISE       1
\UpDown:bQuadDec:state_0\/main_4  macrocell36   2789   4039  75785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_0\/q
Path End       : \UpDown:bQuadDec:state_1\/main_5
Capture Clock  : \UpDown:bQuadDec:state_1\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_0\/q       macrocell36   1250   1250  69279  RISE       1
\UpDown:bQuadDec:state_1\/main_5  macrocell35   2595   3845  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_1\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_0\/q
Path End       : \UpDown:bQuadDec:state_0\/main_5
Capture Clock  : \UpDown:bQuadDec:state_0\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_0\/q       macrocell36   1250   1250  69279  RISE       1
\UpDown:bQuadDec:state_0\/main_5  macrocell36   2595   3845  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_0\/q
Path End       : \UpDown:Net_1203\/main_6
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 75979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_0\/q  macrocell36   1250   1250  69279  RISE       1
\UpDown:Net_1203\/main_6     macrocell30   2595   3845  75979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:state_0\/q
Path End       : \UpDown:Net_1260\/main_3
Capture Clock  : \UpDown:Net_1260\/clock_0
Path slack     : 75979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:state_0\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:state_0\/q  macrocell36   1250   1250  69279  RISE       1
\UpDown:Net_1260\/main_3     macrocell33   2595   3845  75979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1203\/q
Path End       : \UpDown:Cnt8:CounterUDB:count_stored_i\/main_0
Capture Clock  : \UpDown:Cnt8:CounterUDB:count_stored_i\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1203\/q                             macrocell30   1250   1250  68049  RISE       1
\UpDown:Cnt8:CounterUDB:count_stored_i\/main_0  macrocell29   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:count_stored_i\/clock_0            macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1203\/q
Path End       : \UpDown:Net_1203\/main_1
Capture Clock  : \UpDown:Net_1203\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:Net_1203\/q       macrocell30   1250   1250  68049  RISE       1
\UpDown:Net_1203\/main_1  macrocell30   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1203\/clock_0                                  macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_delayed_1\/q
Path End       : \UpDown:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76263p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_delayed_1\/q       macrocell11   1250   1250  75369  RISE       1
\UpDown:bQuadDec:quad_A_delayed_2\/main_0  macrocell12   2310   3560  76263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_2\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_delayed_2\/q
Path End       : \UpDown:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \UpDown:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_delayed_2\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_delayed_2\/q  macrocell15   1250   1250  76273  RISE       1
\UpDown:bQuadDec:quad_B_filt\/main_2  macrocell32   2300   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_A_delayed_0\/q
Path End       : \UpDown:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \UpDown:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_0\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_A_delayed_0\/q       macrocell10   1250   1250  75376  RISE       1
\UpDown:bQuadDec:quad_A_delayed_1\/main_0  macrocell11   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_A_delayed_1\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_filt\/q
Path End       : \UpDown:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \UpDown:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_filt\/q       macrocell32   1250   1250  69534  RISE       1
\UpDown:bQuadDec:quad_B_filt\/main_3  macrocell32   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:bQuadDec:quad_B_filt\/q
Path End       : \UpDown:bQuadDec:error\/main_2
Capture Clock  : \UpDown:bQuadDec:error\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:quad_B_filt\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UpDown:bQuadDec:quad_B_filt\/q  macrocell32   1250   1250  69534  RISE       1
\UpDown:bQuadDec:error\/main_2   macrocell34   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:bQuadDec:error\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDown:Net_1260\/q
Path End       : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 78627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Net_1260\/clock_0                                  macrocell33         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\UpDown:Net_1260\/q                            macrocell33    1250   1250  66757  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   3456   4706  78627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDown:Cnt8:CounterUDB:sSTSReg:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999988354p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT       slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  4999988354  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell2      3203   5493  4999988354  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell2      3350   8843  4999988354  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  11146  4999988354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : \PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999988367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q        macrocell16     1250   1250  4999988367  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4323   5573  4999988367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4999989355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT       slack  edge  Fanout
------------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  4999988354  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2295   4585  4999989355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_276/main_0
Capture Clock  : Net_276/clock_0
Path slack     : 4999990346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  4999988367  RISE       1
Net_276/main_0                  macrocell21   4894   6144  4999990346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_276/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_399/main_0
Capture Clock  : Net_399/clock_0
Path slack     : 4999990346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT       slack  edge  Fanout
------------------------------  -----------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  4999988367  RISE       1
Net_399/main_0                  macrocell22   4894   6144  4999990346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_399/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 4999990604p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT       slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  4999990604  RISE       1
\PWM2:PWMUDB:status_0\/main_1        macrocell19     3376   5886  4999990604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4999990610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT       slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  4999990604  RISE       1
\PWM2:PWMUDB:prevCompare1\/main_0    macrocell17     3370   5880  4999990610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_276/main_1
Capture Clock  : Net_276/clock_0
Path slack     : 4999991677p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT       slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  4999990604  RISE       1
Net_276/main_1                       macrocell21     2303   4813  4999991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_276/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare2\/q
Path End       : \PWM2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM2:PWMUDB:status_1\/clock_0
Path slack     : 4999992933p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT       slack  edge  Fanout
-----------------------------  -----------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:prevCompare2\/q   macrocell18   1250   1250  4999992933  RISE       1
\PWM2:PWMUDB:status_1\/main_0  macrocell20   2307   3557  4999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare1\/q
Path End       : \PWM2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 4999992934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT       slack  edge  Fanout
-----------------------------  -----------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:prevCompare1\/q   macrocell17   1250   1250  4999992934  RISE       1
\PWM2:PWMUDB:status_0\/main_0  macrocell19   2306   3556  4999992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4999992979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT       slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  4999992979  RISE       1
\PWM2:PWMUDB:runmode_enable\/main_0      macrocell16    2301   3511  4999992979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_1\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999995922p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3578
-------------------------------------   ---- 
End-of-path arrival time (ps)           3578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                               model name    delay     AT       slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:status_1\/q               macrocell20    1250   1250  4999995922  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2328   3578  4999995922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_0\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4999995926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   5000000000
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 4999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                               model name    delay     AT       slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ----------  ----  ------
\PWM2:PWMUDB:status_0\/q               macrocell19    1250   1250  4999995926  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2324   3574  4999995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

