# MIPS-Single-Cycle-Processor

A 32-bit single cycle MIPS processor implemented using Verilog.

Instructions are read from a file named "memfile.dat". Two test files are included.

## Supported Instructions:
`
  add
  sub
  and
  or
  slt
  lw
  sw
  beq
  addi
  j
  ori
  bne
`
  
