# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
# Date created = 00:37:20  January 27, 2026
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		cpu_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY cpu
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 25.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:37:20  JANUARY 27, 2026"
set_global_assignment -name LAST_QUARTUS_VERSION "25.1std.0 Lite Edition"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/io/virtual_uart.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/io/spi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/io/sd.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/cpu/registers.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/cpu/decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/cpu/alu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/stack.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/rom.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/rexta_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/io.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/cpu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../rtl/bus.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation