<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku060-ffva1517-2-e" LaunchTime="1767976700">
  <File Type="VDS-TIMING-PB" Name="bd_ref_design_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="bd_ref_design_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="bd_ref_design_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="bd_ref_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="bd_ref_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="bd_ref_design_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="bd_ref_design_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="bd_ref_design_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="bd_ref_design_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/bd_ref_design/bd_ref_design.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/bd_ref_design/hdl/bd_ref_design_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="bd_ref_design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/xdc/adc_rx_xcku060.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xdc/adc_rx_xcku060.xdc"/>
        <Attr Name="ImportTime" Val="1759915614"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_system_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_LRX_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_clock_manager_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_dummy_adc_data_capture_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_axi_interconnect_0_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_jtag_axi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_ref_design_axi_interconnect_0_imp_xbar_0"/>
</GenRun>
