==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:01 ; elapsed = 00:03:59 . Memory (MB): peak = 501.395 ; gain = 128.789 ; free physical = 2003 ; free virtual = 11899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:01 ; elapsed = 00:03:59 . Memory (MB): peak = 501.395 ; gain = 128.789 ; free physical = 2003 ; free virtual = 11899
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:02 ; elapsed = 00:04:00 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1995 ; free virtual = 11894
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_26_div3' into 'operator_int_26_div3' (test.cpp:7320) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div3' (test.cpp:7336) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_26_div3' into 'operator_float_div3' (test.cpp:7367) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div3' (test.cpp:7369) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7311: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:02 ; elapsed = 00:04:00 . Memory (MB): peak = 565.453 ; gain = 192.848 ; free physical = 1983 ; free virtual = 11883
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7308) in function 'int_26_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_26_div3' into 'operator_int_26_div3' (test.cpp:7320) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div3' (test.cpp:7336) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_26_div3' into 'operator_float_div3' (test.cpp:7367) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div3' (test.cpp:7369) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7349:7) in function 'operator_float_div3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7350:8) to (test.cpp:7368:3) in function 'operator_float_div3'... converting 11 basic blocks.
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'operator_float_div3' (test.cpp:7306->test.cpp:7320->test.cpp:7367) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:03 ; elapsed = 00:04:01 . Memory (MB): peak = 565.453 ; gain = 192.848 ; free physical = 1949 ; free virtual = 11852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:03 ; elapsed = 00:04:01 . Memory (MB): peak = 565.453 ; gain = 192.848 ; free physical = 1945 ; free virtual = 11847
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div3/in' to 'operator_float_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.851ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mux' operation ('agg_result_V_i2_i2', test.cpp:192->test.cpp:1401->test.cpp:7312->test.cpp:7320->test.cpp:7367) (1.96 ns)
	'mux' operation ('agg_result_V_i_i3', test.cpp:192->test.cpp:1401->test.cpp:7312->test.cpp:7320->test.cpp:7367) (1.96 ns)
	'mux' operation ('agg_result_V_i_i4', test.cpp:192->test.cpp:1401->test.cpp:7312->test.cpp:7320->test.cpp:7367) (1.96 ns)
	'mux' operation ('agg_result_V_i_i5', test.cpp:192->test.cpp:1401->test.cpp:7312->test.cpp:7320->test.cpp:7367) (1.96 ns)
	'mux' operation ('agg_result_V_i6_i6', test.cpp:192->test.cpp:1401->test.cpp:7312->test.cpp:7320->test.cpp:7367) (1.96 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7336) ('new_mant.V', test.cpp:7367) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 220.96 seconds; current allocated memory: 169.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 171.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_mux_646_1_1_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 42 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 182.416 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:05 ; elapsed = 00:04:03 . Memory (MB): peak = 565.453 ; gain = 192.848 ; free physical = 2239 ; free virtual = 12149
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1005 ; free virtual = 10671
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1005 ; free virtual = 10671
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 978 ; free virtual = 10655
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_26_div3' (test.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div3' (test.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_26_div3' into 'operator_float_div3' (test.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div3' (test.cpp:224) automatically.
WARNING: [SYNCHK 200-23] test.cpp:167: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 971 ; free virtual = 10649
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_26_div3' (test.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'int_26_div3' into 'operator_int_26_div3' (test.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div3' (test.cpp:190) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_26_div3' into 'operator_float_div3' (test.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div3' (test.cpp:224) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:166:6) in function 'operator_float_div3'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 940 ; free virtual = 10621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 937 ; free virtual = 10619
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div3/in' to 'operator_float_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 95.027 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 95.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_q0' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_q1' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_q2' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_q3' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_lshr_26ns_5ns_26_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 96.834 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 945 ; free virtual = 10635
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 2363 ; free virtual = 9881
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 2363 ; free virtual = 9881
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 2342 ; free virtual = 9869
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_26_div3' into 'operator_int_26_div3' (test.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div3' (test.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_26_div3' into 'operator_float_div3' (test.cpp:232) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div3' (test.cpp:237) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2327 ; free virtual = 9862
INFO: [XFORM 203-602] Inlining function 'int_26_div3' into 'operator_int_26_div3' (test.cpp:188) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div3' (test.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_26_div3' into 'operator_float_div3' (test.cpp:232) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div3' (test.cpp:237) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:238:3) in function 'operator_float_div3'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2295 ; free virtual = 9832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2288 ; free virtual = 9826
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div3/in' to 'operator_float_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.28 seconds; current allocated memory: 103.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 103.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 104.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 104.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 105.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_lshr_23ns_8ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div3_shl_32ns_8ns_32_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 106.262 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 501.121 ; gain = 128.512 ; free physical = 2277 ; free virtual = 9815
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
