Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 25025d5072ae4218be2d47511247dc28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla16_sim_behav xil_defaultlib.cla16_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_look_ahead
Compiling module xil_defaultlib.cla_16bit
Compiling module xil_defaultlib.cla16_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla16_sim_behav
