嵌入式复习
==========
## Lec01
+ **bus** 
    + databus, control bus, address bus
+ **unit**
    + byte, kilobyte, megabyte, gigabyte, word
+ **CPU**
    + **blocks**
        + instruction register-fetch
        + instruction decoder-decode
        + contrl unit
        + ALU-execute
        + register bank
        + address register
    + **3 cycle**-fetch, decode, execute
    + internal/external connection
    + **program counter**-register15
        + increase by 4
    + memory location 
        + each memory location is 8 bits 
        + one instrction occupies 4 location
## Lec02
+ **mnemonics**
+ **Assembly Language**
    + ADD r3, r2, r1  r3=r1+r2
    + SUB r3, r2, r1  r3=r2-r1
    + RSB r3, r2, r1  r3=r1-r2 **reverse subtraction**
    + MUL r3, r2, r1  r3=r1*r2
    + MLA r3, r2, r1, r0 r3=r2*r1+r0  **multiply and accumulate**
    **logical functions are performed bit by bit**
    + AND r3, r2, r1  r3=r1 && r2
    + ORR r3, r2, r1  r3=r1 || r2
    + EOR r3, r2, r1 **exclusive or**
    + BIC r3, r2, r1  r3=r2 **bit clear** r3=r2 && !(r1)
+ **4 Addressing mode**
    + register addressing
    + immediate addressing
        + 可用立即数替代上面指令中的寄存器
        + the immediate value can only be onte byte(8 bits)
        + The immediate value can be any value given by N×2 2M where N is in the range 0 to 255 and M is in the    range 0 to 15  
        + MOV rZ, #N×2^2(16-M) is 0xE3A0ZMNN.
    + Indirect Addressing
        + LDR r6, [r11] r11中所指向内存的数据载入r6
        + STR r6, [r11] 将r6中的数据存到r11所指向的内存区域
        + **little endian** **big endian**
        + For little endian, the least significant byte (‘the little end’) is stored at the lowest memory address whereas for big endian, the most significant byte (‘the big end’) is stored at the lowest address.
        + LDRH load the lowest 16 bits 剩下16位置0
        + LDRB load the lowest 8 bits 剩下24位置0
        + STRH STRB  | H = half words |B = byts
    + Base plus offset addressing
        + LDR r6, [r11, #12]  载入r11+12所指地址的数据
        + Pre-indexed Post-indexed
        + LDR r6, [r11, #12]! 把12先加到r11 再load
        + LDR r6, [r11], #12 载入完成后再把r11加12
        + CISC RISC | code density
        + design instruction sets