{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad \"4\"": {
            "abs_pos": [124.475, 98.873]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"1\"": {
            "abs_pos": [145.0, 120.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad \"3\"": {
            "abs_pos": [143.57350000000002, 84.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad \"3\"": {
            "abs_pos": [148.62, 125.055]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"1\"": {
            "abs_pos": [145, 94]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"2\"": {
            "abs_pos": [119.4975, 108.184]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad \"3\"": {
            "abs_pos": [123.0, 102.03]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"1\"": {
            "abs_pos": [123.5, 83.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"2\"": {
            "abs_pos": [119.434, 117.729]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad \"2\"": {
            "abs_pos": [132.95, 108.25]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"1\"": {
            "abs_pos": [130.0, 83.5]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "+5V",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad \"3\"": {
            "abs_pos": [121.975, 98.873]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "+12V",
      "class": "TODO",
      "pads": [
        {
          "Diode_THT:D_DO-201AD_P15.24mm_Horizontal pad \"1\"": {
            "abs_pos": [150.62, 101.0]
          }
        },
        {
          "Diode_THT:D_DO-201AD_P15.24mm_Horizontal pad \"1\"": {
            "abs_pos": [150.62, 108.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"1\"": {
            "abs_pos": [151.0, 118.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"1\"": {
            "abs_pos": [116.9975, 108.184]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"1\"": {
            "abs_pos": [151.0, 93.25]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad \"6\"": {
            "abs_pos": [130.62, 102.03]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"1\"": {
            "abs_pos": [116.934, 117.729]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad \"1\"": {
            "abs_pos": [127.95, 108.25]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [135, 104.5],
            "end": [145, 104.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [130.62, 102.03],
            "end": [132.53, 102.03],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [152, 118.5],
            "end": [151, 118.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [150.5, 108.38],
            "end": [153.5, 111.38],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [114.5, 116],
            "end": [116.229, 117.729],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [127.95, 103.55],
            "end": [129.47, 102.03],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [149, 108.5],
            "end": [150.62, 108.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [145, 104.5],
            "end": [149, 108.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [114.5, 110],
            "end": [114.5, 116],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [125.7, 110.5],
            "end": [120.132, 110.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [120.132, 110.5],
            "end": [117.816, 108.184],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [150.5, 93.75],
            "end": [150.5, 108.38],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [117.816, 108.184],
            "end": [116.316, 108.184],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [116.229, 117.729],
            "end": [116.934, 117.729],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [151, 93.25],
            "end": [150.5, 93.75],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [116.316, 108.184],
            "end": [114.5, 110],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [129.47, 102.03],
            "end": [130.62, 102.03],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [127.95, 108.25],
            "end": [125.7, 110.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [127.95, 108.25],
            "end": [127.95, 103.55],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [132.53, 102.03],
            "end": [135, 104.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [153.5, 111.38],
            "end": [153.5, 117],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [153.5, 117],
            "end": [152, 118.5],
            "width": 1,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(D1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Diode_THT:D_DO-201AD_P15.24mm_Horizontal pad \"2\"": {
            "abs_pos": [165.86, 101.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad \"2\"": {
            "abs_pos": [141.0335, 84.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"2\"": {
            "abs_pos": [153.5, 93.25]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [151, 87.5],
            "end": [145.5, 82],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [151, 90.75],
            "end": [151, 87.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [148, 95],
            "end": [148, 92.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [142, 82],
            "end": [141.0335, 82.9665],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [135.38, 101],
            "end": [142, 101],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [149.75, 90.75],
            "end": [151, 90.75],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [145.5, 82],
            "end": [142, 82],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [141.0335, 82.9665],
            "end": [141.0335, 84.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [148, 92.5],
            "end": [149.75, 90.75],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [142, 101],
            "end": [148, 95],
            "width": 1,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(D2-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Diode_THT:D_DO-201AD_P15.24mm_Horizontal pad \"2\"": {
            "abs_pos": [165.86, 108.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad \"2\"": {
            "abs_pos": [153.5, 118.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad \"2\"": {
            "abs_pos": [146.07999999999998, 125.055]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [145.5, 108.5],
            "end": [151, 114],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [148, 117.5],
            "end": [149.5, 116],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [135.38, 108.5],
            "end": [145.5, 108.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [151, 114],
            "end": [151, 116],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [145.5, 127.5],
            "end": [148, 125],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [149.5, 116],
            "end": [151, 116],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [141, 125],
            "end": [141, 126],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [141, 126],
            "end": [142.5, 127.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [142.5, 127.5],
            "end": [145.5, 127.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [148, 125],
            "end": [148, 117.5],
            "width": 1,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "solenoid2",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad \"5\"": {
            "abs_pos": [130.62, 104.57000000000001]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"2\"": {
            "abs_pos": [154.0, 115.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [130.62, 110.12],
            "end": [130.62, 104.57],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [136, 115.5],
            "end": [130.62, 110.12],
            "width": 0.5,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "solenoid1",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad \"7\"": {
            "abs_pos": [130.62, 99.49000000000001]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"2\"": {
            "abs_pos": [154, 89]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [131.01, 99.49],
            "end": [133, 97.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [130.62, 99.49],
            "end": [131.01, 99.49],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [133, 92.5],
            "end": [136.5, 89],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [133, 97.5],
            "end": [133, 92.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "Net-(Q1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad \"1\"": {
            "abs_pos": [138.4935, 84.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"2\"": {
            "abs_pos": [154, 94]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"1\"": {
            "abs_pos": [145, 89]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [140.5, 87.5],
            "end": [144.5, 87.5],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [146, 90.25],
            "end": [142.25, 94],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [146, 89],
            "end": [146, 90.25],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [144.5, 87.5],
            "end": [146, 89],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [138.4935, 84.5],
            "end": [138.4935, 85.4935],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [142.25, 94],
            "end": [136.5, 94],
            "width": 1,
            "layer": "\"F.Cu\""
          },
          {
            "start": [138.4935, 85.4935],
            "end": [140.5, 87.5],
            "width": 1,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "Net-(Q2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"2\"": {
            "abs_pos": [154.0, 120.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad \"1\"": {
            "abs_pos": [143.54, 125.055]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"1\"": {
            "abs_pos": [145.0, 115.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [138, 122.5],
            "end": [142, 122.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [136, 120.5],
            "end": [141, 115.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [141, 115.5],
            "end": [145, 115.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [142, 122.5],
            "end": [143.54, 124.04],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [143.54, 124.04],
            "end": [143.54, 125.055],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [136, 120.5],
            "end": [138, 122.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(J1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad \"1\"": {
            "abs_pos": [116.975, 98.873]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad \"4\"": {
            "abs_pos": [123.0, 104.57000000000001]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"2\"": {
            "abs_pos": [139.0, 83.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [116.975, 98.873],
            "end": [116.975, 99.975],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [123.44, 104.57],
            "end": [126.5, 101.51],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [126.5, 101.51],
            "end": [126.5, 96],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [121.57, 104.57],
            "end": [123.44, 104.57],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [116.975, 99.975],
            "end": [121.57, 104.57],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [126.5, 96],
            "end": [130, 92.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "unconnected-(U1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad \"1\"": {
            "abs_pos": [123.0, 96.95]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "unconnected-(U1-Pad8)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm pad \"8\"": {
            "abs_pos": [130.62, 96.95]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "13": {
      "name": "Net-(U1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad \"2\"": {
            "abs_pos": [119.475, 98.873]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm pad \"2\"": {
            "abs_pos": [123.0, 99.49000000000001]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad \"2\"": {
            "abs_pos": [132.5, 83.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [116.975, 96.373],
            "end": [118.873, 96.373],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [118.873, 96.373],
            "end": [121.99, 99.49],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [123, 99.49],
            "end": [123.505, 99.49],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [123.505, 99.49],
            "end": [125, 97.995],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [125, 94],
            "end": [123.5, 92.5],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [121.99, 99.49],
            "end": [123, 99.49],
            "width": 0.5,
            "layer": "\"F.Cu\""
          },
          {
            "start": [125, 97.995],
            "end": [125, 94],
            "width": 0.5,
            "layer": "\"F.Cu\""
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "\"MountingHole:MountingHole_3.2mm_M3_DIN965\" at [115.5, 84]": "pad \"\" np_thru_hole circle at [0, 0] has error 116: key \"net\" not found"
    },
    {
      "\"MountingHole:MountingHole_3.2mm_M3_DIN965\" at [115.5, 125.5]": "pad \"\" np_thru_hole circle at [0, 0] has error 139: key \"net\" not found"
    },
    {
      "\"MountingHole:MountingHole_3.2mm_M3_DIN965\" at [154, 84]": "pad \"\" np_thru_hole circle at [0, 0] has error 162: key \"net\" not found"
    },
    {
      "\"MountingHole:MountingHole_3.2mm_M3_DIN965\" at [154, 125.5]": "pad \"\" np_thru_hole circle at [0, 0] has error 185: key \"net\" not found"
    }
  ]
}