{"files":[{"patch":"@@ -1483,1 +1483,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void)evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -1485,1 +1487,1 @@\n-  emit_arith(0x01, 0xC0, src1, src2);\n+  emit_arith(0x01, 0xC0, src2, src1);\n@@ -1723,1 +1725,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -1725,1 +1729,1 @@\n-  emit_arith(0x21, 0xC0, src1, src2);\n+  emit_arith(0x21, 0xC0, src2, src1);\n@@ -2632,1 +2636,1 @@\n-  evex_prefix_ndd(src, 0, dst->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  evex_prefix_nf(src, 0, dst->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -4444,2 +4448,4 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n-  emit_arith(0x0B, 0xC0, src1, src2);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_66, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  emit_arith(0x09, 0xC0, src2, src1);\n@@ -4496,1 +4502,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -4498,1 +4506,1 @@\n-  emit_arith(0x09, 0xC0, src1, src2);\n+  emit_arith(0x09, 0xC0, src2, src1);\n@@ -6891,1 +6899,3 @@\n-  int encode = evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  int encode = evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -6902,1 +6912,3 @@\n-  int encode = evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  int encode = evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -6913,1 +6925,3 @@\n-  int encode = evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  int encode = evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -6924,1 +6938,3 @@\n-  int encode = evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  int encode = evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -6936,1 +6952,3 @@\n-  int encode = evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  int encode = evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -6947,1 +6965,3 @@\n-  int encode = evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  int encode = evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -7108,1 +7128,1 @@\n-void Assembler::esubl(Register dst, Register src2, Register src1, bool no_flags) {\n+void Assembler::esubl(Register dst, Register src1, Register src2, bool no_flags) {\n@@ -7110,1 +7130,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -7112,1 +7134,1 @@\n-  emit_arith(0x29, 0xC0, src1, src2);\n+  emit_arith(0x29, 0xC0, src2, src1);\n@@ -7438,1 +7460,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -7440,1 +7464,1 @@\n-  emit_arith(0x31, 0xC0, src1, src2);\n+  emit_arith(0x31, 0xC0, src2, src1);\n@@ -7501,1 +7525,0 @@\n-  emit_int8(0x66);\n@@ -7503,2 +7526,4 @@\n-  attributes.set_address_attributes(\/* tuple_type *\/ EVEX_NOSCALE, \/* input_size_in_bits *\/ EVEX_64bit);\n-  evex_prefix_ndd(src2, dst->encoding(), src1->encoding(), VEX_SIMD_66, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  attributes.set_address_attributes(\/* tuple_type *\/ EVEX_NOSCALE, \/* input_size_in_bits *\/ EVEX_16bit);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  evex_prefix_ndd(src2, dst->encoding(), src1->encoding(), VEX_SIMD_66, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -14299,1 +14324,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -14301,1 +14328,1 @@\n-  emit_arith(0x01, 0xC0, src1, src2);\n+  emit_arith(0x01, 0xC0, src2, src1);\n@@ -14395,1 +14422,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -14397,1 +14426,1 @@\n-  emit_arith(0x21, 0xC0, src1, src2);\n+  emit_arith(0x21, 0xC0, src2, src1);\n@@ -14826,1 +14855,1 @@\n-  int encode = vex_prefix_and_encode(dst->encoding(), 0, src->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, \/* src_is_gpr *\/ true, \/* nds_is_ndd *\/ false, no_flags);\n+  int encode = evex_prefix_and_encode_nf(dst->encoding(), 0, src->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -14845,1 +14874,3 @@\n-  vex_prefix(src, 0, dst->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F, &attributes, \/* nds_is_ndd *\/ false, no_flags);\n+  attributes.set_address_attributes(\/* tuple_type *\/ EVEX_NOSCALE, \/* input_size_in_bits *\/ EVEX_64bit);\n+  evex_prefix_nf(src, 0, dst->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n+\n@@ -15290,1 +15321,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -15292,1 +15325,1 @@\n-  emit_arith(0x09, 0xC0, src1, src2);\n+  emit_arith(0x09, 0xC0, src2, src1);\n@@ -15978,1 +16011,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -15980,1 +16015,1 @@\n-  emit_arith(0x29, 0xC0, src1, src2);\n+  emit_arith(0x29, 0xC0, src2, src1);\n@@ -16042,1 +16077,3 @@\n-  (void) evex_prefix_and_encode_ndd(src1->encoding(), dst->encoding(), src2->encoding(), VEX_SIMD_NONE, VEX_OPCODE_0F_3C, &attributes, no_flags);\n+  \/\/ NDD shares its encoding bits with NDS bits for regular EVEX instruction.\n+  \/\/ Therefore, DST is passed as the second argument to minimize changes in the leaf level routine.\n+  (void) evex_prefix_and_encode_ndd(src2->encoding(), dst->encoding(), src1->encoding(), VEX_SIMD_NONE, \/* MAP4 *\/VEX_OPCODE_0F_3C, &attributes, no_flags);\n@@ -16044,1 +16081,1 @@\n-  emit_arith(0x31, 0xC0, src1, src2);\n+  emit_arith(0x31, 0xC0, src2, src1);\n","filename":"src\/hotspot\/cpu\/x86\/assembler_x86.cpp","additions":72,"deletions":35,"binary":false,"changes":107,"status":"modified"}]}