Protel Design System Design Rule Check
PCB File : D:\Vending machine\Vending machine\PCB.PcbDoc
Date     : 2019/6/17
Time     : 18:27:48

WARNING: Zero hole size multi-layer pad(s) detected
   Pad PWR1-1(465mil,505.787mil) on Multi-Layer on Net NetFUSE_1_2
   Pad PWR1-2(220.905mil,505.787mil) on Multi-Layer on Net GND
   Pad PWR1-3(339.016mil,308.937mil) on Multi-Layer on Net GND

WARNING: Multilayer Pads with 0 size Hole found
   Pad PWR1-1(465mil,505.787mil) on Multi-Layer
   Pad PWR1-2(220.905mil,505.787mil) on Multi-Layer
   Pad PWR1-3(339.016mil,308.937mil) on Multi-Layer

Processing Rule : Room R10 (Bounding Region = (5070mil, 3950mil, 5315mil, 4475mil) (InComponentClass('R10'))
Rule Violations :0

Processing Rule : Room R9 (Bounding Region = (4825mil, 3950mil, 5070mil, 4475mil) (InComponentClass('R9'))
Rule Violations :0

Processing Rule : Room R8 (Bounding Region = (4580mil, 3950mil, 4825mil, 4475mil) (InComponentClass('R8'))
Rule Violations :0

Processing Rule : Room R7 (Bounding Region = (4335mil, 3950mil, 4580mil, 4475mil) (InComponentClass('R7'))
Rule Violations :0

Processing Rule : Room R6 (Bounding Region = (4090mil, 3950mil, 4335mil, 4475mil) (InComponentClass('R6'))
Rule Violations :0

Processing Rule : Room R5 (Bounding Region = (3845mil, 3950mil, 4090mil, 4475mil) (InComponentClass('R5'))
Rule Violations :0

Processing Rule : Room R4 (Bounding Region = (3600mil, 3950mil, 3845mil, 4475mil) (InComponentClass('R4'))
Rule Violations :0

Processing Rule : Room R3 (Bounding Region = (3355mil, 3950mil, 3600mil, 4475mil) (InComponentClass('R3'))
Rule Violations :0

Processing Rule : Room R2 (Bounding Region = (3110mil, 3950mil, 3355mil, 4475mil) (InComponentClass('R2'))
Rule Violations :0

Processing Rule : Room R1 (Bounding Region = (2865mil, 3950mil, 3110mil, 4475mil) (InComponentClass('R1'))
Rule Violations :0

Processing Rule : Room C13 (Bounding Region = (5020mil, 3650mil, 5725mil, 3910mil) (InComponentClass('C13'))
Rule Violations :0

Processing Rule : Room C12 (Bounding Region = (5020mil, 3390mil, 5725mil, 3650mil) (InComponentClass('C12'))
Rule Violations :0

Processing Rule : Room C11 (Bounding Region = (5385mil, 2680mil, 5645mil, 3385mil) (InComponentClass('C11'))
Rule Violations :0

Processing Rule : Room C10 (Bounding Region = (5125mil, 2680mil, 5385mil, 3385mil) (InComponentClass('C10'))
Rule Violations :0

Processing Rule : Room C9 (Bounding Region = (4865mil, 2680mil, 5125mil, 3385mil) (InComponentClass('C9'))
Rule Violations :0

Processing Rule : Room C8 (Bounding Region = (4605mil, 2680mil, 4865mil, 3385mil) (InComponentClass('C8'))
Rule Violations :0

Processing Rule : Room C7 (Bounding Region = (4345mil, 2680mil, 4605mil, 3385mil) (InComponentClass('C7'))
Rule Violations :0

Processing Rule : Room C6 (Bounding Region = (4085mil, 2680mil, 4345mil, 3385mil) (InComponentClass('C6'))
Rule Violations :0

Processing Rule : Room C5 (Bounding Region = (3825mil, 2680mil, 4085mil, 3385mil) (InComponentClass('C5'))
Rule Violations :0

Processing Rule : Room C4 (Bounding Region = (3565mil, 2680mil, 3825mil, 3385mil) (InComponentClass('C4'))
Rule Violations :0

Processing Rule : Room C3 (Bounding Region = (2570mil, 3810mil, 2830mil, 4515mil) (InComponentClass('C3'))
Rule Violations :0

Processing Rule : Room C2 (Bounding Region = (2310mil, 3810mil, 2570mil, 4515mil) (InComponentClass('C2'))
Rule Violations :0

Processing Rule : Room C1 (Bounding Region = (2050mil, 3810mil, 2310mil, 4515mil) (InComponentClass('C1'))
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2015mil,2471.063mil) on Top Overlay And Pad C25-2(1990mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1965mil,2471.063mil) on Top Overlay And Pad C25-2(1990mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1965mil,2578.937mil) on Top Overlay And Pad C25-1(1990mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2015mil,2578.937mil) on Top Overlay And Pad C25-1(1990mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.969mil < 10mil) Between Arc (313.307mil,1868.465mil) on Top Overlay And Pad U8-1(345mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (250mil,1808.937mil) on Top Overlay And Pad C30-2(275mil,1790.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (300mil,1808.937mil) on Top Overlay And Pad C30-2(275mil,1790.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (300mil,1701.063mil) on Top Overlay And Pad C30-1(275mil,1719.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (250mil,1701.063mil) on Top Overlay And Pad C30-1(275mil,1719.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (793.937mil,1815mil) on Top Overlay And Pad C32-2(775.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (793.937mil,1765mil) on Top Overlay And Pad C32-2(775.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (686.063mil,1765mil) on Top Overlay And Pad C32-1(704.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (686.063mil,1815mil) on Top Overlay And Pad C32-1(704.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (541.063mil,1765mil) on Top Overlay And Pad C31-2(559.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (541.063mil,1815mil) on Top Overlay And Pad C31-2(559.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (648.937mil,1815mil) on Top Overlay And Pad C31-1(630.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (648.937mil,1765mil) on Top Overlay And Pad C31-1(630.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (601.732mil,2775.827mil) on Top Overlay And Pad U7-1(635mil,2787.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (650mil,3071.063mil) on Top Overlay And Pad C29-2(625mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (600mil,3071.063mil) on Top Overlay And Pad C29-2(625mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (600mil,3178.937mil) on Top Overlay And Pad C29-1(625mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (650mil,3178.937mil) on Top Overlay And Pad C29-1(625mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (755.827mil,2503.268mil) on Top Overlay And Pad U6-1(767.638mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2190mil,1253.937mil) on Top Overlay And Pad C11-2(2215mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2240mil,1253.937mil) on Top Overlay And Pad C11-2(2215mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2240mil,1146.063mil) on Top Overlay And Pad C11-1(2215mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2190mil,1146.063mil) on Top Overlay And Pad C11-1(2215mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1805mil,2471.063mil) on Top Overlay And Pad C10-2(1780mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1755mil,2471.063mil) on Top Overlay And Pad C10-2(1780mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1755mil,2578.937mil) on Top Overlay And Pad C10-1(1780mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1805mil,2578.937mil) on Top Overlay And Pad C10-1(1780mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2436.063mil,1705mil) on Top Overlay And Pad C13-2(2454.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2436.063mil,1755mil) on Top Overlay And Pad C13-2(2454.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2543.937mil,1755mil) on Top Overlay And Pad C13-1(2525.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2543.937mil,1705mil) on Top Overlay And Pad C13-1(2525.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2005mil,1253.937mil) on Top Overlay And Pad C12-2(2030mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2055mil,1253.937mil) on Top Overlay And Pad C12-2(2030mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2055mil,1146.063mil) on Top Overlay And Pad C12-1(2030mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2005mil,1146.063mil) on Top Overlay And Pad C12-1(2030mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1378.937mil,450mil) on Top Overlay And Pad C15-2(1360.039mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1378.937mil,400mil) on Top Overlay And Pad C15-2(1360.039mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1271.063mil,400mil) on Top Overlay And Pad C15-1(1289.961mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1271.063mil,450mil) on Top Overlay And Pad C15-1(1289.961mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2436.063mil,1920mil) on Top Overlay And Pad C18-2(2454.961mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2436.063mil,1970mil) on Top Overlay And Pad C18-2(2454.961mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2543.937mil,1970mil) on Top Overlay And Pad C18-1(2525.039mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2543.937mil,1920mil) on Top Overlay And Pad C18-1(2525.039mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2436.063mil,2175mil) on Top Overlay And Pad C17-2(2454.961mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2436.063mil,2225mil) on Top Overlay And Pad C17-2(2454.961mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2543.937mil,2225mil) on Top Overlay And Pad C17-1(2525.039mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2543.937mil,2175mil) on Top Overlay And Pad C17-1(2525.039mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2058.937mil,985mil) on Top Overlay And Pad C19-2(2040.039mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2058.937mil,935mil) on Top Overlay And Pad C19-2(2040.039mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1951.063mil,935mil) on Top Overlay And Pad C19-1(1969.961mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1951.063mil,985mil) on Top Overlay And Pad C19-1(1969.961mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1248.937mil,2135mil) on Top Overlay And Pad C21-2(1230.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1248.937mil,2085mil) on Top Overlay And Pad C21-2(1230.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1141.063mil,2085mil) on Top Overlay And Pad C21-1(1159.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1141.063mil,2135mil) on Top Overlay And Pad C21-1(1159.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1248.937mil,2005mil) on Top Overlay And Pad C20-2(1230.039mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1248.937mil,1955mil) on Top Overlay And Pad C20-2(1230.039mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1141.063mil,1955mil) on Top Overlay And Pad C20-1(1159.961mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1141.063mil,2005mil) on Top Overlay And Pad C20-1(1159.961mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1800mil,1253.937mil) on Top Overlay And Pad C23-2(1825mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1850mil,1253.937mil) on Top Overlay And Pad C23-2(1825mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1850mil,1146.063mil) on Top Overlay And Pad C23-1(1825mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1800mil,1146.063mil) on Top Overlay And Pad C23-1(1825mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1555mil,2471.063mil) on Top Overlay And Pad C22-2(1530mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1505mil,2471.063mil) on Top Overlay And Pad C22-2(1530mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1505mil,2578.937mil) on Top Overlay And Pad C22-1(1530mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1555mil,2578.937mil) on Top Overlay And Pad C22-1(1530mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1540mil,1253.937mil) on Top Overlay And Pad C24-2(1565mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1590mil,1253.937mil) on Top Overlay And Pad C24-2(1565mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1590mil,1146.063mil) on Top Overlay And Pad C24-1(1565mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1540mil,1146.063mil) on Top Overlay And Pad C24-1(1565mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2225mil,623.937mil) on Top Overlay And Pad C26-2(2250mil,605.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2275mil,623.937mil) on Top Overlay And Pad C26-2(2250mil,605.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2275mil,516.063mil) on Top Overlay And Pad C26-1(2250mil,534.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2225mil,516.063mil) on Top Overlay And Pad C26-1(2250mil,534.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2049.685mil,444.646mil) on Top Overlay And Pad C27-1(2035.315mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2049.685mil,475.354mil) on Top Overlay And Pad C27-1(2035.315mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1960.315mil,475.354mil) on Top Overlay And Pad C27-2(1974.685mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1960.315mil,444.646mil) on Top Overlay And Pad C27-2(1974.685mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (2092.992mil,496.103mil) on Top Overlay And Pad U4-1(2085.118mil,527.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.921mil < 10mil) Between Arc (2092.992mil,496.103mil) on Top Overlay And Pad D7-2(2108.543mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1961.063mil,795mil) on Top Overlay And Pad C28-2(1979.961mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1961.063mil,845mil) on Top Overlay And Pad C28-2(1979.961mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2068.937mil,845mil) on Top Overlay And Pad C28-1(2050.039mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2068.937mil,795mil) on Top Overlay And Pad C28-1(2050.039mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.144mil < 10mil) Between Arc (1442.835mil,2226.063mil) on Top Overlay And Pad U1-1(1454.646mil,2199.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.144mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (790mil,1413.937mil) on Top Overlay And Pad C6-2(815mil,1395.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (840mil,1413.937mil) on Top Overlay And Pad C6-2(815mil,1395.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (840mil,1306.063mil) on Top Overlay And Pad C6-1(815mil,1324.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (790mil,1306.063mil) on Top Overlay And Pad C6-1(815mil,1324.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1200mil,1878.937mil) on Top Overlay And Pad C7-2(1225mil,1860.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1250mil,1878.937mil) on Top Overlay And Pad C7-2(1225mil,1860.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1250mil,1771.063mil) on Top Overlay And Pad C7-1(1225mil,1789.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1200mil,1771.063mil) on Top Overlay And Pad C7-1(1225mil,1789.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1250mil,1621.063mil) on Top Overlay And Pad C8-2(1225mil,1639.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1200mil,1621.063mil) on Top Overlay And Pad C8-2(1225mil,1639.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1200mil,1728.937mil) on Top Overlay And Pad C8-1(1225mil,1710.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1250mil,1728.937mil) on Top Overlay And Pad C8-1(1225mil,1710.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.372mil < 10mil) Between Arc (538.071mil,3413.15mil) on Top Overlay And Pad R9-1(515.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (740mil,3611.063mil) on Top Overlay And Pad C1-2(715mil,3629.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (690mil,3611.063mil) on Top Overlay And Pad C1-2(715mil,3629.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (690mil,3718.937mil) on Top Overlay And Pad C1-1(715mil,3700.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (740mil,3718.937mil) on Top Overlay And Pad C1-1(715mil,3700.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (745mil,3761.063mil) on Top Overlay And Pad C2-2(720mil,3779.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (695mil,3761.063mil) on Top Overlay And Pad C2-2(720mil,3779.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (695mil,3868.937mil) on Top Overlay And Pad C2-1(720mil,3850.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (745mil,3868.937mil) on Top Overlay And Pad C2-1(720mil,3850.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1808.937mil,3620mil) on Top Overlay And Pad C4-2(1790.039mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1808.937mil,3570mil) on Top Overlay And Pad C4-2(1790.039mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1701.063mil,3570mil) on Top Overlay And Pad C4-1(1719.961mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1701.063mil,3620mil) on Top Overlay And Pad C4-1(1719.961mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (430mil,1123.937mil) on Top Overlay And Pad C5-2(455mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (480mil,1123.937mil) on Top Overlay And Pad C5-2(455mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (480mil,1016.063mil) on Top Overlay And Pad C5-1(455mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (430mil,1016.063mil) on Top Overlay And Pad C5-1(455mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (430mil,963.937mil) on Top Overlay And Pad C3-2(455mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (480mil,963.937mil) on Top Overlay And Pad C3-2(455mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (480mil,856.063mil) on Top Overlay And Pad C3-1(455mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (430mil,856.063mil) on Top Overlay And Pad C3-1(455mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-5(545mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-6(595mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.258mil < 10mil) Between Track (997mil,1406.441mil)(1029.803mil,1406.441mil) on Top Overlay And Pad key1-1(954.214mil,1437.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Track (997mil,1158.409mil)(1029.803mil,1158.409mil) on Top Overlay And Pad key1-2(955mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1949.252mil,2542.716mil)(1949.252mil,2578.937mil) on Top Overlay And Pad C25-1(1990mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1965mil,2594.685mil)(2015mil,2594.685mil) on Top Overlay And Pad C25-1(1990mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2030.748mil,2542.717mil)(2030.748mil,2578.937mil) on Top Overlay And Pad C25-1(1990mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1949.252mil,2471.063mil)(1949.252mil,2507.284mil) on Top Overlay And Pad C25-2(1990mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1965mil,2455.315mil)(2015mil,2455.315mil) on Top Overlay And Pad C25-2(1990mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2030.748mil,2471.063mil)(2030.748mil,2507.283mil) on Top Overlay And Pad C25-2(1990mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Track (2352.126mil,365.63mil)(2352.126mil,444.37mil) on Top Overlay And Pad U5-1(2321.811mil,430.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.037mil < 10mil) Between Track (2352.126mil,444.37mil)(2367.874mil,444.37mil) on Top Overlay And Pad U5-1(2321.811mil,430.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Track (2352.126mil,365.63mil)(2352.126mil,444.37mil) on Top Overlay And Pad U5-2(2321.811mil,405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Track (2352.126mil,365.63mil)(2352.126mil,444.37mil) on Top Overlay And Pad U5-3(2321.811mil,379.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.037mil < 10mil) Between Track (2352.126mil,365.63mil)(2367.874mil,365.63mil) on Top Overlay And Pad U5-3(2321.811mil,379.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Track (2367.874mil,365.63mil)(2367.874mil,444.37mil) on Top Overlay And Pad U5-4(2398.189mil,379.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.037mil < 10mil) Between Track (2352.126mil,365.63mil)(2367.874mil,365.63mil) on Top Overlay And Pad U5-4(2398.189mil,379.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Track (2367.874mil,365.63mil)(2367.874mil,444.37mil) on Top Overlay And Pad U5-5(2398.189mil,405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Track (2367.874mil,365.63mil)(2367.874mil,444.37mil) on Top Overlay And Pad U5-6(2398.189mil,430.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.037mil < 10mil) Between Track (2352.126mil,444.37mil)(2367.874mil,444.37mil) on Top Overlay And Pad U5-6(2398.189mil,430.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1975mil,870mil)(2030mil,870mil) on Top Overlay And Pad ESD2-2(1974.882mil,890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1975mil,910mil)(2030mil,910mil) on Top Overlay And Pad ESD2-2(1974.882mil,890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (1990mil,870mil)(1990mil,910mil) on Top Overlay And Pad ESD2-2(1974.882mil,890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1975mil,870mil)(2030mil,870mil) on Top Overlay And Pad ESD2-1(2030mil,890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1975mil,910mil)(2030mil,910mil) on Top Overlay And Pad ESD2-1(2030mil,890mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (870mil,285mil)(870mil,340mil) on Top Overlay And Pad ESD1-2(890mil,340.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (910mil,285mil)(910mil,340mil) on Top Overlay And Pad ESD1-2(890mil,340.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (870mil,325mil)(910mil,325mil) on Top Overlay And Pad ESD1-2(890mil,340.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (870mil,285mil)(870mil,340mil) on Top Overlay And Pad ESD1-1(890mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (910mil,285mil)(910mil,340mil) on Top Overlay And Pad ESD1-1(890mil,285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2340mil,535mil)(2340mil,590mil) on Top Overlay And Pad ESD3-2(2320mil,534.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2300mil,535mil)(2300mil,590mil) on Top Overlay And Pad ESD3-2(2320mil,534.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (2300mil,550mil)(2340mil,550mil) on Top Overlay And Pad ESD3-2(2320mil,534.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2340mil,535mil)(2340mil,590mil) on Top Overlay And Pad ESD3-1(2320mil,590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2300mil,535mil)(2300mil,590mil) on Top Overlay And Pad ESD3-1(2320mil,590mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4075.315mil,3134.252mil)(4075.315mil,3215.748mil) on Top Overlay And Pad R24_R10-1(4109.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4075.315mil,3134.252mil)(4127.283mil,3134.252mil) on Top Overlay And Pad R24_R10-1(4109.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4075.315mil,3215.748mil)(4127.283mil,3215.748mil) on Top Overlay And Pad R24_R10-1(4109.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4214.685mil,3134.252mil)(4214.685mil,3215.748mil) on Top Overlay And Pad R24_R10-2(4180.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4162.717mil,3134.252mil)(4214.685mil,3134.252mil) on Top Overlay And Pad R24_R10-2(4180.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4162.717mil,3215.748mil)(4214.685mil,3215.748mil) on Top Overlay And Pad R24_R10-2(4180.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3232.716mil)(4229.252mil,3284.685mil) on Top Overlay And Pad R25_R10-1(4270mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4310.748mil,3232.716mil)(4310.748mil,3284.685mil) on Top Overlay And Pad R25_R10-1(4270mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3284.685mil)(4310.748mil,3284.685mil) on Top Overlay And Pad R25_R10-1(4270mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3145.315mil)(4229.252mil,3197.284mil) on Top Overlay And Pad R25_R10-2(4270mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4310.748mil,3145.315mil)(4310.748mil,3197.284mil) on Top Overlay And Pad R25_R10-2(4270mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3145.315mil)(4310.748mil,3145.315mil) on Top Overlay And Pad R25_R10-2(4270mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3295.315mil)(4229.252mil,3347.284mil) on Top Overlay And Pad R26_R10-1(4270mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4310.748mil,3295.315mil)(4310.748mil,3347.284mil) on Top Overlay And Pad R26_R10-1(4270mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3295.315mil)(4310.748mil,3295.315mil) on Top Overlay And Pad R26_R10-1(4270mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3382.716mil)(4229.252mil,3434.685mil) on Top Overlay And Pad R26_R10-2(4270mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4310.748mil,3382.716mil)(4310.748mil,3434.685mil) on Top Overlay And Pad R26_R10-2(4270mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4229.252mil,3434.685mil)(4310.748mil,3434.685mil) on Top Overlay And Pad R26_R10-2(4270mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4143.189mil,3340.433mil)(4166.811mil,3340.433mil) on Top Overlay And Pad Q8_R10-2(4117.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4085.315mil,3389.252mil)(4137.283mil,3389.252mil) on Top Overlay And Pad Q8_R10-2(4117.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4143.189mil,3340.433mil)(4166.811mil,3340.433mil) on Top Overlay And Pad Q8_R10-1(4192.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4172.717mil,3389.252mil)(4224.685mil,3389.252mil) on Top Overlay And Pad Q8_R10-1(4192.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4224.685mil,3389.252mil)(4224.685mil,3470.748mil) on Top Overlay And Pad R27_R10-1(4190.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4172.717mil,3389.252mil)(4224.685mil,3389.252mil) on Top Overlay And Pad R27_R10-1(4190.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4172.717mil,3470.748mil)(4224.685mil,3470.748mil) on Top Overlay And Pad R27_R10-1(4190.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4085.315mil,3389.252mil)(4085.315mil,3470.748mil) on Top Overlay And Pad R27_R10-2(4119.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4085.315mil,3389.252mil)(4137.283mil,3389.252mil) on Top Overlay And Pad R27_R10-2(4119.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4085.315mil,3470.748mil)(4137.283mil,3470.748mil) on Top Overlay And Pad R27_R10-2(4119.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3830.315mil,3134.252mil)(3830.315mil,3215.748mil) on Top Overlay And Pad R24_R9-1(3864.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3830.315mil,3134.252mil)(3882.284mil,3134.252mil) on Top Overlay And Pad R24_R9-1(3864.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3830.315mil,3215.748mil)(3882.284mil,3215.748mil) on Top Overlay And Pad R24_R9-1(3864.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3969.685mil,3134.252mil)(3969.685mil,3215.748mil) on Top Overlay And Pad R24_R9-2(3935.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3917.716mil,3134.252mil)(3969.685mil,3134.252mil) on Top Overlay And Pad R24_R9-2(3935.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3917.716mil,3215.748mil)(3969.685mil,3215.748mil) on Top Overlay And Pad R24_R9-2(3935.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3232.716mil)(3984.252mil,3284.685mil) on Top Overlay And Pad R25_R9-1(4025mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4065.748mil,3232.716mil)(4065.748mil,3284.685mil) on Top Overlay And Pad R25_R9-1(4025mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3284.685mil)(4065.748mil,3284.685mil) on Top Overlay And Pad R25_R9-1(4025mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3145.315mil)(3984.252mil,3197.284mil) on Top Overlay And Pad R25_R9-2(4025mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4065.748mil,3145.315mil)(4065.748mil,3197.284mil) on Top Overlay And Pad R25_R9-2(4025mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3145.315mil)(4065.748mil,3145.315mil) on Top Overlay And Pad R25_R9-2(4025mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3295.315mil)(3984.252mil,3347.284mil) on Top Overlay And Pad R26_R9-1(4025mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4065.748mil,3295.315mil)(4065.748mil,3347.284mil) on Top Overlay And Pad R26_R9-1(4025mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3295.315mil)(4065.748mil,3295.315mil) on Top Overlay And Pad R26_R9-1(4025mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3382.716mil)(3984.252mil,3434.685mil) on Top Overlay And Pad R26_R9-2(4025mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4065.748mil,3382.716mil)(4065.748mil,3434.685mil) on Top Overlay And Pad R26_R9-2(4025mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3984.252mil,3434.685mil)(4065.748mil,3434.685mil) on Top Overlay And Pad R26_R9-2(4025mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3898.189mil,3340.433mil)(3921.811mil,3340.433mil) on Top Overlay And Pad Q8_R9-2(3872.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3840.315mil,3389.252mil)(3892.284mil,3389.252mil) on Top Overlay And Pad Q8_R9-2(3872.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3898.189mil,3340.433mil)(3921.811mil,3340.433mil) on Top Overlay And Pad Q8_R9-1(3947.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3927.716mil,3389.252mil)(3979.685mil,3389.252mil) on Top Overlay And Pad Q8_R9-1(3947.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3979.685mil,3389.252mil)(3979.685mil,3470.748mil) on Top Overlay And Pad R27_R9-1(3945.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3927.716mil,3389.252mil)(3979.685mil,3389.252mil) on Top Overlay And Pad R27_R9-1(3945.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3927.716mil,3470.748mil)(3979.685mil,3470.748mil) on Top Overlay And Pad R27_R9-1(3945.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3840.315mil,3389.252mil)(3840.315mil,3470.748mil) on Top Overlay And Pad R27_R9-2(3874.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3840.315mil,3389.252mil)(3892.284mil,3389.252mil) on Top Overlay And Pad R27_R9-2(3874.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3840.315mil,3470.748mil)(3892.284mil,3470.748mil) on Top Overlay And Pad R27_R9-2(3874.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3585.315mil,3134.252mil)(3585.315mil,3215.748mil) on Top Overlay And Pad R24_R8-1(3619.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3585.315mil,3134.252mil)(3637.284mil,3134.252mil) on Top Overlay And Pad R24_R8-1(3619.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3585.315mil,3215.748mil)(3637.284mil,3215.748mil) on Top Overlay And Pad R24_R8-1(3619.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3724.685mil,3134.252mil)(3724.685mil,3215.748mil) on Top Overlay And Pad R24_R8-2(3690.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3672.716mil,3134.252mil)(3724.685mil,3134.252mil) on Top Overlay And Pad R24_R8-2(3690.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3672.716mil,3215.748mil)(3724.685mil,3215.748mil) on Top Overlay And Pad R24_R8-2(3690.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3232.716mil)(3739.252mil,3284.685mil) on Top Overlay And Pad R25_R8-1(3780mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3820.748mil,3232.716mil)(3820.748mil,3284.685mil) on Top Overlay And Pad R25_R8-1(3780mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3284.685mil)(3820.748mil,3284.685mil) on Top Overlay And Pad R25_R8-1(3780mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3145.315mil)(3739.252mil,3197.284mil) on Top Overlay And Pad R25_R8-2(3780mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3820.748mil,3145.315mil)(3820.748mil,3197.284mil) on Top Overlay And Pad R25_R8-2(3780mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3145.315mil)(3820.748mil,3145.315mil) on Top Overlay And Pad R25_R8-2(3780mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3295.315mil)(3739.252mil,3347.284mil) on Top Overlay And Pad R26_R8-1(3780mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3820.748mil,3295.315mil)(3820.748mil,3347.284mil) on Top Overlay And Pad R26_R8-1(3780mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3295.315mil)(3820.748mil,3295.315mil) on Top Overlay And Pad R26_R8-1(3780mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3382.716mil)(3739.252mil,3434.685mil) on Top Overlay And Pad R26_R8-2(3780mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3820.748mil,3382.716mil)(3820.748mil,3434.685mil) on Top Overlay And Pad R26_R8-2(3780mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3739.252mil,3434.685mil)(3820.748mil,3434.685mil) on Top Overlay And Pad R26_R8-2(3780mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3653.189mil,3340.433mil)(3676.811mil,3340.433mil) on Top Overlay And Pad Q8_R8-2(3627.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3595.315mil,3389.252mil)(3647.284mil,3389.252mil) on Top Overlay And Pad Q8_R8-2(3627.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3653.189mil,3340.433mil)(3676.811mil,3340.433mil) on Top Overlay And Pad Q8_R8-1(3702.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3682.716mil,3389.252mil)(3734.685mil,3389.252mil) on Top Overlay And Pad Q8_R8-1(3702.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3734.685mil,3389.252mil)(3734.685mil,3470.748mil) on Top Overlay And Pad R27_R8-1(3700.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3682.716mil,3389.252mil)(3734.685mil,3389.252mil) on Top Overlay And Pad R27_R8-1(3700.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3682.716mil,3470.748mil)(3734.685mil,3470.748mil) on Top Overlay And Pad R27_R8-1(3700.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3595.315mil,3389.252mil)(3595.315mil,3470.748mil) on Top Overlay And Pad R27_R8-2(3629.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3595.315mil,3389.252mil)(3647.284mil,3389.252mil) on Top Overlay And Pad R27_R8-2(3629.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3595.315mil,3470.748mil)(3647.284mil,3470.748mil) on Top Overlay And Pad R27_R8-2(3629.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3340.315mil,3134.252mil)(3392.284mil,3134.252mil) on Top Overlay And Pad R24_R7-1(3374.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3340.315mil,3215.748mil)(3392.284mil,3215.748mil) on Top Overlay And Pad R24_R7-1(3374.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3340.315mil,3134.252mil)(3340.315mil,3215.748mil) on Top Overlay And Pad R24_R7-1(3374.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3427.716mil,3134.252mil)(3479.685mil,3134.252mil) on Top Overlay And Pad R24_R7-2(3445.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3427.716mil,3215.748mil)(3479.685mil,3215.748mil) on Top Overlay And Pad R24_R7-2(3445.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3479.685mil,3134.252mil)(3479.685mil,3215.748mil) on Top Overlay And Pad R24_R7-2(3445.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3232.716mil)(3494.252mil,3284.685mil) on Top Overlay And Pad R25_R7-1(3535mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3575.748mil,3232.716mil)(3575.748mil,3284.685mil) on Top Overlay And Pad R25_R7-1(3535mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3284.685mil)(3575.748mil,3284.685mil) on Top Overlay And Pad R25_R7-1(3535mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3145.315mil)(3494.252mil,3197.284mil) on Top Overlay And Pad R25_R7-2(3535mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3575.748mil,3145.315mil)(3575.748mil,3197.284mil) on Top Overlay And Pad R25_R7-2(3535mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3145.315mil)(3575.748mil,3145.315mil) on Top Overlay And Pad R25_R7-2(3535mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3295.315mil)(3494.252mil,3347.284mil) on Top Overlay And Pad R26_R7-1(3535mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3575.748mil,3295.315mil)(3575.748mil,3347.284mil) on Top Overlay And Pad R26_R7-1(3535mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3295.315mil)(3575.748mil,3295.315mil) on Top Overlay And Pad R26_R7-1(3535mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3382.716mil)(3494.252mil,3434.685mil) on Top Overlay And Pad R26_R7-2(3535mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3575.748mil,3382.716mil)(3575.748mil,3434.685mil) on Top Overlay And Pad R26_R7-2(3535mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3494.252mil,3434.685mil)(3575.748mil,3434.685mil) on Top Overlay And Pad R26_R7-2(3535mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3408.189mil,3340.433mil)(3431.811mil,3340.433mil) on Top Overlay And Pad Q8_R7-2(3382.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3350.315mil,3389.252mil)(3402.284mil,3389.252mil) on Top Overlay And Pad Q8_R7-2(3382.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3408.189mil,3340.433mil)(3431.811mil,3340.433mil) on Top Overlay And Pad Q8_R7-1(3457.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3437.716mil,3389.252mil)(3489.685mil,3389.252mil) on Top Overlay And Pad Q8_R7-1(3457.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3489.685mil,3389.252mil)(3489.685mil,3470.748mil) on Top Overlay And Pad R27_R7-1(3455.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3437.716mil,3389.252mil)(3489.685mil,3389.252mil) on Top Overlay And Pad R27_R7-1(3455.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3437.716mil,3470.748mil)(3489.685mil,3470.748mil) on Top Overlay And Pad R27_R7-1(3455.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3350.315mil,3389.252mil)(3350.315mil,3470.748mil) on Top Overlay And Pad R27_R7-2(3384.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3350.315mil,3389.252mil)(3402.284mil,3389.252mil) on Top Overlay And Pad R27_R7-2(3384.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3350.315mil,3470.748mil)(3402.284mil,3470.748mil) on Top Overlay And Pad R27_R7-2(3384.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3095.315mil,3134.252mil)(3147.284mil,3134.252mil) on Top Overlay And Pad R24_R6-1(3129.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3095.315mil,3215.748mil)(3147.284mil,3215.748mil) on Top Overlay And Pad R24_R6-1(3129.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3095.315mil,3134.252mil)(3095.315mil,3215.748mil) on Top Overlay And Pad R24_R6-1(3129.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3182.716mil,3134.252mil)(3234.685mil,3134.252mil) on Top Overlay And Pad R24_R6-2(3200.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3182.716mil,3215.748mil)(3234.685mil,3215.748mil) on Top Overlay And Pad R24_R6-2(3200.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3234.685mil,3134.252mil)(3234.685mil,3215.748mil) on Top Overlay And Pad R24_R6-2(3200.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3168.228mil,2880.354mil)(3168.228mil,2945.354mil) on Top Overlay And Pad Q7_R6-3(3165mil,2976.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2993.228mil,2945.354mil)(3168.228mil,2945.354mil) on Top Overlay And Pad Q7_R6-3(3165mil,2976.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3232.716mil)(3249.252mil,3284.685mil) on Top Overlay And Pad R25_R6-1(3290mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3330.748mil,3232.716mil)(3330.748mil,3284.685mil) on Top Overlay And Pad R25_R6-1(3290mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3284.685mil)(3330.748mil,3284.685mil) on Top Overlay And Pad R25_R6-1(3290mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3145.315mil)(3249.252mil,3197.284mil) on Top Overlay And Pad R25_R6-2(3290mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3330.748mil,3145.315mil)(3330.748mil,3197.284mil) on Top Overlay And Pad R25_R6-2(3290mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3145.315mil)(3330.748mil,3145.315mil) on Top Overlay And Pad R25_R6-2(3290mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3295.315mil)(3249.252mil,3347.284mil) on Top Overlay And Pad R26_R6-1(3290mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3330.748mil,3295.315mil)(3330.748mil,3347.284mil) on Top Overlay And Pad R26_R6-1(3290mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3295.315mil)(3330.748mil,3295.315mil) on Top Overlay And Pad R26_R6-1(3290mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3382.716mil)(3249.252mil,3434.685mil) on Top Overlay And Pad R26_R6-2(3290mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3330.748mil,3382.716mil)(3330.748mil,3434.685mil) on Top Overlay And Pad R26_R6-2(3290mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3249.252mil,3434.685mil)(3330.748mil,3434.685mil) on Top Overlay And Pad R26_R6-2(3290mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3105.315mil,3389.252mil)(3157.284mil,3389.252mil) on Top Overlay And Pad Q8_R6-2(3137.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3163.189mil,3340.433mil)(3186.811mil,3340.433mil) on Top Overlay And Pad Q8_R6-2(3137.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3163.189mil,3340.433mil)(3186.811mil,3340.433mil) on Top Overlay And Pad Q8_R6-1(3212.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3192.716mil,3389.252mil)(3244.685mil,3389.252mil) on Top Overlay And Pad Q8_R6-1(3212.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3244.685mil,3389.252mil)(3244.685mil,3470.748mil) on Top Overlay And Pad R27_R6-1(3210.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3192.716mil,3389.252mil)(3244.685mil,3389.252mil) on Top Overlay And Pad R27_R6-1(3210.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3192.716mil,3470.748mil)(3244.685mil,3470.748mil) on Top Overlay And Pad R27_R6-1(3210.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3105.315mil,3389.252mil)(3105.315mil,3470.748mil) on Top Overlay And Pad R27_R6-2(3139.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3105.315mil,3389.252mil)(3157.284mil,3389.252mil) on Top Overlay And Pad R27_R6-2(3139.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3105.315mil,3470.748mil)(3157.284mil,3470.748mil) on Top Overlay And Pad R27_R6-2(3139.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2850.315mil,3134.252mil)(2902.284mil,3134.252mil) on Top Overlay And Pad R24_R5-1(2884.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2850.315mil,3215.748mil)(2902.284mil,3215.748mil) on Top Overlay And Pad R24_R5-1(2884.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2850.315mil,3134.252mil)(2850.315mil,3215.748mil) on Top Overlay And Pad R24_R5-1(2884.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2937.716mil,3134.252mil)(2989.685mil,3134.252mil) on Top Overlay And Pad R24_R5-2(2955.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2937.716mil,3215.748mil)(2989.685mil,3215.748mil) on Top Overlay And Pad R24_R5-2(2955.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2989.685mil,3134.252mil)(2989.685mil,3215.748mil) on Top Overlay And Pad R24_R5-2(2955.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3232.716mil)(3004.252mil,3284.685mil) on Top Overlay And Pad R25_R5-1(3045mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085.748mil,3232.716mil)(3085.748mil,3284.685mil) on Top Overlay And Pad R25_R5-1(3045mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3284.685mil)(3085.748mil,3284.685mil) on Top Overlay And Pad R25_R5-1(3045mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3145.315mil)(3004.252mil,3197.284mil) on Top Overlay And Pad R25_R5-2(3045mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085.748mil,3145.315mil)(3085.748mil,3197.284mil) on Top Overlay And Pad R25_R5-2(3045mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3145.315mil)(3085.748mil,3145.315mil) on Top Overlay And Pad R25_R5-2(3045mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3295.315mil)(3004.252mil,3347.284mil) on Top Overlay And Pad R26_R5-1(3045mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085.748mil,3295.315mil)(3085.748mil,3347.284mil) on Top Overlay And Pad R26_R5-1(3045mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3295.315mil)(3085.748mil,3295.315mil) on Top Overlay And Pad R26_R5-1(3045mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3382.716mil)(3004.252mil,3434.685mil) on Top Overlay And Pad R26_R5-2(3045mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3085.748mil,3382.716mil)(3085.748mil,3434.685mil) on Top Overlay And Pad R26_R5-2(3045mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3004.252mil,3434.685mil)(3085.748mil,3434.685mil) on Top Overlay And Pad R26_R5-2(3045mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2860.315mil,3389.252mil)(2912.284mil,3389.252mil) on Top Overlay And Pad Q8_R5-2(2892.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2918.189mil,3340.433mil)(2941.811mil,3340.433mil) on Top Overlay And Pad Q8_R5-2(2892.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2947.716mil,3389.252mil)(2999.685mil,3389.252mil) on Top Overlay And Pad Q8_R5-1(2967.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2918.189mil,3340.433mil)(2941.811mil,3340.433mil) on Top Overlay And Pad Q8_R5-1(2967.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2947.716mil,3389.252mil)(2999.685mil,3389.252mil) on Top Overlay And Pad R27_R5-1(2965.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2947.716mil,3470.748mil)(2999.685mil,3470.748mil) on Top Overlay And Pad R27_R5-1(2965.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2999.685mil,3389.252mil)(2999.685mil,3470.748mil) on Top Overlay And Pad R27_R5-1(2965.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2860.315mil,3389.252mil)(2912.284mil,3389.252mil) on Top Overlay And Pad R27_R5-2(2894.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2860.315mil,3470.748mil)(2912.284mil,3470.748mil) on Top Overlay And Pad R27_R5-2(2894.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2860.315mil,3389.252mil)(2860.315mil,3470.748mil) on Top Overlay And Pad R27_R5-2(2894.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2605.315mil,3134.252mil)(2657.284mil,3134.252mil) on Top Overlay And Pad R24_R4-1(2639.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2605.315mil,3215.748mil)(2657.284mil,3215.748mil) on Top Overlay And Pad R24_R4-1(2639.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2605.315mil,3134.252mil)(2605.315mil,3215.748mil) on Top Overlay And Pad R24_R4-1(2639.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2692.716mil,3134.252mil)(2744.685mil,3134.252mil) on Top Overlay And Pad R24_R4-2(2710.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2692.716mil,3215.748mil)(2744.685mil,3215.748mil) on Top Overlay And Pad R24_R4-2(2710.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.685mil,3134.252mil)(2744.685mil,3215.748mil) on Top Overlay And Pad R24_R4-2(2710.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3284.685mil)(2840.748mil,3284.685mil) on Top Overlay And Pad R25_R4-1(2800mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2840.748mil,3232.716mil)(2840.748mil,3284.685mil) on Top Overlay And Pad R25_R4-1(2800mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3232.716mil)(2759.252mil,3284.685mil) on Top Overlay And Pad R25_R4-1(2800mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3145.315mil)(2840.748mil,3145.315mil) on Top Overlay And Pad R25_R4-2(2800mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2840.748mil,3145.315mil)(2840.748mil,3197.284mil) on Top Overlay And Pad R25_R4-2(2800mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3145.315mil)(2759.252mil,3197.284mil) on Top Overlay And Pad R25_R4-2(2800mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3295.315mil)(2840.748mil,3295.315mil) on Top Overlay And Pad R26_R4-1(2800mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3295.315mil)(2759.252mil,3347.284mil) on Top Overlay And Pad R26_R4-1(2800mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2840.748mil,3295.315mil)(2840.748mil,3347.284mil) on Top Overlay And Pad R26_R4-1(2800mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3434.685mil)(2840.748mil,3434.685mil) on Top Overlay And Pad R26_R4-2(2800mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2759.252mil,3382.716mil)(2759.252mil,3434.685mil) on Top Overlay And Pad R26_R4-2(2800mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2840.748mil,3382.716mil)(2840.748mil,3434.685mil) on Top Overlay And Pad R26_R4-2(2800mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2615.315mil,3389.252mil)(2667.284mil,3389.252mil) on Top Overlay And Pad Q8_R4-2(2647.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2673.189mil,3340.433mil)(2696.811mil,3340.433mil) on Top Overlay And Pad Q8_R4-2(2647.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2702.716mil,3389.252mil)(2754.685mil,3389.252mil) on Top Overlay And Pad Q8_R4-1(2722.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2673.189mil,3340.433mil)(2696.811mil,3340.433mil) on Top Overlay And Pad Q8_R4-1(2722.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2702.716mil,3389.252mil)(2754.685mil,3389.252mil) on Top Overlay And Pad R27_R4-1(2720.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2702.716mil,3470.748mil)(2754.685mil,3470.748mil) on Top Overlay And Pad R27_R4-1(2720.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2754.685mil,3389.252mil)(2754.685mil,3470.748mil) on Top Overlay And Pad R27_R4-1(2720.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2615.315mil,3389.252mil)(2667.284mil,3389.252mil) on Top Overlay And Pad R27_R4-2(2649.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2615.315mil,3470.748mil)(2667.284mil,3470.748mil) on Top Overlay And Pad R27_R4-2(2649.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2615.315mil,3389.252mil)(2615.315mil,3470.748mil) on Top Overlay And Pad R27_R4-2(2649.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2360.315mil,3134.252mil)(2412.284mil,3134.252mil) on Top Overlay And Pad R24_R3-1(2394.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2360.315mil,3215.748mil)(2412.284mil,3215.748mil) on Top Overlay And Pad R24_R3-1(2394.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2360.315mil,3134.252mil)(2360.315mil,3215.748mil) on Top Overlay And Pad R24_R3-1(2394.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2447.716mil,3134.252mil)(2499.685mil,3134.252mil) on Top Overlay And Pad R24_R3-2(2465.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2447.716mil,3215.748mil)(2499.685mil,3215.748mil) on Top Overlay And Pad R24_R3-2(2465.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2499.685mil,3134.252mil)(2499.685mil,3215.748mil) on Top Overlay And Pad R24_R3-2(2465.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3232.716mil)(2514.252mil,3284.685mil) on Top Overlay And Pad R25_R3-1(2555mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2595.748mil,3232.716mil)(2595.748mil,3284.685mil) on Top Overlay And Pad R25_R3-1(2555mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3284.685mil)(2595.748mil,3284.685mil) on Top Overlay And Pad R25_R3-1(2555mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3145.315mil)(2514.252mil,3197.284mil) on Top Overlay And Pad R25_R3-2(2555mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2595.748mil,3145.315mil)(2595.748mil,3197.284mil) on Top Overlay And Pad R25_R3-2(2555mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3145.315mil)(2595.748mil,3145.315mil) on Top Overlay And Pad R25_R3-2(2555mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3295.315mil)(2514.252mil,3347.284mil) on Top Overlay And Pad R26_R3-1(2555mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2595.748mil,3295.315mil)(2595.748mil,3347.284mil) on Top Overlay And Pad R26_R3-1(2555mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3295.315mil)(2595.748mil,3295.315mil) on Top Overlay And Pad R26_R3-1(2555mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3382.716mil)(2514.252mil,3434.685mil) on Top Overlay And Pad R26_R3-2(2555mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2595.748mil,3382.716mil)(2595.748mil,3434.685mil) on Top Overlay And Pad R26_R3-2(2555mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2514.252mil,3434.685mil)(2595.748mil,3434.685mil) on Top Overlay And Pad R26_R3-2(2555mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2370.315mil,3389.252mil)(2422.284mil,3389.252mil) on Top Overlay And Pad Q8_R3-2(2402.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2428.189mil,3340.433mil)(2451.811mil,3340.433mil) on Top Overlay And Pad Q8_R3-2(2402.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2457.716mil,3389.252mil)(2509.685mil,3389.252mil) on Top Overlay And Pad Q8_R3-1(2477.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2428.189mil,3340.433mil)(2451.811mil,3340.433mil) on Top Overlay And Pad Q8_R3-1(2477.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2457.716mil,3389.252mil)(2509.685mil,3389.252mil) on Top Overlay And Pad R27_R3-1(2475.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2457.716mil,3470.748mil)(2509.685mil,3470.748mil) on Top Overlay And Pad R27_R3-1(2475.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2509.685mil,3389.252mil)(2509.685mil,3470.748mil) on Top Overlay And Pad R27_R3-1(2475.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2370.315mil,3389.252mil)(2422.284mil,3389.252mil) on Top Overlay And Pad R27_R3-2(2404.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2370.315mil,3470.748mil)(2422.284mil,3470.748mil) on Top Overlay And Pad R27_R3-2(2404.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2370.315mil,3389.252mil)(2370.315mil,3470.748mil) on Top Overlay And Pad R27_R3-2(2404.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.315mil,3134.252mil)(2115.315mil,3215.748mil) on Top Overlay And Pad R24_R2-1(2149.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.315mil,3134.252mil)(2167.284mil,3134.252mil) on Top Overlay And Pad R24_R2-1(2149.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2115.315mil,3215.748mil)(2167.284mil,3215.748mil) on Top Overlay And Pad R24_R2-1(2149.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2254.685mil,3134.252mil)(2254.685mil,3215.748mil) on Top Overlay And Pad R24_R2-2(2220.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2202.716mil,3134.252mil)(2254.685mil,3134.252mil) on Top Overlay And Pad R24_R2-2(2220.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2202.716mil,3215.748mil)(2254.685mil,3215.748mil) on Top Overlay And Pad R24_R2-2(2220.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3232.716mil)(2269.252mil,3284.685mil) on Top Overlay And Pad R25_R2-1(2310mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.748mil,3232.716mil)(2350.748mil,3284.685mil) on Top Overlay And Pad R25_R2-1(2310mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3284.685mil)(2350.748mil,3284.685mil) on Top Overlay And Pad R25_R2-1(2310mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3145.315mil)(2269.252mil,3197.284mil) on Top Overlay And Pad R25_R2-2(2310mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.748mil,3145.315mil)(2350.748mil,3197.284mil) on Top Overlay And Pad R25_R2-2(2310mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3145.315mil)(2350.748mil,3145.315mil) on Top Overlay And Pad R25_R2-2(2310mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3295.315mil)(2269.252mil,3347.284mil) on Top Overlay And Pad R26_R2-1(2310mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.748mil,3295.315mil)(2350.748mil,3347.284mil) on Top Overlay And Pad R26_R2-1(2310mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3295.315mil)(2350.748mil,3295.315mil) on Top Overlay And Pad R26_R2-1(2310mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3382.716mil)(2269.252mil,3434.685mil) on Top Overlay And Pad R26_R2-2(2310mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.748mil,3382.716mil)(2350.748mil,3434.685mil) on Top Overlay And Pad R26_R2-2(2310mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2269.252mil,3434.685mil)(2350.748mil,3434.685mil) on Top Overlay And Pad R26_R2-2(2310mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2125.315mil,3389.252mil)(2177.284mil,3389.252mil) on Top Overlay And Pad Q8_R2-2(2157.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2183.189mil,3340.433mil)(2206.811mil,3340.433mil) on Top Overlay And Pad Q8_R2-2(2157.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2212.716mil,3389.252mil)(2264.685mil,3389.252mil) on Top Overlay And Pad Q8_R2-1(2232.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2183.189mil,3340.433mil)(2206.811mil,3340.433mil) on Top Overlay And Pad Q8_R2-1(2232.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2212.716mil,3389.252mil)(2264.685mil,3389.252mil) on Top Overlay And Pad R27_R2-1(2230.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2212.716mil,3470.748mil)(2264.685mil,3470.748mil) on Top Overlay And Pad R27_R2-1(2230.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2264.685mil,3389.252mil)(2264.685mil,3470.748mil) on Top Overlay And Pad R27_R2-1(2230.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2125.315mil,3389.252mil)(2177.284mil,3389.252mil) on Top Overlay And Pad R27_R2-2(2159.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2125.315mil,3470.748mil)(2177.284mil,3470.748mil) on Top Overlay And Pad R27_R2-2(2159.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2125.315mil,3389.252mil)(2125.315mil,3470.748mil) on Top Overlay And Pad R27_R2-2(2159.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1870.315mil,3134.252mil)(1870.315mil,3215.748mil) on Top Overlay And Pad R24_R1-1(1904.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1870.315mil,3134.252mil)(1922.284mil,3134.252mil) on Top Overlay And Pad R24_R1-1(1904.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1870.315mil,3215.748mil)(1922.284mil,3215.748mil) on Top Overlay And Pad R24_R1-1(1904.961mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2009.685mil,3134.252mil)(2009.685mil,3215.748mil) on Top Overlay And Pad R24_R1-2(1975.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1957.716mil,3134.252mil)(2009.685mil,3134.252mil) on Top Overlay And Pad R24_R1-2(1975.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1957.716mil,3215.748mil)(2009.685mil,3215.748mil) on Top Overlay And Pad R24_R1-2(1975.039mil,3175mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3232.716mil)(2024.252mil,3284.685mil) on Top Overlay And Pad R25_R1-1(2065mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2105.748mil,3232.716mil)(2105.748mil,3284.685mil) on Top Overlay And Pad R25_R1-1(2065mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3284.685mil)(2105.748mil,3284.685mil) on Top Overlay And Pad R25_R1-1(2065mil,3250.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3145.315mil)(2024.252mil,3197.284mil) on Top Overlay And Pad R25_R1-2(2065mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2105.748mil,3145.315mil)(2105.748mil,3197.284mil) on Top Overlay And Pad R25_R1-2(2065mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3145.315mil)(2105.748mil,3145.315mil) on Top Overlay And Pad R25_R1-2(2065mil,3179.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3295.315mil)(2024.252mil,3347.284mil) on Top Overlay And Pad R26_R1-1(2065mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2105.748mil,3295.315mil)(2105.748mil,3347.284mil) on Top Overlay And Pad R26_R1-1(2065mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3295.315mil)(2105.748mil,3295.315mil) on Top Overlay And Pad R26_R1-1(2065mil,3329.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3382.716mil)(2024.252mil,3434.685mil) on Top Overlay And Pad R26_R1-2(2065mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2105.748mil,3382.716mil)(2105.748mil,3434.685mil) on Top Overlay And Pad R26_R1-2(2065mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2024.252mil,3434.685mil)(2105.748mil,3434.685mil) on Top Overlay And Pad R26_R1-2(2065mil,3400.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1938.189mil,3340.433mil)(1961.811mil,3340.433mil) on Top Overlay And Pad Q8_R1-2(1912.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1880.315mil,3389.252mil)(1932.284mil,3389.252mil) on Top Overlay And Pad Q8_R1-2(1912.598mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1967.716mil,3389.252mil)(2019.685mil,3389.252mil) on Top Overlay And Pad Q8_R1-1(1987.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1938.189mil,3340.433mil)(1961.811mil,3340.433mil) on Top Overlay And Pad Q8_R1-1(1987.401mil,3354.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1967.716mil,3389.252mil)(2019.685mil,3389.252mil) on Top Overlay And Pad R27_R1-1(1985.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1967.716mil,3470.748mil)(2019.685mil,3470.748mil) on Top Overlay And Pad R27_R1-1(1985.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2019.685mil,3389.252mil)(2019.685mil,3470.748mil) on Top Overlay And Pad R27_R1-1(1985.039mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.315mil,3389.252mil)(1880.315mil,3470.748mil) on Top Overlay And Pad R27_R1-2(1914.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.315mil,3389.252mil)(1932.284mil,3389.252mil) on Top Overlay And Pad R27_R1-2(1914.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1880.315mil,3470.748mil)(1932.284mil,3470.748mil) on Top Overlay And Pad R27_R1-2(1914.961mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,3074.252mil)(1685.315mil,3155.748mil) on Top Overlay And Pad R18_C3-1(1719.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,3074.252mil)(1737.284mil,3074.252mil) on Top Overlay And Pad R18_C3-1(1719.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,3155.748mil)(1737.284mil,3155.748mil) on Top Overlay And Pad R18_C3-1(1719.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1824.685mil,3074.252mil)(1824.685mil,3155.748mil) on Top Overlay And Pad R18_C3-2(1790.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1772.716mil,3074.252mil)(1824.685mil,3074.252mil) on Top Overlay And Pad R18_C3-2(1790.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1772.716mil,3155.748mil)(1824.685mil,3155.748mil) on Top Overlay And Pad R18_C3-2(1790.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1743.189mil,3204.567mil)(1766.811mil,3204.567mil) on Top Overlay And Pad Q4_C3-2(1792.402mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1772.716mil,3155.748mil)(1824.685mil,3155.748mil) on Top Overlay And Pad Q4_C3-2(1792.402mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1743.189mil,3204.567mil)(1766.811mil,3204.567mil) on Top Overlay And Pad Q4_C3-1(1717.599mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1685.315mil,3155.748mil)(1737.284mil,3155.748mil) on Top Overlay And Pad Q4_C3-1(1717.599mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3010.315mil)(1584.252mil,3062.284mil) on Top Overlay And Pad R19_C3-1(1625mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,3010.315mil)(1665.748mil,3062.284mil) on Top Overlay And Pad R19_C3-1(1625mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3010.315mil)(1665.748mil,3010.315mil) on Top Overlay And Pad R19_C3-1(1625mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3097.716mil)(1584.252mil,3149.685mil) on Top Overlay And Pad R19_C3-2(1625mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,3097.716mil)(1665.748mil,3149.685mil) on Top Overlay And Pad R19_C3-2(1625mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3149.685mil)(1665.748mil,3149.685mil) on Top Overlay And Pad R19_C3-2(1625mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3277.716mil)(1584.252mil,3329.685mil) on Top Overlay And Pad R20_C3-1(1625mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,3277.716mil)(1665.748mil,3329.685mil) on Top Overlay And Pad R20_C3-1(1625mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3329.685mil)(1665.748mil,3329.685mil) on Top Overlay And Pad R20_C3-1(1625mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3190.315mil)(1584.252mil,3242.284mil) on Top Overlay And Pad R20_C3-2(1625mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,3190.315mil)(1665.748mil,3242.284mil) on Top Overlay And Pad R20_C3-2(1625mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3190.315mil)(1665.748mil,3190.315mil) on Top Overlay And Pad R20_C3-2(1625mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,2922.716mil)(1584.252mil,2974.685mil) on Top Overlay And Pad R21_C3-1(1625mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,2922.716mil)(1665.748mil,2974.685mil) on Top Overlay And Pad R21_C3-1(1625mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,2974.685mil)(1665.748mil,2974.685mil) on Top Overlay And Pad R21_C3-1(1625mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,2835.315mil)(1584.252mil,2887.284mil) on Top Overlay And Pad R21_C3-2(1625mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,2835.315mil)(1665.748mil,2887.284mil) on Top Overlay And Pad R21_C3-2(1625mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,2835.315mil)(1665.748mil,2835.315mil) on Top Overlay And Pad R21_C3-2(1625mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (1772.716mil,3074.252mil)(1824.685mil,3074.252mil) on Top Overlay And Pad Q6_C3-3(1755mil,3039.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (1685.315mil,3074.252mil)(1737.284mil,3074.252mil) on Top Overlay And Pad Q6_C3-3(1755mil,3039.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1743.189mil,2954.567mil)(1766.811mil,2954.567mil) on Top Overlay And Pad Q6_C3-2(1792.402mil,2940.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1743.189mil,2954.567mil)(1766.811mil,2954.567mil) on Top Overlay And Pad Q6_C3-1(1717.599mil,2940.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3365.315mil)(1584.252mil,3417.284mil) on Top Overlay And Pad R22_C3-1(1625mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,3365.315mil)(1665.748mil,3417.284mil) on Top Overlay And Pad R22_C3-1(1625mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3365.315mil)(1665.748mil,3365.315mil) on Top Overlay And Pad R22_C3-1(1625mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3452.716mil)(1584.252mil,3504.685mil) on Top Overlay And Pad R22_C3-2(1625mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1665.748mil,3452.716mil)(1665.748mil,3504.685mil) on Top Overlay And Pad R22_C3-2(1625mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.252mil,3504.685mil)(1665.748mil,3504.685mil) on Top Overlay And Pad R22_C3-2(1625mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1824.685mil,2819.252mil)(1824.685mil,2900.748mil) on Top Overlay And Pad R23_C3-1(1790.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1772.716mil,2819.252mil)(1824.685mil,2819.252mil) on Top Overlay And Pad R23_C3-1(1790.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1772.716mil,2900.748mil)(1824.685mil,2900.748mil) on Top Overlay And Pad R23_C3-1(1790.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,2819.252mil)(1685.315mil,2900.748mil) on Top Overlay And Pad R23_C3-2(1719.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,2819.252mil)(1737.284mil,2819.252mil) on Top Overlay And Pad R23_C3-2(1719.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,2900.748mil)(1737.284mil,2900.748mil) on Top Overlay And Pad R23_C3-2(1719.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.315mil,3074.252mil)(1425.315mil,3155.748mil) on Top Overlay And Pad R18_C2-1(1459.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.315mil,3074.252mil)(1477.284mil,3074.252mil) on Top Overlay And Pad R18_C2-1(1459.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.315mil,3155.748mil)(1477.284mil,3155.748mil) on Top Overlay And Pad R18_C2-1(1459.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1564.685mil,3074.252mil)(1564.685mil,3155.748mil) on Top Overlay And Pad R18_C2-2(1530.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1512.716mil,3074.252mil)(1564.685mil,3074.252mil) on Top Overlay And Pad R18_C2-2(1530.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1512.716mil,3155.748mil)(1564.685mil,3155.748mil) on Top Overlay And Pad R18_C2-2(1530.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1512.716mil,3155.748mil)(1564.685mil,3155.748mil) on Top Overlay And Pad Q4_C2-2(1532.402mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1483.189mil,3204.567mil)(1506.811mil,3204.567mil) on Top Overlay And Pad Q4_C2-2(1532.402mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1425.315mil,3155.748mil)(1477.284mil,3155.748mil) on Top Overlay And Pad Q4_C2-1(1457.599mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1483.189mil,3204.567mil)(1506.811mil,3204.567mil) on Top Overlay And Pad Q4_C2-1(1457.599mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3010.315mil)(1324.252mil,3062.284mil) on Top Overlay And Pad R19_C2-1(1365mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,3010.315mil)(1405.748mil,3062.284mil) on Top Overlay And Pad R19_C2-1(1365mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3010.315mil)(1405.748mil,3010.315mil) on Top Overlay And Pad R19_C2-1(1365mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3097.716mil)(1324.252mil,3149.685mil) on Top Overlay And Pad R19_C2-2(1365mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,3097.716mil)(1405.748mil,3149.685mil) on Top Overlay And Pad R19_C2-2(1365mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3149.685mil)(1405.748mil,3149.685mil) on Top Overlay And Pad R19_C2-2(1365mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3277.716mil)(1324.252mil,3329.685mil) on Top Overlay And Pad R20_C2-1(1365mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,3277.716mil)(1405.748mil,3329.685mil) on Top Overlay And Pad R20_C2-1(1365mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3329.685mil)(1405.748mil,3329.685mil) on Top Overlay And Pad R20_C2-1(1365mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3190.315mil)(1324.252mil,3242.284mil) on Top Overlay And Pad R20_C2-2(1365mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,3190.315mil)(1405.748mil,3242.284mil) on Top Overlay And Pad R20_C2-2(1365mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3190.315mil)(1405.748mil,3190.315mil) on Top Overlay And Pad R20_C2-2(1365mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,2922.716mil)(1324.252mil,2974.685mil) on Top Overlay And Pad R21_C2-1(1365mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,2922.716mil)(1405.748mil,2974.685mil) on Top Overlay And Pad R21_C2-1(1365mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,2974.685mil)(1405.748mil,2974.685mil) on Top Overlay And Pad R21_C2-1(1365mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,2835.315mil)(1324.252mil,2887.284mil) on Top Overlay And Pad R21_C2-2(1365mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,2835.315mil)(1405.748mil,2887.284mil) on Top Overlay And Pad R21_C2-2(1365mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,2835.315mil)(1405.748mil,2835.315mil) on Top Overlay And Pad R21_C2-2(1365mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (1512.716mil,3074.252mil)(1564.685mil,3074.252mil) on Top Overlay And Pad Q6_C2-3(1495mil,3039.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (1425.315mil,3074.252mil)(1477.284mil,3074.252mil) on Top Overlay And Pad Q6_C2-3(1495mil,3039.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1483.189mil,2954.567mil)(1506.811mil,2954.567mil) on Top Overlay And Pad Q6_C2-2(1532.402mil,2940.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1483.189mil,2954.567mil)(1506.811mil,2954.567mil) on Top Overlay And Pad Q6_C2-1(1457.599mil,2940.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3365.315mil)(1324.252mil,3417.284mil) on Top Overlay And Pad R22_C2-1(1365mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,3365.315mil)(1405.748mil,3417.284mil) on Top Overlay And Pad R22_C2-1(1365mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3365.315mil)(1405.748mil,3365.315mil) on Top Overlay And Pad R22_C2-1(1365mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3452.716mil)(1324.252mil,3504.685mil) on Top Overlay And Pad R22_C2-2(1365mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1405.748mil,3452.716mil)(1405.748mil,3504.685mil) on Top Overlay And Pad R22_C2-2(1365mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1324.252mil,3504.685mil)(1405.748mil,3504.685mil) on Top Overlay And Pad R22_C2-2(1365mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1564.685mil,2819.252mil)(1564.685mil,2900.748mil) on Top Overlay And Pad R23_C2-1(1530.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1512.716mil,2819.252mil)(1564.685mil,2819.252mil) on Top Overlay And Pad R23_C2-1(1530.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1512.716mil,2900.748mil)(1564.685mil,2900.748mil) on Top Overlay And Pad R23_C2-1(1530.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.315mil,2819.252mil)(1425.315mil,2900.748mil) on Top Overlay And Pad R23_C2-2(1459.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.315mil,2819.252mil)(1477.284mil,2819.252mil) on Top Overlay And Pad R23_C2-2(1459.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.315mil,2900.748mil)(1477.284mil,2900.748mil) on Top Overlay And Pad R23_C2-2(1459.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.315mil,3074.252mil)(1217.284mil,3074.252mil) on Top Overlay And Pad R18_C1-1(1199.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.315mil,3155.748mil)(1217.284mil,3155.748mil) on Top Overlay And Pad R18_C1-1(1199.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.315mil,3074.252mil)(1165.315mil,3155.748mil) on Top Overlay And Pad R18_C1-1(1199.961mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1252.716mil,3074.252mil)(1304.685mil,3074.252mil) on Top Overlay And Pad R18_C1-2(1270.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1252.716mil,3155.748mil)(1304.685mil,3155.748mil) on Top Overlay And Pad R18_C1-2(1270.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1304.685mil,3074.252mil)(1304.685mil,3155.748mil) on Top Overlay And Pad R18_C1-2(1270.039mil,3115mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1252.716mil,3155.748mil)(1304.685mil,3155.748mil) on Top Overlay And Pad Q4_C1-2(1272.402mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1223.189mil,3204.567mil)(1246.811mil,3204.567mil) on Top Overlay And Pad Q4_C1-2(1272.402mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1165.315mil,3155.748mil)(1217.284mil,3155.748mil) on Top Overlay And Pad Q4_C1-1(1197.599mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1223.189mil,3204.567mil)(1246.811mil,3204.567mil) on Top Overlay And Pad Q4_C1-1(1197.599mil,3190.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3010.315mil)(1064.252mil,3062.284mil) on Top Overlay And Pad R19_C1-1(1105mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,3010.315mil)(1145.748mil,3062.284mil) on Top Overlay And Pad R19_C1-1(1105mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3010.315mil)(1145.748mil,3010.315mil) on Top Overlay And Pad R19_C1-1(1105mil,3044.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3097.716mil)(1064.252mil,3149.685mil) on Top Overlay And Pad R19_C1-2(1105mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,3097.716mil)(1145.748mil,3149.685mil) on Top Overlay And Pad R19_C1-2(1105mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3149.685mil)(1145.748mil,3149.685mil) on Top Overlay And Pad R19_C1-2(1105mil,3115.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3277.716mil)(1064.252mil,3329.685mil) on Top Overlay And Pad R20_C1-1(1105mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,3277.716mil)(1145.748mil,3329.685mil) on Top Overlay And Pad R20_C1-1(1105mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3329.685mil)(1145.748mil,3329.685mil) on Top Overlay And Pad R20_C1-1(1105mil,3295.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3190.315mil)(1064.252mil,3242.284mil) on Top Overlay And Pad R20_C1-2(1105mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,3190.315mil)(1145.748mil,3242.284mil) on Top Overlay And Pad R20_C1-2(1105mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3190.315mil)(1145.748mil,3190.315mil) on Top Overlay And Pad R20_C1-2(1105mil,3224.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,2922.716mil)(1064.252mil,2974.685mil) on Top Overlay And Pad R21_C1-1(1105mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,2922.716mil)(1145.748mil,2974.685mil) on Top Overlay And Pad R21_C1-1(1105mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,2974.685mil)(1145.748mil,2974.685mil) on Top Overlay And Pad R21_C1-1(1105mil,2940.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,2835.315mil)(1064.252mil,2887.284mil) on Top Overlay And Pad R21_C1-2(1105mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,2835.315mil)(1145.748mil,2887.284mil) on Top Overlay And Pad R21_C1-2(1105mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,2835.315mil)(1145.748mil,2835.315mil) on Top Overlay And Pad R21_C1-2(1105mil,2869.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (1165.315mil,3074.252mil)(1217.284mil,3074.252mil) on Top Overlay And Pad Q6_C1-3(1235mil,3039.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (1252.716mil,3074.252mil)(1304.685mil,3074.252mil) on Top Overlay And Pad Q6_C1-3(1235mil,3039.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1223.189mil,2954.567mil)(1246.811mil,2954.567mil) on Top Overlay And Pad Q6_C1-2(1272.402mil,2940.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1223.189mil,2954.567mil)(1246.811mil,2954.567mil) on Top Overlay And Pad Q6_C1-1(1197.599mil,2940.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3365.315mil)(1064.252mil,3417.284mil) on Top Overlay And Pad R22_C1-1(1105mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,3365.315mil)(1145.748mil,3417.284mil) on Top Overlay And Pad R22_C1-1(1105mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3365.315mil)(1145.748mil,3365.315mil) on Top Overlay And Pad R22_C1-1(1105mil,3399.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3452.716mil)(1064.252mil,3504.685mil) on Top Overlay And Pad R22_C1-2(1105mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1145.748mil,3452.716mil)(1145.748mil,3504.685mil) on Top Overlay And Pad R22_C1-2(1105mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.252mil,3504.685mil)(1145.748mil,3504.685mil) on Top Overlay And Pad R22_C1-2(1105mil,3470.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1252.716mil,2819.252mil)(1304.685mil,2819.252mil) on Top Overlay And Pad R23_C1-1(1270.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1252.716mil,2900.748mil)(1304.685mil,2900.748mil) on Top Overlay And Pad R23_C1-1(1270.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1304.685mil,2819.252mil)(1304.685mil,2900.748mil) on Top Overlay And Pad R23_C1-1(1270.039mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.315mil,2819.252mil)(1217.284mil,2819.252mil) on Top Overlay And Pad R23_C1-2(1199.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.315mil,2900.748mil)(1217.284mil,2900.748mil) on Top Overlay And Pad R23_C1-2(1199.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1165.315mil,2819.252mil)(1165.315mil,2900.748mil) on Top Overlay And Pad R23_C1-2(1199.961mil,2860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2765.315mil)(4379.252mil,2817.284mil) on Top Overlay And Pad R18_C13-1(4420mil,2799.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460.748mil,2765.315mil)(4460.748mil,2817.284mil) on Top Overlay And Pad R18_C13-1(4420mil,2799.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2765.315mil)(4460.748mil,2765.315mil) on Top Overlay And Pad R18_C13-1(4420mil,2799.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2852.716mil)(4379.252mil,2904.685mil) on Top Overlay And Pad R18_C13-2(4420mil,2870.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460.748mil,2852.716mil)(4460.748mil,2904.685mil) on Top Overlay And Pad R18_C13-2(4420mil,2870.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2904.685mil)(4460.748mil,2904.685mil) on Top Overlay And Pad R18_C13-2(4420mil,2870.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4379.252mil,2852.716mil)(4379.252mil,2904.685mil) on Top Overlay And Pad Q4_C13-2(4344.213mil,2872.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4330.433mil,2823.189mil)(4330.433mil,2846.811mil) on Top Overlay And Pad Q4_C13-2(4344.213mil,2872.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4379.252mil,2765.315mil)(4379.252mil,2817.284mil) on Top Overlay And Pad Q4_C13-1(4344.213mil,2797.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4330.433mil,2823.189mil)(4330.433mil,2846.811mil) on Top Overlay And Pad Q4_C13-1(4344.213mil,2797.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4524.685mil,2664.252mil)(4524.685mil,2745.748mil) on Top Overlay And Pad R19_C13-1(4490.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4472.717mil,2664.252mil)(4524.685mil,2664.252mil) on Top Overlay And Pad R19_C13-1(4490.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4472.717mil,2745.748mil)(4524.685mil,2745.748mil) on Top Overlay And Pad R19_C13-1(4490.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4385.315mil,2664.252mil)(4385.315mil,2745.748mil) on Top Overlay And Pad R19_C13-2(4419.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4385.315mil,2664.252mil)(4437.283mil,2664.252mil) on Top Overlay And Pad R19_C13-2(4419.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4385.315mil,2745.748mil)(4437.283mil,2745.748mil) on Top Overlay And Pad R19_C13-2(4419.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.315mil,2664.252mil)(4257.283mil,2664.252mil) on Top Overlay And Pad R20_C13-1(4239.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.315mil,2745.748mil)(4257.283mil,2745.748mil) on Top Overlay And Pad R20_C13-1(4239.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.315mil,2664.252mil)(4205.315mil,2745.748mil) on Top Overlay And Pad R20_C13-1(4239.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4292.717mil,2664.252mil)(4344.685mil,2664.252mil) on Top Overlay And Pad R20_C13-2(4310.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4292.717mil,2745.748mil)(4344.685mil,2745.748mil) on Top Overlay And Pad R20_C13-2(4310.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4344.685mil,2664.252mil)(4344.685mil,2745.748mil) on Top Overlay And Pad R20_C13-2(4310.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4560.315mil,2664.252mil)(4560.315mil,2745.748mil) on Top Overlay And Pad R21_C13-1(4594.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4560.315mil,2664.252mil)(4612.283mil,2664.252mil) on Top Overlay And Pad R21_C13-1(4594.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4560.315mil,2745.748mil)(4612.283mil,2745.748mil) on Top Overlay And Pad R21_C13-1(4594.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4699.685mil,2664.252mil)(4699.685mil,2745.748mil) on Top Overlay And Pad R21_C13-2(4665.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4647.717mil,2664.252mil)(4699.685mil,2664.252mil) on Top Overlay And Pad R21_C13-2(4665.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4647.717mil,2745.748mil)(4699.685mil,2745.748mil) on Top Overlay And Pad R21_C13-2(4665.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4460.748mil,2765.315mil)(4460.748mil,2817.284mil) on Top Overlay And Pad Q6_C13-3(4495.787mil,2835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4460.748mil,2852.716mil)(4460.748mil,2904.685mil) on Top Overlay And Pad Q6_C13-3(4495.787mil,2835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.433mil,2823.189mil)(4580.433mil,2846.811mil) on Top Overlay And Pad Q6_C13-2(4594.213mil,2872.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.433mil,2823.189mil)(4580.433mil,2846.811mil) on Top Overlay And Pad Q6_C13-1(4594.213mil,2797.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4169.685mil,2664.252mil)(4169.685mil,2745.748mil) on Top Overlay And Pad R22_C13-1(4135.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4117.717mil,2664.252mil)(4169.685mil,2664.252mil) on Top Overlay And Pad R22_C13-1(4135.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4117.717mil,2745.748mil)(4169.685mil,2745.748mil) on Top Overlay And Pad R22_C13-1(4135.039mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4030.315mil,2664.252mil)(4030.315mil,2745.748mil) on Top Overlay And Pad R22_C13-2(4064.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4030.315mil,2664.252mil)(4082.284mil,2664.252mil) on Top Overlay And Pad R22_C13-2(4064.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4030.315mil,2745.748mil)(4082.284mil,2745.748mil) on Top Overlay And Pad R22_C13-2(4064.961mil,2705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2852.716mil)(4634.252mil,2904.685mil) on Top Overlay And Pad R23_C13-1(4675mil,2870.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4715.748mil,2852.716mil)(4715.748mil,2904.685mil) on Top Overlay And Pad R23_C13-1(4675mil,2870.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2904.685mil)(4715.748mil,2904.685mil) on Top Overlay And Pad R23_C13-1(4675mil,2870.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2765.315mil)(4634.252mil,2817.284mil) on Top Overlay And Pad R23_C13-2(4675mil,2799.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4715.748mil,2765.315mil)(4715.748mil,2817.284mil) on Top Overlay And Pad R23_C13-2(4675mil,2799.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2765.315mil)(4715.748mil,2765.315mil) on Top Overlay And Pad R23_C13-2(4675mil,2799.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2505.315mil)(4379.252mil,2557.284mil) on Top Overlay And Pad R18_C12-1(4420mil,2539.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460.748mil,2505.315mil)(4460.748mil,2557.284mil) on Top Overlay And Pad R18_C12-1(4420mil,2539.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2505.315mil)(4460.748mil,2505.315mil) on Top Overlay And Pad R18_C12-1(4420mil,2539.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2592.716mil)(4379.252mil,2644.685mil) on Top Overlay And Pad R18_C12-2(4420mil,2610.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4460.748mil,2592.716mil)(4460.748mil,2644.685mil) on Top Overlay And Pad R18_C12-2(4420mil,2610.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.252mil,2644.685mil)(4460.748mil,2644.685mil) on Top Overlay And Pad R18_C12-2(4420mil,2610.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4330.433mil,2563.189mil)(4330.433mil,2586.811mil) on Top Overlay And Pad Q4_C12-2(4344.213mil,2612.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4379.252mil,2592.716mil)(4379.252mil,2644.685mil) on Top Overlay And Pad Q4_C12-2(4344.213mil,2612.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4330.433mil,2563.189mil)(4330.433mil,2586.811mil) on Top Overlay And Pad Q4_C12-1(4344.213mil,2537.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4379.252mil,2505.315mil)(4379.252mil,2557.284mil) on Top Overlay And Pad Q4_C12-1(4344.213mil,2537.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4524.685mil,2404.252mil)(4524.685mil,2485.748mil) on Top Overlay And Pad R19_C12-1(4490.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4472.717mil,2404.252mil)(4524.685mil,2404.252mil) on Top Overlay And Pad R19_C12-1(4490.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4472.717mil,2485.748mil)(4524.685mil,2485.748mil) on Top Overlay And Pad R19_C12-1(4490.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4385.315mil,2404.252mil)(4385.315mil,2485.748mil) on Top Overlay And Pad R19_C12-2(4419.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4385.315mil,2404.252mil)(4437.283mil,2404.252mil) on Top Overlay And Pad R19_C12-2(4419.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4385.315mil,2485.748mil)(4437.283mil,2485.748mil) on Top Overlay And Pad R19_C12-2(4419.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.315mil,2404.252mil)(4257.283mil,2404.252mil) on Top Overlay And Pad R20_C12-1(4239.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.315mil,2485.748mil)(4257.283mil,2485.748mil) on Top Overlay And Pad R20_C12-1(4239.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4205.315mil,2404.252mil)(4205.315mil,2485.748mil) on Top Overlay And Pad R20_C12-1(4239.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4292.717mil,2404.252mil)(4344.685mil,2404.252mil) on Top Overlay And Pad R20_C12-2(4310.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4292.717mil,2485.748mil)(4344.685mil,2485.748mil) on Top Overlay And Pad R20_C12-2(4310.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4344.685mil,2404.252mil)(4344.685mil,2485.748mil) on Top Overlay And Pad R20_C12-2(4310.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4560.315mil,2404.252mil)(4560.315mil,2485.748mil) on Top Overlay And Pad R21_C12-1(4594.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4560.315mil,2404.252mil)(4612.283mil,2404.252mil) on Top Overlay And Pad R21_C12-1(4594.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4560.315mil,2485.748mil)(4612.283mil,2485.748mil) on Top Overlay And Pad R21_C12-1(4594.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4699.685mil,2404.252mil)(4699.685mil,2485.748mil) on Top Overlay And Pad R21_C12-2(4665.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4647.717mil,2404.252mil)(4699.685mil,2404.252mil) on Top Overlay And Pad R21_C12-2(4665.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4647.717mil,2485.748mil)(4699.685mil,2485.748mil) on Top Overlay And Pad R21_C12-2(4665.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4460.748mil,2592.716mil)(4460.748mil,2644.685mil) on Top Overlay And Pad Q6_C12-3(4495.787mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4460.748mil,2505.315mil)(4460.748mil,2557.284mil) on Top Overlay And Pad Q6_C12-3(4495.787mil,2575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.433mil,2563.189mil)(4580.433mil,2586.811mil) on Top Overlay And Pad Q6_C12-2(4594.213mil,2612.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4580.433mil,2563.189mil)(4580.433mil,2586.811mil) on Top Overlay And Pad Q6_C12-1(4594.213mil,2537.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4169.685mil,2404.252mil)(4169.685mil,2485.748mil) on Top Overlay And Pad R22_C12-1(4135.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4117.717mil,2404.252mil)(4169.685mil,2404.252mil) on Top Overlay And Pad R22_C12-1(4135.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4117.717mil,2485.748mil)(4169.685mil,2485.748mil) on Top Overlay And Pad R22_C12-1(4135.039mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4030.315mil,2404.252mil)(4030.315mil,2485.748mil) on Top Overlay And Pad R22_C12-2(4064.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4030.315mil,2404.252mil)(4082.284mil,2404.252mil) on Top Overlay And Pad R22_C12-2(4064.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4030.315mil,2485.748mil)(4082.284mil,2485.748mil) on Top Overlay And Pad R22_C12-2(4064.961mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2592.716mil)(4634.252mil,2644.685mil) on Top Overlay And Pad R23_C12-1(4675mil,2610.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4715.748mil,2592.716mil)(4715.748mil,2644.685mil) on Top Overlay And Pad R23_C12-1(4675mil,2610.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2644.685mil)(4715.748mil,2644.685mil) on Top Overlay And Pad R23_C12-1(4675mil,2610.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2505.315mil)(4634.252mil,2557.284mil) on Top Overlay And Pad R23_C12-2(4675mil,2539.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4715.748mil,2505.315mil)(4715.748mil,2557.284mil) on Top Overlay And Pad R23_C12-2(4675mil,2539.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4634.252mil,2505.315mil)(4715.748mil,2505.315mil) on Top Overlay And Pad R23_C12-2(4675mil,2539.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4500.315mil,1944.252mil)(4500.315mil,2025.748mil) on Top Overlay And Pad R18_C11-1(4534.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4500.315mil,1944.252mil)(4552.283mil,1944.252mil) on Top Overlay And Pad R18_C11-1(4534.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4500.315mil,2025.748mil)(4552.283mil,2025.748mil) on Top Overlay And Pad R18_C11-1(4534.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4639.685mil,1944.252mil)(4639.685mil,2025.748mil) on Top Overlay And Pad R18_C11-2(4605.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4587.717mil,1944.252mil)(4639.685mil,1944.252mil) on Top Overlay And Pad R18_C11-2(4605.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4587.717mil,2025.748mil)(4639.685mil,2025.748mil) on Top Overlay And Pad R18_C11-2(4605.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.189mil,2074.567mil)(4581.811mil,2074.567mil) on Top Overlay And Pad Q4_C11-2(4607.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4587.717mil,2025.748mil)(4639.685mil,2025.748mil) on Top Overlay And Pad Q4_C11-2(4607.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.189mil,2074.567mil)(4581.811mil,2074.567mil) on Top Overlay And Pad Q4_C11-1(4532.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4500.315mil,2025.748mil)(4552.283mil,2025.748mil) on Top Overlay And Pad Q4_C11-1(4532.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1880.315mil)(4399.252mil,1932.284mil) on Top Overlay And Pad R19_C11-1(4440mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,1880.315mil)(4480.748mil,1932.284mil) on Top Overlay And Pad R19_C11-1(4440mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1880.315mil)(4480.748mil,1880.315mil) on Top Overlay And Pad R19_C11-1(4440mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1967.716mil)(4399.252mil,2019.685mil) on Top Overlay And Pad R19_C11-2(4440mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,1967.716mil)(4480.748mil,2019.685mil) on Top Overlay And Pad R19_C11-2(4440mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2019.685mil)(4480.748mil,2019.685mil) on Top Overlay And Pad R19_C11-2(4440mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2147.716mil)(4399.252mil,2199.685mil) on Top Overlay And Pad R20_C11-1(4440mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,2147.716mil)(4480.748mil,2199.685mil) on Top Overlay And Pad R20_C11-1(4440mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2199.685mil)(4480.748mil,2199.685mil) on Top Overlay And Pad R20_C11-1(4440mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2060.315mil)(4399.252mil,2112.284mil) on Top Overlay And Pad R20_C11-2(4440mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,2060.315mil)(4480.748mil,2112.284mil) on Top Overlay And Pad R20_C11-2(4440mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2060.315mil)(4480.748mil,2060.315mil) on Top Overlay And Pad R20_C11-2(4440mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1792.716mil)(4399.252mil,1844.685mil) on Top Overlay And Pad R21_C11-1(4440mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,1792.716mil)(4480.748mil,1844.685mil) on Top Overlay And Pad R21_C11-1(4440mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1844.685mil)(4480.748mil,1844.685mil) on Top Overlay And Pad R21_C11-1(4440mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1705.315mil)(4399.252mil,1757.284mil) on Top Overlay And Pad R21_C11-2(4440mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,1705.315mil)(4480.748mil,1757.284mil) on Top Overlay And Pad R21_C11-2(4440mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,1705.315mil)(4480.748mil,1705.315mil) on Top Overlay And Pad R21_C11-2(4440mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4587.717mil,1944.252mil)(4639.685mil,1944.252mil) on Top Overlay And Pad Q6_C11-3(4570mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4500.315mil,1944.252mil)(4552.283mil,1944.252mil) on Top Overlay And Pad Q6_C11-3(4570mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.189mil,1824.567mil)(4581.811mil,1824.567mil) on Top Overlay And Pad Q6_C11-2(4607.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4558.189mil,1824.567mil)(4581.811mil,1824.567mil) on Top Overlay And Pad Q6_C11-1(4532.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2235.315mil)(4399.252mil,2287.284mil) on Top Overlay And Pad R22_C11-1(4440mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,2235.315mil)(4480.748mil,2287.284mil) on Top Overlay And Pad R22_C11-1(4440mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2235.315mil)(4480.748mil,2235.315mil) on Top Overlay And Pad R22_C11-1(4440mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2322.716mil)(4399.252mil,2374.685mil) on Top Overlay And Pad R22_C11-2(4440mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4480.748mil,2322.716mil)(4480.748mil,2374.685mil) on Top Overlay And Pad R22_C11-2(4440mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4399.252mil,2374.685mil)(4480.748mil,2374.685mil) on Top Overlay And Pad R22_C11-2(4440mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4639.685mil,1689.252mil)(4639.685mil,1770.748mil) on Top Overlay And Pad R23_C11-1(4605.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4587.717mil,1689.252mil)(4639.685mil,1689.252mil) on Top Overlay And Pad R23_C11-1(4605.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4587.717mil,1770.748mil)(4639.685mil,1770.748mil) on Top Overlay And Pad R23_C11-1(4605.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4500.315mil,1689.252mil)(4500.315mil,1770.748mil) on Top Overlay And Pad R23_C11-2(4534.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4500.315mil,1689.252mil)(4552.283mil,1689.252mil) on Top Overlay And Pad R23_C11-2(4534.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4500.315mil,1770.748mil)(4552.283mil,1770.748mil) on Top Overlay And Pad R23_C11-2(4534.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4240.315mil,1944.252mil)(4240.315mil,2025.748mil) on Top Overlay And Pad R18_C10-1(4274.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4240.315mil,1944.252mil)(4292.283mil,1944.252mil) on Top Overlay And Pad R18_C10-1(4274.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4240.315mil,2025.748mil)(4292.283mil,2025.748mil) on Top Overlay And Pad R18_C10-1(4274.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.685mil,1944.252mil)(4379.685mil,2025.748mil) on Top Overlay And Pad R18_C10-2(4345.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4327.717mil,1944.252mil)(4379.685mil,1944.252mil) on Top Overlay And Pad R18_C10-2(4345.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4327.717mil,2025.748mil)(4379.685mil,2025.748mil) on Top Overlay And Pad R18_C10-2(4345.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4298.189mil,2074.567mil)(4321.811mil,2074.567mil) on Top Overlay And Pad Q4_C10-2(4347.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4327.717mil,2025.748mil)(4379.685mil,2025.748mil) on Top Overlay And Pad Q4_C10-2(4347.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4298.189mil,2074.567mil)(4321.811mil,2074.567mil) on Top Overlay And Pad Q4_C10-1(4272.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4240.315mil,2025.748mil)(4292.283mil,2025.748mil) on Top Overlay And Pad Q4_C10-1(4272.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1880.315mil)(4139.252mil,1932.284mil) on Top Overlay And Pad R19_C10-1(4180mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,1880.315mil)(4220.748mil,1932.284mil) on Top Overlay And Pad R19_C10-1(4180mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1880.315mil)(4220.748mil,1880.315mil) on Top Overlay And Pad R19_C10-1(4180mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1967.716mil)(4139.252mil,2019.685mil) on Top Overlay And Pad R19_C10-2(4180mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,1967.716mil)(4220.748mil,2019.685mil) on Top Overlay And Pad R19_C10-2(4180mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2019.685mil)(4220.748mil,2019.685mil) on Top Overlay And Pad R19_C10-2(4180mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2147.716mil)(4139.252mil,2199.685mil) on Top Overlay And Pad R20_C10-1(4180mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,2147.716mil)(4220.748mil,2199.685mil) on Top Overlay And Pad R20_C10-1(4180mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2199.685mil)(4220.748mil,2199.685mil) on Top Overlay And Pad R20_C10-1(4180mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2060.315mil)(4139.252mil,2112.284mil) on Top Overlay And Pad R20_C10-2(4180mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,2060.315mil)(4220.748mil,2112.284mil) on Top Overlay And Pad R20_C10-2(4180mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2060.315mil)(4220.748mil,2060.315mil) on Top Overlay And Pad R20_C10-2(4180mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1792.716mil)(4139.252mil,1844.685mil) on Top Overlay And Pad R21_C10-1(4180mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,1792.716mil)(4220.748mil,1844.685mil) on Top Overlay And Pad R21_C10-1(4180mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1844.685mil)(4220.748mil,1844.685mil) on Top Overlay And Pad R21_C10-1(4180mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1705.315mil)(4139.252mil,1757.284mil) on Top Overlay And Pad R21_C10-2(4180mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,1705.315mil)(4220.748mil,1757.284mil) on Top Overlay And Pad R21_C10-2(4180mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,1705.315mil)(4220.748mil,1705.315mil) on Top Overlay And Pad R21_C10-2(4180mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4327.717mil,1944.252mil)(4379.685mil,1944.252mil) on Top Overlay And Pad Q6_C10-3(4310mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4240.315mil,1944.252mil)(4292.283mil,1944.252mil) on Top Overlay And Pad Q6_C10-3(4310mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4298.189mil,1824.567mil)(4321.811mil,1824.567mil) on Top Overlay And Pad Q6_C10-2(4347.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4298.189mil,1824.567mil)(4321.811mil,1824.567mil) on Top Overlay And Pad Q6_C10-1(4272.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2235.315mil)(4139.252mil,2287.284mil) on Top Overlay And Pad R22_C10-1(4180mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,2235.315mil)(4220.748mil,2287.284mil) on Top Overlay And Pad R22_C10-1(4180mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2235.315mil)(4220.748mil,2235.315mil) on Top Overlay And Pad R22_C10-1(4180mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2322.716mil)(4139.252mil,2374.685mil) on Top Overlay And Pad R22_C10-2(4180mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4220.748mil,2322.716mil)(4220.748mil,2374.685mil) on Top Overlay And Pad R22_C10-2(4180mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4139.252mil,2374.685mil)(4220.748mil,2374.685mil) on Top Overlay And Pad R22_C10-2(4180mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4379.685mil,1689.252mil)(4379.685mil,1770.748mil) on Top Overlay And Pad R23_C10-1(4345.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4327.717mil,1689.252mil)(4379.685mil,1689.252mil) on Top Overlay And Pad R23_C10-1(4345.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4327.717mil,1770.748mil)(4379.685mil,1770.748mil) on Top Overlay And Pad R23_C10-1(4345.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4240.315mil,1689.252mil)(4240.315mil,1770.748mil) on Top Overlay And Pad R23_C10-2(4274.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4240.315mil,1689.252mil)(4292.283mil,1689.252mil) on Top Overlay And Pad R23_C10-2(4274.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4240.315mil,1770.748mil)(4292.283mil,1770.748mil) on Top Overlay And Pad R23_C10-2(4274.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3980.315mil,1944.252mil)(4032.284mil,1944.252mil) on Top Overlay And Pad R18_C9-1(4014.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3980.315mil,2025.748mil)(4032.284mil,2025.748mil) on Top Overlay And Pad R18_C9-1(4014.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3980.315mil,1944.252mil)(3980.315mil,2025.748mil) on Top Overlay And Pad R18_C9-1(4014.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4067.716mil,1944.252mil)(4119.685mil,1944.252mil) on Top Overlay And Pad R18_C9-2(4085.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4067.716mil,2025.748mil)(4119.685mil,2025.748mil) on Top Overlay And Pad R18_C9-2(4085.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4119.685mil,1944.252mil)(4119.685mil,2025.748mil) on Top Overlay And Pad R18_C9-2(4085.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4067.716mil,2025.748mil)(4119.685mil,2025.748mil) on Top Overlay And Pad Q4_C9-2(4087.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4038.189mil,2074.567mil)(4061.811mil,2074.567mil) on Top Overlay And Pad Q4_C9-2(4087.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3980.315mil,2025.748mil)(4032.284mil,2025.748mil) on Top Overlay And Pad Q4_C9-1(4012.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4038.189mil,2074.567mil)(4061.811mil,2074.567mil) on Top Overlay And Pad Q4_C9-1(4012.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1880.315mil)(3960.748mil,1880.315mil) on Top Overlay And Pad R19_C9-1(3920mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1880.315mil)(3879.252mil,1932.284mil) on Top Overlay And Pad R19_C9-1(3920mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,1880.315mil)(3960.748mil,1932.284mil) on Top Overlay And Pad R19_C9-1(3920mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1967.716mil)(3879.252mil,2019.685mil) on Top Overlay And Pad R19_C9-2(3920mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,1967.716mil)(3960.748mil,2019.685mil) on Top Overlay And Pad R19_C9-2(3920mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2019.685mil)(3960.748mil,2019.685mil) on Top Overlay And Pad R19_C9-2(3920mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,2147.716mil)(3960.748mil,2199.685mil) on Top Overlay And Pad R20_C9-1(3920mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2147.716mil)(3879.252mil,2199.685mil) on Top Overlay And Pad R20_C9-1(3920mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2199.685mil)(3960.748mil,2199.685mil) on Top Overlay And Pad R20_C9-1(3920mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,2060.315mil)(3960.748mil,2112.284mil) on Top Overlay And Pad R20_C9-2(3920mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2060.315mil)(3879.252mil,2112.284mil) on Top Overlay And Pad R20_C9-2(3920mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2060.315mil)(3960.748mil,2060.315mil) on Top Overlay And Pad R20_C9-2(3920mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1844.685mil)(3960.748mil,1844.685mil) on Top Overlay And Pad R21_C9-1(3920mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,1792.716mil)(3960.748mil,1844.685mil) on Top Overlay And Pad R21_C9-1(3920mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1792.716mil)(3879.252mil,1844.685mil) on Top Overlay And Pad R21_C9-1(3920mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1705.315mil)(3960.748mil,1705.315mil) on Top Overlay And Pad R21_C9-2(3920mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,1705.315mil)(3960.748mil,1757.284mil) on Top Overlay And Pad R21_C9-2(3920mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,1705.315mil)(3879.252mil,1757.284mil) on Top Overlay And Pad R21_C9-2(3920mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3980.315mil,1944.252mil)(4032.284mil,1944.252mil) on Top Overlay And Pad Q6_C9-3(4050mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (4067.716mil,1944.252mil)(4119.685mil,1944.252mil) on Top Overlay And Pad Q6_C9-3(4050mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4038.189mil,1824.567mil)(4061.811mil,1824.567mil) on Top Overlay And Pad Q6_C9-2(4087.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4038.189mil,1824.567mil)(4061.811mil,1824.567mil) on Top Overlay And Pad Q6_C9-1(4012.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2235.315mil)(3960.748mil,2235.315mil) on Top Overlay And Pad R22_C9-1(3920mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2235.315mil)(3879.252mil,2287.284mil) on Top Overlay And Pad R22_C9-1(3920mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,2235.315mil)(3960.748mil,2287.284mil) on Top Overlay And Pad R22_C9-1(3920mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2374.685mil)(3960.748mil,2374.685mil) on Top Overlay And Pad R22_C9-2(3920mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3879.252mil,2322.716mil)(3879.252mil,2374.685mil) on Top Overlay And Pad R22_C9-2(3920mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3960.748mil,2322.716mil)(3960.748mil,2374.685mil) on Top Overlay And Pad R22_C9-2(3920mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4067.716mil,1689.252mil)(4119.685mil,1689.252mil) on Top Overlay And Pad R23_C9-1(4085.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4067.716mil,1770.748mil)(4119.685mil,1770.748mil) on Top Overlay And Pad R23_C9-1(4085.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4119.685mil,1689.252mil)(4119.685mil,1770.748mil) on Top Overlay And Pad R23_C9-1(4085.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3980.315mil,1689.252mil)(4032.284mil,1689.252mil) on Top Overlay And Pad R23_C9-2(4014.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3980.315mil,1770.748mil)(4032.284mil,1770.748mil) on Top Overlay And Pad R23_C9-2(4014.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3980.315mil,1689.252mil)(3980.315mil,1770.748mil) on Top Overlay And Pad R23_C9-2(4014.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,1944.252mil)(3772.284mil,1944.252mil) on Top Overlay And Pad R18_C8-1(3754.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,2025.748mil)(3772.284mil,2025.748mil) on Top Overlay And Pad R18_C8-1(3754.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,1944.252mil)(3720.315mil,2025.748mil) on Top Overlay And Pad R18_C8-1(3754.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3807.716mil,1944.252mil)(3859.685mil,1944.252mil) on Top Overlay And Pad R18_C8-2(3825.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3807.716mil,2025.748mil)(3859.685mil,2025.748mil) on Top Overlay And Pad R18_C8-2(3825.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3859.685mil,1944.252mil)(3859.685mil,2025.748mil) on Top Overlay And Pad R18_C8-2(3825.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3807.716mil,2025.748mil)(3859.685mil,2025.748mil) on Top Overlay And Pad Q4_C8-2(3827.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3778.189mil,2074.567mil)(3801.811mil,2074.567mil) on Top Overlay And Pad Q4_C8-2(3827.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3720.315mil,2025.748mil)(3772.284mil,2025.748mil) on Top Overlay And Pad Q4_C8-1(3752.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3778.189mil,2074.567mil)(3801.811mil,2074.567mil) on Top Overlay And Pad Q4_C8-1(3752.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1880.315mil)(3619.252mil,1932.284mil) on Top Overlay And Pad R19_C8-1(3660mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,1880.315mil)(3700.748mil,1932.284mil) on Top Overlay And Pad R19_C8-1(3660mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1880.315mil)(3700.748mil,1880.315mil) on Top Overlay And Pad R19_C8-1(3660mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1967.716mil)(3619.252mil,2019.685mil) on Top Overlay And Pad R19_C8-2(3660mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,1967.716mil)(3700.748mil,2019.685mil) on Top Overlay And Pad R19_C8-2(3660mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2019.685mil)(3700.748mil,2019.685mil) on Top Overlay And Pad R19_C8-2(3660mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2147.716mil)(3619.252mil,2199.685mil) on Top Overlay And Pad R20_C8-1(3660mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,2147.716mil)(3700.748mil,2199.685mil) on Top Overlay And Pad R20_C8-1(3660mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2199.685mil)(3700.748mil,2199.685mil) on Top Overlay And Pad R20_C8-1(3660mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2060.315mil)(3619.252mil,2112.284mil) on Top Overlay And Pad R20_C8-2(3660mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,2060.315mil)(3700.748mil,2112.284mil) on Top Overlay And Pad R20_C8-2(3660mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2060.315mil)(3700.748mil,2060.315mil) on Top Overlay And Pad R20_C8-2(3660mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1792.716mil)(3619.252mil,1844.685mil) on Top Overlay And Pad R21_C8-1(3660mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,1792.716mil)(3700.748mil,1844.685mil) on Top Overlay And Pad R21_C8-1(3660mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1844.685mil)(3700.748mil,1844.685mil) on Top Overlay And Pad R21_C8-1(3660mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1705.315mil)(3619.252mil,1757.284mil) on Top Overlay And Pad R21_C8-2(3660mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,1705.315mil)(3700.748mil,1757.284mil) on Top Overlay And Pad R21_C8-2(3660mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,1705.315mil)(3700.748mil,1705.315mil) on Top Overlay And Pad R21_C8-2(3660mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3807.716mil,1944.252mil)(3859.685mil,1944.252mil) on Top Overlay And Pad Q6_C8-3(3790mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3720.315mil,1944.252mil)(3772.284mil,1944.252mil) on Top Overlay And Pad Q6_C8-3(3790mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3778.189mil,1824.567mil)(3801.811mil,1824.567mil) on Top Overlay And Pad Q6_C8-2(3827.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3778.189mil,1824.567mil)(3801.811mil,1824.567mil) on Top Overlay And Pad Q6_C8-1(3752.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2235.315mil)(3619.252mil,2287.284mil) on Top Overlay And Pad R22_C8-1(3660mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,2235.315mil)(3700.748mil,2287.284mil) on Top Overlay And Pad R22_C8-1(3660mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2235.315mil)(3700.748mil,2235.315mil) on Top Overlay And Pad R22_C8-1(3660mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2322.716mil)(3619.252mil,2374.685mil) on Top Overlay And Pad R22_C8-2(3660mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3700.748mil,2322.716mil)(3700.748mil,2374.685mil) on Top Overlay And Pad R22_C8-2(3660mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3619.252mil,2374.685mil)(3700.748mil,2374.685mil) on Top Overlay And Pad R22_C8-2(3660mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3807.716mil,1689.252mil)(3859.685mil,1689.252mil) on Top Overlay And Pad R23_C8-1(3825.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3807.716mil,1770.748mil)(3859.685mil,1770.748mil) on Top Overlay And Pad R23_C8-1(3825.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3859.685mil,1689.252mil)(3859.685mil,1770.748mil) on Top Overlay And Pad R23_C8-1(3825.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,1689.252mil)(3772.284mil,1689.252mil) on Top Overlay And Pad R23_C8-2(3754.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,1770.748mil)(3772.284mil,1770.748mil) on Top Overlay And Pad R23_C8-2(3754.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3720.315mil,1689.252mil)(3720.315mil,1770.748mil) on Top Overlay And Pad R23_C8-2(3754.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.315mil,1944.252mil)(3460.315mil,2025.748mil) on Top Overlay And Pad R18_C7-1(3494.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.315mil,1944.252mil)(3512.284mil,1944.252mil) on Top Overlay And Pad R18_C7-1(3494.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.315mil,2025.748mil)(3512.284mil,2025.748mil) on Top Overlay And Pad R18_C7-1(3494.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3599.685mil,1944.252mil)(3599.685mil,2025.748mil) on Top Overlay And Pad R18_C7-2(3565.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3547.716mil,1944.252mil)(3599.685mil,1944.252mil) on Top Overlay And Pad R18_C7-2(3565.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3547.716mil,2025.748mil)(3599.685mil,2025.748mil) on Top Overlay And Pad R18_C7-2(3565.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3518.189mil,2074.567mil)(3541.811mil,2074.567mil) on Top Overlay And Pad Q4_C7-2(3567.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3547.716mil,2025.748mil)(3599.685mil,2025.748mil) on Top Overlay And Pad Q4_C7-2(3567.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3518.189mil,2074.567mil)(3541.811mil,2074.567mil) on Top Overlay And Pad Q4_C7-1(3492.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3460.315mil,2025.748mil)(3512.284mil,2025.748mil) on Top Overlay And Pad Q4_C7-1(3492.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1880.315mil)(3359.252mil,1932.284mil) on Top Overlay And Pad R19_C7-1(3400mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,1880.315mil)(3440.748mil,1932.284mil) on Top Overlay And Pad R19_C7-1(3400mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1880.315mil)(3440.748mil,1880.315mil) on Top Overlay And Pad R19_C7-1(3400mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1967.716mil)(3359.252mil,2019.685mil) on Top Overlay And Pad R19_C7-2(3400mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,1967.716mil)(3440.748mil,2019.685mil) on Top Overlay And Pad R19_C7-2(3400mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2019.685mil)(3440.748mil,2019.685mil) on Top Overlay And Pad R19_C7-2(3400mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2147.716mil)(3359.252mil,2199.685mil) on Top Overlay And Pad R20_C7-1(3400mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,2147.716mil)(3440.748mil,2199.685mil) on Top Overlay And Pad R20_C7-1(3400mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2199.685mil)(3440.748mil,2199.685mil) on Top Overlay And Pad R20_C7-1(3400mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2060.315mil)(3359.252mil,2112.284mil) on Top Overlay And Pad R20_C7-2(3400mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,2060.315mil)(3440.748mil,2112.284mil) on Top Overlay And Pad R20_C7-2(3400mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2060.315mil)(3440.748mil,2060.315mil) on Top Overlay And Pad R20_C7-2(3400mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1792.716mil)(3359.252mil,1844.685mil) on Top Overlay And Pad R21_C7-1(3400mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,1792.716mil)(3440.748mil,1844.685mil) on Top Overlay And Pad R21_C7-1(3400mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1844.685mil)(3440.748mil,1844.685mil) on Top Overlay And Pad R21_C7-1(3400mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1705.315mil)(3359.252mil,1757.284mil) on Top Overlay And Pad R21_C7-2(3400mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,1705.315mil)(3440.748mil,1757.284mil) on Top Overlay And Pad R21_C7-2(3400mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,1705.315mil)(3440.748mil,1705.315mil) on Top Overlay And Pad R21_C7-2(3400mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3460.315mil,1944.252mil)(3512.284mil,1944.252mil) on Top Overlay And Pad Q6_C7-3(3530mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3547.716mil,1944.252mil)(3599.685mil,1944.252mil) on Top Overlay And Pad Q6_C7-3(3530mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3518.189mil,1824.567mil)(3541.811mil,1824.567mil) on Top Overlay And Pad Q6_C7-2(3567.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3518.189mil,1824.567mil)(3541.811mil,1824.567mil) on Top Overlay And Pad Q6_C7-1(3492.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2235.315mil)(3359.252mil,2287.284mil) on Top Overlay And Pad R22_C7-1(3400mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,2235.315mil)(3440.748mil,2287.284mil) on Top Overlay And Pad R22_C7-1(3400mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2235.315mil)(3440.748mil,2235.315mil) on Top Overlay And Pad R22_C7-1(3400mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2322.716mil)(3359.252mil,2374.685mil) on Top Overlay And Pad R22_C7-2(3400mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3440.748mil,2322.716mil)(3440.748mil,2374.685mil) on Top Overlay And Pad R22_C7-2(3400mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3359.252mil,2374.685mil)(3440.748mil,2374.685mil) on Top Overlay And Pad R22_C7-2(3400mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3599.685mil,1689.252mil)(3599.685mil,1770.748mil) on Top Overlay And Pad R23_C7-1(3565.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3547.716mil,1689.252mil)(3599.685mil,1689.252mil) on Top Overlay And Pad R23_C7-1(3565.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3547.716mil,1770.748mil)(3599.685mil,1770.748mil) on Top Overlay And Pad R23_C7-1(3565.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.315mil,1689.252mil)(3460.315mil,1770.748mil) on Top Overlay And Pad R23_C7-2(3494.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.315mil,1689.252mil)(3512.284mil,1689.252mil) on Top Overlay And Pad R23_C7-2(3494.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.315mil,1770.748mil)(3512.284mil,1770.748mil) on Top Overlay And Pad R23_C7-2(3494.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3200.315mil,1944.252mil)(3200.315mil,2025.748mil) on Top Overlay And Pad R18_C6-1(3234.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3200.315mil,1944.252mil)(3252.284mil,1944.252mil) on Top Overlay And Pad R18_C6-1(3234.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3200.315mil,2025.748mil)(3252.284mil,2025.748mil) on Top Overlay And Pad R18_C6-1(3234.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3339.685mil,1944.252mil)(3339.685mil,2025.748mil) on Top Overlay And Pad R18_C6-2(3305.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3287.716mil,1944.252mil)(3339.685mil,1944.252mil) on Top Overlay And Pad R18_C6-2(3305.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3287.716mil,2025.748mil)(3339.685mil,2025.748mil) on Top Overlay And Pad R18_C6-2(3305.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3258.189mil,2074.567mil)(3281.811mil,2074.567mil) on Top Overlay And Pad Q4_C6-2(3307.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3287.716mil,2025.748mil)(3339.685mil,2025.748mil) on Top Overlay And Pad Q4_C6-2(3307.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3258.189mil,2074.567mil)(3281.811mil,2074.567mil) on Top Overlay And Pad Q4_C6-1(3232.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3200.315mil,2025.748mil)(3252.284mil,2025.748mil) on Top Overlay And Pad Q4_C6-1(3232.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1880.315mil)(3099.252mil,1932.284mil) on Top Overlay And Pad R19_C6-1(3140mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,1880.315mil)(3180.748mil,1932.284mil) on Top Overlay And Pad R19_C6-1(3140mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1880.315mil)(3180.748mil,1880.315mil) on Top Overlay And Pad R19_C6-1(3140mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1967.716mil)(3099.252mil,2019.685mil) on Top Overlay And Pad R19_C6-2(3140mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,1967.716mil)(3180.748mil,2019.685mil) on Top Overlay And Pad R19_C6-2(3140mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2019.685mil)(3180.748mil,2019.685mil) on Top Overlay And Pad R19_C6-2(3140mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2147.716mil)(3099.252mil,2199.685mil) on Top Overlay And Pad R20_C6-1(3140mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,2147.716mil)(3180.748mil,2199.685mil) on Top Overlay And Pad R20_C6-1(3140mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2199.685mil)(3180.748mil,2199.685mil) on Top Overlay And Pad R20_C6-1(3140mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2060.315mil)(3099.252mil,2112.284mil) on Top Overlay And Pad R20_C6-2(3140mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,2060.315mil)(3180.748mil,2112.284mil) on Top Overlay And Pad R20_C6-2(3140mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2060.315mil)(3180.748mil,2060.315mil) on Top Overlay And Pad R20_C6-2(3140mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1792.716mil)(3099.252mil,1844.685mil) on Top Overlay And Pad R21_C6-1(3140mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,1792.716mil)(3180.748mil,1844.685mil) on Top Overlay And Pad R21_C6-1(3140mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1844.685mil)(3180.748mil,1844.685mil) on Top Overlay And Pad R21_C6-1(3140mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1705.315mil)(3099.252mil,1757.284mil) on Top Overlay And Pad R21_C6-2(3140mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,1705.315mil)(3180.748mil,1757.284mil) on Top Overlay And Pad R21_C6-2(3140mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,1705.315mil)(3180.748mil,1705.315mil) on Top Overlay And Pad R21_C6-2(3140mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3287.716mil,1944.252mil)(3339.685mil,1944.252mil) on Top Overlay And Pad Q6_C6-3(3270mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3200.315mil,1944.252mil)(3252.284mil,1944.252mil) on Top Overlay And Pad Q6_C6-3(3270mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3258.189mil,1824.567mil)(3281.811mil,1824.567mil) on Top Overlay And Pad Q6_C6-2(3307.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3258.189mil,1824.567mil)(3281.811mil,1824.567mil) on Top Overlay And Pad Q6_C6-1(3232.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2235.315mil)(3099.252mil,2287.284mil) on Top Overlay And Pad R22_C6-1(3140mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,2235.315mil)(3180.748mil,2287.284mil) on Top Overlay And Pad R22_C6-1(3140mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2235.315mil)(3180.748mil,2235.315mil) on Top Overlay And Pad R22_C6-1(3140mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2322.716mil)(3099.252mil,2374.685mil) on Top Overlay And Pad R22_C6-2(3140mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3180.748mil,2322.716mil)(3180.748mil,2374.685mil) on Top Overlay And Pad R22_C6-2(3140mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3099.252mil,2374.685mil)(3180.748mil,2374.685mil) on Top Overlay And Pad R22_C6-2(3140mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3339.685mil,1689.252mil)(3339.685mil,1770.748mil) on Top Overlay And Pad R23_C6-1(3305.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3287.716mil,1689.252mil)(3339.685mil,1689.252mil) on Top Overlay And Pad R23_C6-1(3305.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3287.716mil,1770.748mil)(3339.685mil,1770.748mil) on Top Overlay And Pad R23_C6-1(3305.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3200.315mil,1689.252mil)(3200.315mil,1770.748mil) on Top Overlay And Pad R23_C6-2(3234.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3200.315mil,1689.252mil)(3252.284mil,1689.252mil) on Top Overlay And Pad R23_C6-2(3234.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3200.315mil,1770.748mil)(3252.284mil,1770.748mil) on Top Overlay And Pad R23_C6-2(3234.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2940.315mil,1944.252mil)(2992.284mil,1944.252mil) on Top Overlay And Pad R18_C5-1(2974.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2940.315mil,2025.748mil)(2992.284mil,2025.748mil) on Top Overlay And Pad R18_C5-1(2974.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2940.315mil,1944.252mil)(2940.315mil,2025.748mil) on Top Overlay And Pad R18_C5-1(2974.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3027.716mil,1944.252mil)(3079.685mil,1944.252mil) on Top Overlay And Pad R18_C5-2(3045.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3027.716mil,2025.748mil)(3079.685mil,2025.748mil) on Top Overlay And Pad R18_C5-2(3045.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3079.685mil,1944.252mil)(3079.685mil,2025.748mil) on Top Overlay And Pad R18_C5-2(3045.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3027.716mil,2025.748mil)(3079.685mil,2025.748mil) on Top Overlay And Pad Q4_C5-2(3047.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2998.189mil,2074.567mil)(3021.811mil,2074.567mil) on Top Overlay And Pad Q4_C5-2(3047.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2940.315mil,2025.748mil)(2992.284mil,2025.748mil) on Top Overlay And Pad Q4_C5-1(2972.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2998.189mil,2074.567mil)(3021.811mil,2074.567mil) on Top Overlay And Pad Q4_C5-1(2972.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1880.315mil)(2839.252mil,1932.284mil) on Top Overlay And Pad R19_C5-1(2880mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,1880.315mil)(2920.748mil,1932.284mil) on Top Overlay And Pad R19_C5-1(2880mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1880.315mil)(2920.748mil,1880.315mil) on Top Overlay And Pad R19_C5-1(2880mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1967.716mil)(2839.252mil,2019.685mil) on Top Overlay And Pad R19_C5-2(2880mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,1967.716mil)(2920.748mil,2019.685mil) on Top Overlay And Pad R19_C5-2(2880mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2019.685mil)(2920.748mil,2019.685mil) on Top Overlay And Pad R19_C5-2(2880mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2147.716mil)(2839.252mil,2199.685mil) on Top Overlay And Pad R20_C5-1(2880mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,2147.716mil)(2920.748mil,2199.685mil) on Top Overlay And Pad R20_C5-1(2880mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2199.685mil)(2920.748mil,2199.685mil) on Top Overlay And Pad R20_C5-1(2880mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2060.315mil)(2839.252mil,2112.284mil) on Top Overlay And Pad R20_C5-2(2880mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,2060.315mil)(2920.748mil,2112.284mil) on Top Overlay And Pad R20_C5-2(2880mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2060.315mil)(2920.748mil,2060.315mil) on Top Overlay And Pad R20_C5-2(2880mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1792.716mil)(2839.252mil,1844.685mil) on Top Overlay And Pad R21_C5-1(2880mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,1792.716mil)(2920.748mil,1844.685mil) on Top Overlay And Pad R21_C5-1(2880mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1844.685mil)(2920.748mil,1844.685mil) on Top Overlay And Pad R21_C5-1(2880mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1705.315mil)(2839.252mil,1757.284mil) on Top Overlay And Pad R21_C5-2(2880mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,1705.315mil)(2920.748mil,1757.284mil) on Top Overlay And Pad R21_C5-2(2880mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,1705.315mil)(2920.748mil,1705.315mil) on Top Overlay And Pad R21_C5-2(2880mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (2940.315mil,1944.252mil)(2992.284mil,1944.252mil) on Top Overlay And Pad Q6_C5-3(3010mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (3027.716mil,1944.252mil)(3079.685mil,1944.252mil) on Top Overlay And Pad Q6_C5-3(3010mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2998.189mil,1824.567mil)(3021.811mil,1824.567mil) on Top Overlay And Pad Q6_C5-2(3047.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2998.189mil,1824.567mil)(3021.811mil,1824.567mil) on Top Overlay And Pad Q6_C5-1(2972.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2235.315mil)(2839.252mil,2287.284mil) on Top Overlay And Pad R22_C5-1(2880mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,2235.315mil)(2920.748mil,2287.284mil) on Top Overlay And Pad R22_C5-1(2880mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2235.315mil)(2920.748mil,2235.315mil) on Top Overlay And Pad R22_C5-1(2880mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2322.716mil)(2839.252mil,2374.685mil) on Top Overlay And Pad R22_C5-2(2880mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2920.748mil,2322.716mil)(2920.748mil,2374.685mil) on Top Overlay And Pad R22_C5-2(2880mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2839.252mil,2374.685mil)(2920.748mil,2374.685mil) on Top Overlay And Pad R22_C5-2(2880mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3027.716mil,1689.252mil)(3079.685mil,1689.252mil) on Top Overlay And Pad R23_C5-1(3045.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3027.716mil,1770.748mil)(3079.685mil,1770.748mil) on Top Overlay And Pad R23_C5-1(3045.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3079.685mil,1689.252mil)(3079.685mil,1770.748mil) on Top Overlay And Pad R23_C5-1(3045.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2940.315mil,1689.252mil)(2992.284mil,1689.252mil) on Top Overlay And Pad R23_C5-2(2974.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2940.315mil,1770.748mil)(2992.284mil,1770.748mil) on Top Overlay And Pad R23_C5-2(2974.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2940.315mil,1689.252mil)(2940.315mil,1770.748mil) on Top Overlay And Pad R23_C5-2(2974.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2680.315mil,1944.252mil)(2732.284mil,1944.252mil) on Top Overlay And Pad R18_C4-1(2714.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2680.315mil,2025.748mil)(2732.284mil,2025.748mil) on Top Overlay And Pad R18_C4-1(2714.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2680.315mil,1944.252mil)(2680.315mil,2025.748mil) on Top Overlay And Pad R18_C4-1(2714.961mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.716mil,1944.252mil)(2819.685mil,1944.252mil) on Top Overlay And Pad R18_C4-2(2785.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.716mil,2025.748mil)(2819.685mil,2025.748mil) on Top Overlay And Pad R18_C4-2(2785.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2819.685mil,1944.252mil)(2819.685mil,2025.748mil) on Top Overlay And Pad R18_C4-2(2785.039mil,1985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2767.716mil,2025.748mil)(2819.685mil,2025.748mil) on Top Overlay And Pad Q4_C4-2(2787.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2738.189mil,2074.567mil)(2761.811mil,2074.567mil) on Top Overlay And Pad Q4_C4-2(2787.402mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2680.315mil,2025.748mil)(2732.284mil,2025.748mil) on Top Overlay And Pad Q4_C4-1(2712.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2738.189mil,2074.567mil)(2761.811mil,2074.567mil) on Top Overlay And Pad Q4_C4-1(2712.599mil,2060.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1880.315mil)(2579.252mil,1932.284mil) on Top Overlay And Pad R19_C4-1(2620mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,1880.315mil)(2660.748mil,1932.284mil) on Top Overlay And Pad R19_C4-1(2620mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1880.315mil)(2660.748mil,1880.315mil) on Top Overlay And Pad R19_C4-1(2620mil,1914.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1967.716mil)(2579.252mil,2019.685mil) on Top Overlay And Pad R19_C4-2(2620mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,1967.716mil)(2660.748mil,2019.685mil) on Top Overlay And Pad R19_C4-2(2620mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2019.685mil)(2660.748mil,2019.685mil) on Top Overlay And Pad R19_C4-2(2620mil,1985.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2147.716mil)(2579.252mil,2199.685mil) on Top Overlay And Pad R20_C4-1(2620mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,2147.716mil)(2660.748mil,2199.685mil) on Top Overlay And Pad R20_C4-1(2620mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2199.685mil)(2660.748mil,2199.685mil) on Top Overlay And Pad R20_C4-1(2620mil,2165.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2060.315mil)(2579.252mil,2112.284mil) on Top Overlay And Pad R20_C4-2(2620mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,2060.315mil)(2660.748mil,2112.284mil) on Top Overlay And Pad R20_C4-2(2620mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2060.315mil)(2660.748mil,2060.315mil) on Top Overlay And Pad R20_C4-2(2620mil,2094.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1792.716mil)(2579.252mil,1844.685mil) on Top Overlay And Pad R21_C4-1(2620mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,1792.716mil)(2660.748mil,1844.685mil) on Top Overlay And Pad R21_C4-1(2620mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1844.685mil)(2660.748mil,1844.685mil) on Top Overlay And Pad R21_C4-1(2620mil,1810.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1705.315mil)(2579.252mil,1757.284mil) on Top Overlay And Pad R21_C4-2(2620mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,1705.315mil)(2660.748mil,1757.284mil) on Top Overlay And Pad R21_C4-2(2620mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,1705.315mil)(2660.748mil,1705.315mil) on Top Overlay And Pad R21_C4-2(2620mil,1739.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (2767.716mil,1944.252mil)(2819.685mil,1944.252mil) on Top Overlay And Pad Q6_C4-3(2750mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.214mil < 10mil) Between Track (2680.315mil,1944.252mil)(2732.284mil,1944.252mil) on Top Overlay And Pad Q6_C4-3(2750mil,1909.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2738.189mil,1824.567mil)(2761.811mil,1824.567mil) on Top Overlay And Pad Q6_C4-2(2787.402mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2738.189mil,1824.567mil)(2761.811mil,1824.567mil) on Top Overlay And Pad Q6_C4-1(2712.599mil,1810.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2235.315mil)(2579.252mil,2287.284mil) on Top Overlay And Pad R22_C4-1(2620mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,2235.315mil)(2660.748mil,2287.284mil) on Top Overlay And Pad R22_C4-1(2620mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2235.315mil)(2660.748mil,2235.315mil) on Top Overlay And Pad R22_C4-1(2620mil,2269.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2322.716mil)(2579.252mil,2374.685mil) on Top Overlay And Pad R22_C4-2(2620mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2660.748mil,2322.716mil)(2660.748mil,2374.685mil) on Top Overlay And Pad R22_C4-2(2620mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2579.252mil,2374.685mil)(2660.748mil,2374.685mil) on Top Overlay And Pad R22_C4-2(2620mil,2340.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.716mil,1689.252mil)(2819.685mil,1689.252mil) on Top Overlay And Pad R23_C4-1(2785.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.716mil,1770.748mil)(2819.685mil,1770.748mil) on Top Overlay And Pad R23_C4-1(2785.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2819.685mil,1689.252mil)(2819.685mil,1770.748mil) on Top Overlay And Pad R23_C4-1(2785.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2680.315mil,1689.252mil)(2732.284mil,1689.252mil) on Top Overlay And Pad R23_C4-2(2714.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2680.315mil,1770.748mil)(2732.284mil,1770.748mil) on Top Overlay And Pad R23_C4-2(2714.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2680.315mil,1689.252mil)(2680.315mil,1770.748mil) on Top Overlay And Pad R23_C4-2(2714.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-9(695mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-10(645mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-11(595mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-12(545mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-13(495mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-14(445mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-15(395mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,2037.756mil)(715.866mil,2037.756mil) on Top Overlay And Pad U8-16(345mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-8(695mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-7(645mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-4(495mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-3(445mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-2(395mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.709mil < 10mil) Between Track (324.134mil,1927.52mil)(715.866mil,1927.52mil) on Top Overlay And Pad U8-1(345mil,1880.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.567mil,1983.898mil)(814.567mil,2046.102mil) on Top Overlay And Pad R33-2(844.685mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.567mil,1983.898mil)(859.252mil,1983.898mil) on Top Overlay And Pad R33-2(844.685mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.567mil,2046.102mil)(859.252mil,2046.102mil) on Top Overlay And Pad R33-2(844.685mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.433mil,1983.898mil)(935.433mil,2046.102mil) on Top Overlay And Pad R33-1(905.315mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (890.748mil,1983.898mil)(935.433mil,1983.898mil) on Top Overlay And Pad R33-1(905.315mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (890.748mil,2046.102mil)(935.433mil,2046.102mil) on Top Overlay And Pad R33-1(905.315mil,2015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.567mil,1913.898mil)(814.567mil,1976.102mil) on Top Overlay And Pad R34-2(844.685mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.567mil,1913.898mil)(859.252mil,1913.898mil) on Top Overlay And Pad R34-2(844.685mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.567mil,1976.102mil)(859.252mil,1976.102mil) on Top Overlay And Pad R34-2(844.685mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (935.433mil,1913.898mil)(935.433mil,1976.102mil) on Top Overlay And Pad R34-1(905.315mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (890.748mil,1913.898mil)(935.433mil,1913.898mil) on Top Overlay And Pad R34-1(905.315mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (890.748mil,1976.102mil)(935.433mil,1976.102mil) on Top Overlay And Pad R34-1(905.315mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (234.252mil,1701.063mil)(234.252mil,1737.283mil) on Top Overlay And Pad C30-1(275mil,1719.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (315.748mil,1701.063mil)(315.748mil,1737.284mil) on Top Overlay And Pad C30-1(275mil,1719.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (250mil,1685.315mil)(300mil,1685.315mil) on Top Overlay And Pad C30-1(275mil,1719.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (234.252mil,1772.717mil)(234.252mil,1808.937mil) on Top Overlay And Pad C30-2(275mil,1790.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (315.748mil,1772.716mil)(315.748mil,1808.937mil) on Top Overlay And Pad C30-2(275mil,1790.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (250mil,1824.685mil)(300mil,1824.685mil) on Top Overlay And Pad C30-2(275mil,1790.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (686.063mil,1749.252mil)(722.284mil,1749.252mil) on Top Overlay And Pad C32-1(704.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (686.063mil,1830.748mil)(722.283mil,1830.748mil) on Top Overlay And Pad C32-1(704.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (670.315mil,1765mil)(670.315mil,1815mil) on Top Overlay And Pad C32-1(704.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (809.685mil,1765mil)(809.685mil,1815mil) on Top Overlay And Pad C32-2(775.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (757.716mil,1749.252mil)(793.937mil,1749.252mil) on Top Overlay And Pad C32-2(775.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (757.717mil,1830.748mil)(793.937mil,1830.748mil) on Top Overlay And Pad C32-2(775.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (612.717mil,1749.252mil)(648.937mil,1749.252mil) on Top Overlay And Pad C31-1(630.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (612.716mil,1830.748mil)(648.937mil,1830.748mil) on Top Overlay And Pad C31-1(630.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (664.685mil,1765mil)(664.685mil,1815mil) on Top Overlay And Pad C31-1(630.039mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (541.063mil,1749.252mil)(577.283mil,1749.252mil) on Top Overlay And Pad C31-2(559.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (541.063mil,1830.748mil)(577.284mil,1830.748mil) on Top Overlay And Pad C31-2(559.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (525.315mil,1765mil)(525.315mil,1815mil) on Top Overlay And Pad C31-2(559.961mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (175mil,1921.772mil)(189.685mil,1907.087mil) on Top Overlay And Pad USB1-5(170mil,1934.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-0.315mil,1808.11mil)(189.685mil,1808.11mil) on Top Overlay And Pad USB1-0(64.685mil,1828.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (-40mil,1808.11mil)(19.685mil,1808.11mil) on Top Overlay And Pad USB1-0(64.685mil,1828.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-40mil,1836.772mil)(187.795mil,1836.22mil) on Top Overlay And Pad USB1-0(64.685mil,1828.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-0.315mil,2163.11mil)(189.685mil,2163.11mil) on Top Overlay And Pad USB1-0(64.685mil,2143.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-28.425mil,2135mil)(187.795mil,2135mil) on Top Overlay And Pad USB1-0(64.685mil,2143.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Track (-40mil,2163.11mil)(14.685mil,2163.11mil) on Top Overlay And Pad USB1-0(64.685mil,2143.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (175mil,2046.772mil)(189.685mil,2061.457mil) on Top Overlay And Pad USB1-1(170mil,2036.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,3055.315mil)(674.252mil,3107.284mil) on Top Overlay And Pad R30-1(715mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,3055.315mil)(755.748mil,3107.284mil) on Top Overlay And Pad R30-1(715mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,3055.315mil)(755.748mil,3055.315mil) on Top Overlay And Pad R30-1(715mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,3142.716mil)(674.252mil,3194.685mil) on Top Overlay And Pad R30-2(715mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,3142.716mil)(755.748mil,3194.685mil) on Top Overlay And Pad R30-2(715mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,3194.685mil)(755.748mil,3194.685mil) on Top Overlay And Pad R30-2(715mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2945.118mil)(804.488mil,2945.118mil) on Top Overlay And Pad U7-5(785mil,2992.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2945.118mil)(804.488mil,2945.118mil) on Top Overlay And Pad U7-6(735mil,2992.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2945.118mil)(804.488mil,2945.118mil) on Top Overlay And Pad U7-7(685mil,2992.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2945.118mil)(804.488mil,2945.118mil) on Top Overlay And Pad U7-8(635mil,2992.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2834.882mil)(804.488mil,2834.882mil) on Top Overlay And Pad U7-4(785mil,2787.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2834.882mil)(804.488mil,2834.882mil) on Top Overlay And Pad U7-3(735mil,2787.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2834.882mil)(804.488mil,2834.882mil) on Top Overlay And Pad U7-2(685mil,2787.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (615.512mil,2834.882mil)(804.488mil,2834.882mil) on Top Overlay And Pad U7-1(635mil,2787.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (459.252mil,2790.276mil)(459.252mil,2842.244mil) on Top Overlay And Pad R31-1(500mil,2824.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (540.748mil,2790.276mil)(540.748mil,2842.244mil) on Top Overlay And Pad R31-1(500mil,2824.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (459.252mil,2790.276mil)(540.748mil,2790.276mil) on Top Overlay And Pad R31-1(500mil,2824.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (459.252mil,2877.677mil)(459.252mil,2929.646mil) on Top Overlay And Pad R31-2(500mil,2895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (540.748mil,2877.677mil)(540.748mil,2929.646mil) on Top Overlay And Pad R31-2(500mil,2895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (459.252mil,2929.646mil)(540.748mil,2929.646mil) on Top Overlay And Pad R31-2(500mil,2895mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (764.252mil,3142.716mil)(764.252mil,3194.685mil) on Top Overlay And Pad R32-1(805mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (845.748mil,3142.716mil)(845.748mil,3194.685mil) on Top Overlay And Pad R32-1(805mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (764.252mil,3194.685mil)(845.748mil,3194.685mil) on Top Overlay And Pad R32-1(805mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (764.252mil,3055.315mil)(764.252mil,3107.284mil) on Top Overlay And Pad R32-2(805mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (845.748mil,3055.315mil)(845.748mil,3107.284mil) on Top Overlay And Pad R32-2(805mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (764.252mil,3055.315mil)(845.748mil,3055.315mil) on Top Overlay And Pad R32-2(805mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (584.252mil,3142.716mil)(584.252mil,3178.937mil) on Top Overlay And Pad C29-1(625mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (665.748mil,3142.717mil)(665.748mil,3178.937mil) on Top Overlay And Pad C29-1(625mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (600mil,3194.685mil)(650mil,3194.685mil) on Top Overlay And Pad C29-1(625mil,3160.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (584.252mil,3071.063mil)(584.252mil,3107.284mil) on Top Overlay And Pad C29-2(625mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (665.748mil,3071.063mil)(665.748mil,3107.283mil) on Top Overlay And Pad C29-2(625mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (600mil,3055.315mil)(650mil,3055.315mil) on Top Overlay And Pad C29-2(625mil,3089.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (925.118mil,2300.512mil)(925.118mil,2489.488mil) on Top Overlay And Pad U6-5(972.362mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.999mil < 10mil) Between Track (1019.252mil,2325.315mil)(1019.252mil,2377.284mil) on Top Overlay And Pad U6-5(972.362mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.999mil < 10mil) Between Track (1019.252mil,2325.315mil)(1100.748mil,2325.315mil) on Top Overlay And Pad U6-5(972.362mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (925.118mil,2300.512mil)(925.118mil,2489.488mil) on Top Overlay And Pad U6-6(972.362mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1019.252mil,2325.315mil)(1019.252mil,2377.284mil) on Top Overlay And Pad U6-6(972.362mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (925.118mil,2300.512mil)(925.118mil,2489.488mil) on Top Overlay And Pad U6-7(972.362mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1019.252mil,2412.716mil)(1019.252mil,2464.685mil) on Top Overlay And Pad U6-7(972.362mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (925.118mil,2300.512mil)(925.118mil,2489.488mil) on Top Overlay And Pad U6-8(972.362mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.999mil < 10mil) Between Track (1019.252mil,2412.716mil)(1019.252mil,2464.685mil) on Top Overlay And Pad U6-8(972.362mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.999mil < 10mil) Between Track (1019.252mil,2464.685mil)(1100.748mil,2464.685mil) on Top Overlay And Pad U6-8(972.362mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (814.882mil,2300.512mil)(814.882mil,2489.488mil) on Top Overlay And Pad U6-4(767.638mil,2320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (814.882mil,2300.512mil)(814.882mil,2489.488mil) on Top Overlay And Pad U6-3(767.638mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (814.882mil,2300.512mil)(814.882mil,2489.488mil) on Top Overlay And Pad U6-2(767.638mil,2420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (814.882mil,2300.512mil)(814.882mil,2489.488mil) on Top Overlay And Pad U6-1(767.638mil,2470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.252mil,2325.315mil)(1019.252mil,2377.284mil) on Top Overlay And Pad R28-1(1060mil,2359.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.748mil,2325.315mil)(1100.748mil,2377.284mil) on Top Overlay And Pad R28-1(1060mil,2359.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.252mil,2325.315mil)(1100.748mil,2325.315mil) on Top Overlay And Pad R28-1(1060mil,2359.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.252mil,2412.716mil)(1019.252mil,2464.685mil) on Top Overlay And Pad R28-2(1060mil,2430.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1100.748mil,2412.716mil)(1100.748mil,2464.685mil) on Top Overlay And Pad R28-2(1060mil,2430.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.252mil,2464.685mil)(1100.748mil,2464.685mil) on Top Overlay And Pad R28-2(1060mil,2430.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (810.315mil,2509.252mil)(810.315mil,2590.748mil) on Top Overlay And Pad R29-1(844.961mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (810.315mil,2509.252mil)(862.284mil,2509.252mil) on Top Overlay And Pad R29-1(844.961mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (810.315mil,2590.748mil)(862.284mil,2590.748mil) on Top Overlay And Pad R29-1(844.961mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (949.685mil,2509.252mil)(949.685mil,2590.748mil) on Top Overlay And Pad R29-2(915.039mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (897.716mil,2509.252mil)(949.685mil,2509.252mil) on Top Overlay And Pad R29-2(915.039mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (897.716mil,2590.748mil)(949.685mil,2590.748mil) on Top Overlay And Pad R29-2(915.039mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1290.945mil,697.52mil)(1298.819mil,697.52mil) on Top Overlay And Pad D4-1(1350mil,687.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1401.181mil,697.52mil)(1409.055mil,697.52mil) on Top Overlay And Pad D4-1(1350mil,687.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1290.945mil,512.48mil)(1298.819mil,512.48mil) on Top Overlay And Pad D4-2(1350mil,522.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1401.181mil,512.48mil)(1409.055mil,512.48mil) on Top Overlay And Pad D4-2(1350mil,522.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1290.945mil,575.472mil)(1409.055mil,575.472mil) on Top Overlay And Pad D4-2(1350mil,522.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2174.252mil,1146.063mil)(2174.252mil,1182.283mil) on Top Overlay And Pad C11-1(2215mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2255.748mil,1146.063mil)(2255.748mil,1182.284mil) on Top Overlay And Pad C11-1(2215mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190mil,1130.315mil)(2240mil,1130.315mil) on Top Overlay And Pad C11-1(2215mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2174.252mil,1217.717mil)(2174.252mil,1253.937mil) on Top Overlay And Pad C11-2(2215mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2255.748mil,1217.716mil)(2255.748mil,1253.937mil) on Top Overlay And Pad C11-2(2215mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190mil,1269.685mil)(2240mil,1269.685mil) on Top Overlay And Pad C11-2(2215mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1739.252mil,2542.716mil)(1739.252mil,2578.937mil) on Top Overlay And Pad C10-1(1780mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1820.748mil,2542.717mil)(1820.748mil,2578.937mil) on Top Overlay And Pad C10-1(1780mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1755mil,2594.685mil)(1805mil,2594.685mil) on Top Overlay And Pad C10-1(1780mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1739.252mil,2471.063mil)(1739.252mil,2507.284mil) on Top Overlay And Pad C10-2(1780mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1820.748mil,2471.063mil)(1820.748mil,2507.283mil) on Top Overlay And Pad C10-2(1780mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1755mil,2455.315mil)(1805mil,2455.315mil) on Top Overlay And Pad C10-2(1780mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2559.685mil,1705mil)(2559.685mil,1755mil) on Top Overlay And Pad C13-1(2525.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2507.717mil,1689.252mil)(2543.937mil,1689.252mil) on Top Overlay And Pad C13-1(2525.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2507.716mil,1770.748mil)(2543.937mil,1770.748mil) on Top Overlay And Pad C13-1(2525.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2420.315mil,1705mil)(2420.315mil,1755mil) on Top Overlay And Pad C13-2(2454.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2436.063mil,1689.252mil)(2472.283mil,1689.252mil) on Top Overlay And Pad C13-2(2454.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2436.063mil,1770.748mil)(2472.284mil,1770.748mil) on Top Overlay And Pad C13-2(2454.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1989.252mil,1146.063mil)(1989.252mil,1182.283mil) on Top Overlay And Pad C12-1(2030mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2070.748mil,1146.063mil)(2070.748mil,1182.284mil) on Top Overlay And Pad C12-1(2030mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2005mil,1130.315mil)(2055mil,1130.315mil) on Top Overlay And Pad C12-1(2030mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1989.252mil,1217.717mil)(1989.252mil,1253.937mil) on Top Overlay And Pad C12-2(2030mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2070.748mil,1217.716mil)(2070.748mil,1253.937mil) on Top Overlay And Pad C12-2(2030mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2005mil,1269.685mil)(2055mil,1269.685mil) on Top Overlay And Pad C12-2(2030mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1438.78mil,205mil)(1911.22mil,205mil) on Top Overlay And Pad L1-1(1675mil,248.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1438.78mil,681.221mil)(1911.22mil,681.221mil) on Top Overlay And Pad L1-2(1675mil,641.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1271.063mil,384.252mil)(1307.284mil,384.252mil) on Top Overlay And Pad C15-1(1289.961mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1271.063mil,465.748mil)(1307.283mil,465.748mil) on Top Overlay And Pad C15-1(1289.961mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1255.315mil,400mil)(1255.315mil,450mil) on Top Overlay And Pad C15-1(1289.961mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1342.716mil,384.252mil)(1378.937mil,384.252mil) on Top Overlay And Pad C15-2(1360.039mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1342.717mil,465.748mil)(1378.937mil,465.748mil) on Top Overlay And Pad C15-2(1360.039mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1394.685mil,400mil)(1394.685mil,450mil) on Top Overlay And Pad C15-2(1360.039mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2559.685mil,1920mil)(2559.685mil,1970mil) on Top Overlay And Pad C18-1(2525.039mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2507.717mil,1904.252mil)(2543.937mil,1904.252mil) on Top Overlay And Pad C18-1(2525.039mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2507.716mil,1985.748mil)(2543.937mil,1985.748mil) on Top Overlay And Pad C18-1(2525.039mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2420.315mil,1920mil)(2420.315mil,1970mil) on Top Overlay And Pad C18-2(2454.961mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2436.063mil,1904.252mil)(2472.283mil,1904.252mil) on Top Overlay And Pad C18-2(2454.961mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2436.063mil,1985.748mil)(2472.284mil,1985.748mil) on Top Overlay And Pad C18-2(2454.961mil,1945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2559.685mil,2175mil)(2559.685mil,2225mil) on Top Overlay And Pad C17-1(2525.039mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2507.717mil,2159.252mil)(2543.937mil,2159.252mil) on Top Overlay And Pad C17-1(2525.039mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2507.716mil,2240.748mil)(2543.937mil,2240.748mil) on Top Overlay And Pad C17-1(2525.039mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2420.315mil,2175mil)(2420.315mil,2225mil) on Top Overlay And Pad C17-2(2454.961mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2436.063mil,2159.252mil)(2472.283mil,2159.252mil) on Top Overlay And Pad C17-2(2454.961mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2436.063mil,2240.748mil)(2472.284mil,2240.748mil) on Top Overlay And Pad C17-2(2454.961mil,2200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1935.315mil,935mil)(1935.315mil,985mil) on Top Overlay And Pad C19-1(1969.961mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1951.063mil,919.252mil)(1987.284mil,919.252mil) on Top Overlay And Pad C19-1(1969.961mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1951.063mil,1000.748mil)(1987.283mil,1000.748mil) on Top Overlay And Pad C19-1(1969.961mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2074.685mil,935mil)(2074.685mil,985mil) on Top Overlay And Pad C19-2(2040.039mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2022.716mil,919.252mil)(2058.937mil,919.252mil) on Top Overlay And Pad C19-2(2040.039mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2022.717mil,1000.748mil)(2058.937mil,1000.748mil) on Top Overlay And Pad C19-2(2040.039mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,2085mil)(1125.315mil,2135mil) on Top Overlay And Pad C21-1(1159.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1141.063mil,2069.252mil)(1177.284mil,2069.252mil) on Top Overlay And Pad C21-1(1159.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1141.063mil,2150.748mil)(1177.283mil,2150.748mil) on Top Overlay And Pad C21-1(1159.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.685mil,2085mil)(1264.685mil,2135mil) on Top Overlay And Pad C21-2(1230.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1212.716mil,2069.252mil)(1248.937mil,2069.252mil) on Top Overlay And Pad C21-2(1230.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1212.717mil,2150.748mil)(1248.937mil,2150.748mil) on Top Overlay And Pad C21-2(1230.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1955mil)(1125.315mil,2005mil) on Top Overlay And Pad C20-1(1159.961mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1141.063mil,1939.252mil)(1177.284mil,1939.252mil) on Top Overlay And Pad C20-1(1159.961mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1141.063mil,2020.748mil)(1177.283mil,2020.748mil) on Top Overlay And Pad C20-1(1159.961mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.685mil,1955mil)(1264.685mil,2005mil) on Top Overlay And Pad C20-2(1230.039mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1212.716mil,1939.252mil)(1248.937mil,1939.252mil) on Top Overlay And Pad C20-2(1230.039mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1212.717mil,2020.748mil)(1248.937mil,2020.748mil) on Top Overlay And Pad C20-2(1230.039mil,1980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1784.252mil,1146.063mil)(1784.252mil,1182.283mil) on Top Overlay And Pad C23-1(1825mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1865.748mil,1146.063mil)(1865.748mil,1182.284mil) on Top Overlay And Pad C23-1(1825mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1800mil,1130.315mil)(1850mil,1130.315mil) on Top Overlay And Pad C23-1(1825mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1784.252mil,1217.717mil)(1784.252mil,1253.937mil) on Top Overlay And Pad C23-2(1825mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1865.748mil,1217.716mil)(1865.748mil,1253.937mil) on Top Overlay And Pad C23-2(1825mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1800mil,1269.685mil)(1850mil,1269.685mil) on Top Overlay And Pad C23-2(1825mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505mil,2594.685mil)(1555mil,2594.685mil) on Top Overlay And Pad C22-1(1530mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1489.252mil,2542.716mil)(1489.252mil,2578.937mil) on Top Overlay And Pad C22-1(1530mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1570.748mil,2542.717mil)(1570.748mil,2578.937mil) on Top Overlay And Pad C22-1(1530mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505mil,2455.315mil)(1555mil,2455.315mil) on Top Overlay And Pad C22-2(1530mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1489.252mil,2471.063mil)(1489.252mil,2507.284mil) on Top Overlay And Pad C22-2(1530mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1570.748mil,2471.063mil)(1570.748mil,2507.283mil) on Top Overlay And Pad C22-2(1530mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1524.252mil,1146.063mil)(1524.252mil,1182.283mil) on Top Overlay And Pad C24-1(1565mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1605.748mil,1146.063mil)(1605.748mil,1182.284mil) on Top Overlay And Pad C24-1(1565mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1540mil,1130.315mil)(1590mil,1130.315mil) on Top Overlay And Pad C24-1(1565mil,1164.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1524.252mil,1217.717mil)(1524.252mil,1253.937mil) on Top Overlay And Pad C24-2(1565mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1605.748mil,1217.716mil)(1605.748mil,1253.937mil) on Top Overlay And Pad C24-2(1565mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1540mil,1269.685mil)(1590mil,1269.685mil) on Top Overlay And Pad C24-2(1565mil,1235.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (730.945mil,187.48mil)(738.819mil,187.48mil) on Top Overlay And Pad D5-1(790mil,197.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (841.181mil,187.48mil)(849.055mil,187.48mil) on Top Overlay And Pad D5-1(790mil,197.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (730.945mil,372.52mil)(738.819mil,372.52mil) on Top Overlay And Pad D5-2(790mil,362.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (730.945mil,309.528mil)(849.055mil,309.528mil) on Top Overlay And Pad D5-2(790mil,362.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (841.181mil,372.52mil)(849.055mil,372.52mil) on Top Overlay And Pad D5-2(790mil,362.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2225mil,500.315mil)(2275mil,500.315mil) on Top Overlay And Pad C26-1(2250mil,534.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2209.252mil,516.063mil)(2209.252mil,552.283mil) on Top Overlay And Pad C26-1(2250mil,534.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2290.748mil,516.063mil)(2290.748mil,552.284mil) on Top Overlay And Pad C26-1(2250mil,534.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2225mil,639.685mil)(2275mil,639.685mil) on Top Overlay And Pad C26-2(2250mil,605.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2209.252mil,587.717mil)(2209.252mil,623.937mil) on Top Overlay And Pad C26-2(2250mil,605.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2290.748mil,587.716mil)(2290.748mil,623.937mil) on Top Overlay And Pad C26-2(2250mil,605.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2182.52mil,105.945mil)(2182.52mil,113.819mil) on Top Overlay And Pad D8-1(2172.677mil,165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (2182.52mil,216.181mil)(2182.52mil,224.055mil) on Top Overlay And Pad D8-1(2172.677mil,165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1997.48mil,105.945mil)(1997.48mil,113.819mil) on Top Overlay And Pad D8-2(2007.323mil,165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1997.48mil,216.181mil)(1997.48mil,224.055mil) on Top Overlay And Pad D8-2(2007.323mil,165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2060.472mil,105.945mil)(2060.472mil,224.055mil) on Top Overlay And Pad D8-2(2007.323mil,165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2139.252mil,483.622mil)(2170.748mil,483.622mil) on Top Overlay And Pad D7-1(2201.457mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2139.252mil,436.378mil)(2170.748mil,436.378mil) on Top Overlay And Pad D7-1(2201.457mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (2170.748mil,436.378mil)(2170.748mil,483.622mil) on Top Overlay And Pad D7-1(2201.457mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2139.252mil,483.622mil)(2170.748mil,483.622mil) on Top Overlay And Pad D7-2(2108.543mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2139.252mil,436.378mil)(2170.748mil,436.378mil) on Top Overlay And Pad D7-2(2108.543mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (2139.252mil,436.378mil)(2139.252mil,483.622mil) on Top Overlay And Pad D7-2(2108.543mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (2009.252mil,721.378mil)(2009.252mil,768.622mil) on Top Overlay And Pad D6-1(1978.543mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2009.252mil,721.378mil)(2040.748mil,721.378mil) on Top Overlay And Pad D6-1(1978.543mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2009.252mil,768.622mil)(2040.748mil,768.622mil) on Top Overlay And Pad D6-1(1978.543mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2009.252mil,721.378mil)(2040.748mil,721.378mil) on Top Overlay And Pad D6-2(2071.457mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (2009.252mil,768.622mil)(2040.748mil,768.622mil) on Top Overlay And Pad D6-2(2071.457mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (2040.748mil,721.378mil)(2040.748mil,768.622mil) on Top Overlay And Pad D6-2(2071.457mil,745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1963.189mil,256.26mil)(2120.669mil,256.26mil) on Top Overlay And Pad L2-1(1975mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1963.189mil,413.74mil)(2120.669mil,413.74mil) on Top Overlay And Pad L2-1(1975mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1963.189mil,256.26mil)(1963.189mil,413.74mil) on Top Overlay And Pad L2-1(1975mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1963.189mil,256.26mil)(2120.669mil,256.26mil) on Top Overlay And Pad L2-2(2108.858mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (1963.189mil,413.74mil)(2120.669mil,413.74mil) on Top Overlay And Pad L2-2(2108.858mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2120.669mil,256.26mil)(2120.669mil,413.74mil) on Top Overlay And Pad L2-2(2108.858mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1944.567mil,444.646mil)(1944.567mil,475.354mil) on Top Overlay And Pad C27-2(1974.685mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1960.315mil,428.898mil)(1989.252mil,428.898mil) on Top Overlay And Pad C27-2(1974.685mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1960.315mil,491.103mil)(1989.252mil,491.103mil) on Top Overlay And Pad C27-2(1974.685mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2065.433mil,444.646mil)(2065.433mil,475.354mil) on Top Overlay And Pad C27-1(2035.315mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2020.748mil,428.898mil)(2049.685mil,428.898mil) on Top Overlay And Pad C27-1(2035.315mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2020.748mil,491.102mil)(2049.685mil,491.102mil) on Top Overlay And Pad C27-1(2035.315mil,460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2010.315mil,509.882mil)(2010.315mil,620.118mil) on Top Overlay And Pad U4-6(1974.882mil,527.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2010.315mil,509.882mil)(2010.315mil,620.118mil) on Top Overlay And Pad U4-5(1974.882mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2010.315mil,509.882mil)(2010.315mil,620.118mil) on Top Overlay And Pad U4-4(1974.882mil,602.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2049.685mil,509.882mil)(2049.685mil,620.118mil) on Top Overlay And Pad U4-3(2085.118mil,602.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2049.685mil,509.882mil)(2049.685mil,620.118mil) on Top Overlay And Pad U4-2(2085.118mil,565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2049.685mil,509.882mil)(2049.685mil,620.118mil) on Top Overlay And Pad U4-1(2085.118mil,527.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.685mil,795mil)(2084.685mil,845mil) on Top Overlay And Pad C28-1(2050.039mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2032.717mil,779.252mil)(2068.937mil,779.252mil) on Top Overlay And Pad C28-1(2050.039mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2032.716mil,860.748mil)(2068.937mil,860.748mil) on Top Overlay And Pad C28-1(2050.039mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1945.315mil,795mil)(1945.315mil,845mil) on Top Overlay And Pad C28-2(1979.961mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1961.063mil,779.252mil)(1997.283mil,779.252mil) on Top Overlay And Pad C28-2(1979.961mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1961.063mil,860.748mil)(1997.284mil,860.748mil) on Top Overlay And Pad C28-2(1979.961mil,820mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1949.567mil,648.898mil)(1949.567mil,711.102mil) on Top Overlay And Pad R12-2(1979.685mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1949.567mil,648.898mil)(1994.252mil,648.898mil) on Top Overlay And Pad R12-2(1979.685mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1949.567mil,711.102mil)(1994.252mil,711.102mil) on Top Overlay And Pad R12-2(1979.685mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2070.433mil,648.898mil)(2070.433mil,711.102mil) on Top Overlay And Pad R12-1(2040.315mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2025.748mil,648.898mil)(2070.433mil,648.898mil) on Top Overlay And Pad R12-1(2040.315mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2025.748mil,711.102mil)(2070.433mil,711.102mil) on Top Overlay And Pad R12-1(2040.315mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2128.898mil,504.567mil)(2191.102mil,504.567mil) on Top Overlay And Pad R14-2(2160mil,534.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2191.102mil,504.567mil)(2191.102mil,549.252mil) on Top Overlay And Pad R14-2(2160mil,534.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2128.898mil,504.567mil)(2128.898mil,549.252mil) on Top Overlay And Pad R14-2(2160mil,534.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2128.898mil,625.433mil)(2191.102mil,625.433mil) on Top Overlay And Pad R14-1(2160mil,595.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2191.102mil,580.748mil)(2191.102mil,625.433mil) on Top Overlay And Pad R14-1(2160mil,595.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2128.898mil,580.748mil)(2128.898mil,625.433mil) on Top Overlay And Pad R14-1(2160mil,595.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2280.433mil,648.898mil)(2280.433mil,711.102mil) on Top Overlay And Pad R13-2(2250.315mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2235.748mil,648.898mil)(2280.433mil,648.898mil) on Top Overlay And Pad R13-2(2250.315mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2235.748mil,711.102mil)(2280.433mil,711.102mil) on Top Overlay And Pad R13-2(2250.315mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2159.567mil,648.898mil)(2159.567mil,711.102mil) on Top Overlay And Pad R13-1(2189.685mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2159.567mil,648.898mil)(2204.252mil,648.898mil) on Top Overlay And Pad R13-1(2189.685mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2159.567mil,711.102mil)(2204.252mil,711.102mil) on Top Overlay And Pad R13-1(2189.685mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.748mil,33.898mil)(2176.181mil,33.898mil) on Top Overlay And Pad LED3-K(2155.315mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.748mil,96.102mil)(2176.181mil,96.102mil) on Top Overlay And Pad LED3-K(2155.315mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2176.181mil,96.102mil)(2184.055mil,88.504mil) on Top Overlay And Pad LED3-K(2155.315mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2184.055mil,41.496mil)(2184.055mil,88.504mil) on Top Overlay And Pad LED3-K(2155.315mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2176.181mil,33.898mil)(2184.055mil,41.496mil) on Top Overlay And Pad LED3-K(2155.315mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2064.567mil,33.898mil)(2109.252mil,33.898mil) on Top Overlay And Pad LED3-A(2094.685mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2064.567mil,96.102mil)(2109.252mil,96.102mil) on Top Overlay And Pad LED3-A(2094.685mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2064.567mil,33.898mil)(2064.567mil,96.102mil) on Top Overlay And Pad LED3-A(2094.685mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1746.181mil,91.102mil)(1754.055mil,83.504mil) on Top Overlay And Pad LED2-K(1725.315mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1754.055mil,36.496mil)(1754.055mil,83.504mil) on Top Overlay And Pad LED2-K(1725.315mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1746.181mil,28.898mil)(1754.055mil,36.496mil) on Top Overlay And Pad LED2-K(1725.315mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1710.748mil,28.898mil)(1746.181mil,28.898mil) on Top Overlay And Pad LED2-K(1725.315mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1710.748mil,91.102mil)(1746.181mil,91.102mil) on Top Overlay And Pad LED2-K(1725.315mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1634.567mil,28.898mil)(1634.567mil,91.102mil) on Top Overlay And Pad LED2-A(1664.685mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1634.567mil,28.898mil)(1679.252mil,28.898mil) on Top Overlay And Pad LED2-A(1664.685mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1634.567mil,91.102mil)(1679.252mil,91.102mil) on Top Overlay And Pad LED2-A(1664.685mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1340.787mil,28.898mil)(1376.22mil,28.898mil) on Top Overlay And Pad LED1-K(1355.354mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1340.787mil,91.102mil)(1376.22mil,91.102mil) on Top Overlay And Pad LED1-K(1355.354mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1376.22mil,91.102mil)(1384.094mil,83.504mil) on Top Overlay And Pad LED1-K(1355.354mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1384.094mil,36.496mil)(1384.094mil,83.504mil) on Top Overlay And Pad LED1-K(1355.354mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (1376.22mil,28.898mil)(1384.094mil,36.496mil) on Top Overlay And Pad LED1-K(1355.354mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.606mil,28.898mil)(1309.291mil,28.898mil) on Top Overlay And Pad LED1-A(1294.724mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.606mil,91.102mil)(1309.291mil,91.102mil) on Top Overlay And Pad LED1-A(1294.724mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.606mil,28.898mil)(1264.606mil,91.102mil) on Top Overlay And Pad LED1-A(1294.724mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2328.386mil,257.677mil)(2328.386mil,342.323mil) on Top Overlay And Pad D9-2(2358.898mil,300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2219.134mil,257.677mil)(2360.866mil,257.677mil) on Top Overlay And Pad D9-2(2358.898mil,300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2219.134mil,342.323mil)(2360.866mil,342.323mil) on Top Overlay And Pad D9-2(2358.898mil,300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2219.134mil,257.677mil)(2360.866mil,257.677mil) on Top Overlay And Pad D9-1(2221.102mil,300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (2219.134mil,342.323mil)(2360.866mil,342.323mil) on Top Overlay And Pad D9-1(2221.102mil,300mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2329.685mil,24.252mil)(2329.685mil,105.748mil) on Top Overlay And Pad R17-1(2295.039mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2277.716mil,24.252mil)(2329.685mil,24.252mil) on Top Overlay And Pad R17-1(2295.039mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2277.716mil,105.748mil)(2329.685mil,105.748mil) on Top Overlay And Pad R17-1(2295.039mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.315mil,24.252mil)(2190.315mil,105.748mil) on Top Overlay And Pad R17-2(2224.961mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2190.945mil,41.378mil) (2202.756mil,88.622mil) on Top Overlay And Pad R17-2(2224.961mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.315mil,24.252mil)(2242.284mil,24.252mil) on Top Overlay And Pad R17-2(2224.961mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.315mil,105.748mil)(2242.284mil,105.748mil) on Top Overlay And Pad R17-2(2224.961mil,65mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1899.685mil,19.252mil)(1899.685mil,100.748mil) on Top Overlay And Pad R16-1(1865.039mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1847.716mil,19.252mil)(1899.685mil,19.252mil) on Top Overlay And Pad R16-1(1865.039mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1847.716mil,100.748mil)(1899.685mil,100.748mil) on Top Overlay And Pad R16-1(1865.039mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1760.315mil,19.252mil)(1760.315mil,100.748mil) on Top Overlay And Pad R16-2(1794.961mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (1760.945mil,36.378mil) (1772.756mil,83.622mil) on Top Overlay And Pad R16-2(1794.961mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1760.315mil,19.252mil)(1812.284mil,19.252mil) on Top Overlay And Pad R16-2(1794.961mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1760.315mil,100.748mil)(1812.284mil,100.748mil) on Top Overlay And Pad R16-2(1794.961mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1529.724mil,19.252mil)(1529.724mil,100.748mil) on Top Overlay And Pad R15-1(1495.079mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1477.756mil,19.252mil)(1529.724mil,19.252mil) on Top Overlay And Pad R15-1(1495.079mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1477.756mil,100.748mil)(1529.724mil,100.748mil) on Top Overlay And Pad R15-1(1495.079mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1390.354mil,19.252mil)(1390.354mil,100.748mil) on Top Overlay And Pad R15-2(1425mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1390.354mil,19.252mil)(1442.323mil,19.252mil) on Top Overlay And Pad R15-2(1425mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1390.354mil,100.748mil)(1442.323mil,100.748mil) on Top Overlay And Pad R15-2(1425mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (1390.984mil,36.378mil) (1402.795mil,83.622mil) on Top Overlay And Pad R15-2(1425mil,60mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.252mil,1306.063mil)(774.252mil,1342.283mil) on Top Overlay And Pad C6-1(815mil,1324.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (855.748mil,1306.063mil)(855.748mil,1342.284mil) on Top Overlay And Pad C6-1(815mil,1324.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (790mil,1290.315mil)(840mil,1290.315mil) on Top Overlay And Pad C6-1(815mil,1324.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.252mil,1377.717mil)(774.252mil,1413.937mil) on Top Overlay And Pad C6-2(815mil,1395.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (855.748mil,1377.716mil)(855.748mil,1413.937mil) on Top Overlay And Pad C6-2(815mil,1395.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (790mil,1429.685mil)(840mil,1429.685mil) on Top Overlay And Pad C6-2(815mil,1395.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.252mil,1227.716mil)(774.252mil,1279.685mil) on Top Overlay And Pad R10-1(815mil,1245.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (855.748mil,1227.716mil)(855.748mil,1279.685mil) on Top Overlay And Pad R10-1(815mil,1245.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.252mil,1279.685mil)(855.748mil,1279.685mil) on Top Overlay And Pad R10-1(815mil,1245.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.252mil,1140.315mil)(774.252mil,1192.284mil) on Top Overlay And Pad R10-2(815mil,1174.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (855.748mil,1140.315mil)(855.748mil,1192.284mil) on Top Overlay And Pad R10-2(815mil,1174.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (774.252mil,1140.315mil)(855.748mil,1140.315mil) on Top Overlay And Pad R10-2(815mil,1174.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.685mil,1324.252mil)(1264.685mil,1405.748mil) on Top Overlay And Pad FB1-2(1230.039mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1324.252mil)(1264.685mil,1324.252mil) on Top Overlay And Pad FB1-2(1230.039mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1405.748mil)(1264.685mil,1405.748mil) on Top Overlay And Pad FB1-2(1230.039mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1324.252mil)(1125.315mil,1405.748mil) on Top Overlay And Pad FB1-1(1159.961mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1324.252mil)(1264.685mil,1324.252mil) on Top Overlay And Pad FB1-1(1159.961mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1405.748mil)(1264.685mil,1405.748mil) on Top Overlay And Pad FB1-1(1159.961mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1264.685mil,1439.252mil)(1264.685mil,1520.748mil) on Top Overlay And Pad FB2-2(1230.039mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1439.252mil)(1264.685mil,1439.252mil) on Top Overlay And Pad FB2-2(1230.039mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1520.748mil)(1264.685mil,1520.748mil) on Top Overlay And Pad FB2-2(1230.039mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1439.252mil)(1125.315mil,1520.748mil) on Top Overlay And Pad FB2-1(1159.961mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1439.252mil)(1264.685mil,1439.252mil) on Top Overlay And Pad FB2-1(1159.961mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1125.315mil,1520.748mil)(1264.685mil,1520.748mil) on Top Overlay And Pad FB2-1(1159.961mil,1480mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1604.252mil,2455.315mil)(1604.252mil,2507.284mil) on Top Overlay And Pad R11-1(1645mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.748mil,2455.315mil)(1685.748mil,2507.284mil) on Top Overlay And Pad R11-1(1645mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1604.252mil,2455.315mil)(1685.748mil,2455.315mil) on Top Overlay And Pad R11-1(1645mil,2489.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1604.252mil,2542.716mil)(1604.252mil,2594.685mil) on Top Overlay And Pad R11-2(1645mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.748mil,2542.716mil)(1685.748mil,2594.685mil) on Top Overlay And Pad R11-2(1645mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1604.252mil,2594.685mil)(1685.748mil,2594.685mil) on Top Overlay And Pad R11-2(1645mil,2560.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1184.252mil,1771.063mil)(1184.252mil,1807.283mil) on Top Overlay And Pad C7-1(1225mil,1789.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1265.748mil,1771.063mil)(1265.748mil,1807.284mil) on Top Overlay And Pad C7-1(1225mil,1789.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1200mil,1755.315mil)(1250mil,1755.315mil) on Top Overlay And Pad C7-1(1225mil,1789.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1184.252mil,1842.717mil)(1184.252mil,1878.937mil) on Top Overlay And Pad C7-2(1225mil,1860.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1265.748mil,1842.716mil)(1265.748mil,1878.937mil) on Top Overlay And Pad C7-2(1225mil,1860.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1200mil,1894.685mil)(1250mil,1894.685mil) on Top Overlay And Pad C7-2(1225mil,1860.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (1142.559mil,1609.094mil)(1177.992mil,1609.094mil) on Top Overlay And Pad Y1-2(1115mil,1659.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (1052.008mil,1609.094mil)(1087.441mil,1609.094mil) on Top Overlay And Pad Y1-2(1115mil,1659.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (1142.559mil,1870.906mil)(1177.992mil,1870.906mil) on Top Overlay And Pad Y1-1(1115mil,1820.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (1052.008mil,1870.906mil)(1087.441mil,1870.906mil) on Top Overlay And Pad Y1-1(1115mil,1820.709mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1184.252mil,1692.716mil)(1184.252mil,1728.937mil) on Top Overlay And Pad C8-1(1225mil,1710.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1265.748mil,1692.717mil)(1265.748mil,1728.937mil) on Top Overlay And Pad C8-1(1225mil,1710.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1200mil,1744.685mil)(1250mil,1744.685mil) on Top Overlay And Pad C8-1(1225mil,1710.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1184.252mil,1621.063mil)(1184.252mil,1657.284mil) on Top Overlay And Pad C8-2(1225mil,1639.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1265.748mil,1621.063mil)(1265.748mil,1657.283mil) on Top Overlay And Pad C8-2(1225mil,1639.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1200mil,1605.315mil)(1250mil,1605.315mil) on Top Overlay And Pad C8-2(1225mil,1639.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (709.252mil,3420.315mil)(709.252mil,3472.284mil) on Top Overlay And Pad R4-1(750mil,3454.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (790.748mil,3420.315mil)(790.748mil,3472.284mil) on Top Overlay And Pad R4-1(750mil,3454.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (709.252mil,3420.315mil)(790.748mil,3420.315mil) on Top Overlay And Pad R4-1(750mil,3454.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (709.252mil,3507.716mil)(709.252mil,3559.685mil) on Top Overlay And Pad R4-2(750mil,3525.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (790.748mil,3507.716mil)(790.748mil,3559.685mil) on Top Overlay And Pad R4-2(750mil,3525.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (709.252mil,3559.685mil)(790.748mil,3559.685mil) on Top Overlay And Pad R4-2(750mil,3525.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (725.315mil,3329.252mil)(725.315mil,3410.748mil) on Top Overlay And Pad R5-1(759.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (725.315mil,3329.252mil)(777.284mil,3329.252mil) on Top Overlay And Pad R5-1(759.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (725.315mil,3410.748mil)(777.284mil,3410.748mil) on Top Overlay And Pad R5-1(759.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (864.685mil,3329.252mil)(864.685mil,3410.748mil) on Top Overlay And Pad R5-2(830.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (812.716mil,3329.252mil)(864.685mil,3329.252mil) on Top Overlay And Pad R5-2(830.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (812.716mil,3410.748mil)(864.685mil,3410.748mil) on Top Overlay And Pad R5-2(830.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (660.433mil,3473.189mil)(660.433mil,3496.811mil) on Top Overlay And Pad Q1-2(674.213mil,3522.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (709.252mil,3507.716mil)(709.252mil,3559.685mil) on Top Overlay And Pad Q1-2(674.213mil,3522.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (709.252mil,3420.315mil)(709.252mil,3472.284mil) on Top Overlay And Pad Q1-1(674.213mil,3447.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (660.433mil,3473.189mil)(660.433mil,3496.811mil) on Top Overlay And Pad Q1-1(674.213mil,3447.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (880.315mil,3329.252mil)(880.315mil,3410.748mil) on Top Overlay And Pad R6-1(914.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (880.315mil,3329.252mil)(932.284mil,3329.252mil) on Top Overlay And Pad R6-1(914.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (880.315mil,3410.748mil)(932.284mil,3410.748mil) on Top Overlay And Pad R6-1(914.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.685mil,3329.252mil)(1019.685mil,3410.748mil) on Top Overlay And Pad R6-2(985.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (967.716mil,3329.252mil)(1019.685mil,3329.252mil) on Top Overlay And Pad R6-2(985.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (967.716mil,3410.748mil)(1019.685mil,3410.748mil) on Top Overlay And Pad R6-2(985.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (790.748mil,3420.315mil)(790.748mil,3472.284mil) on Top Overlay And Pad Q2-3(815.787mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.01mil < 10mil) Between Track (790.748mil,3507.716mil)(790.748mil,3559.685mil) on Top Overlay And Pad Q2-3(815.787mil,3485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (949.252mil,3502.716mil)(949.252mil,3554.685mil) on Top Overlay And Pad Q2-2(914.213mil,3522.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (900.433mil,3473.189mil)(900.433mil,3496.811mil) on Top Overlay And Pad Q2-2(914.213mil,3522.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (949.252mil,3415.315mil)(949.252mil,3467.284mil) on Top Overlay And Pad Q2-1(914.213mil,3447.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (900.433mil,3473.189mil)(900.433mil,3496.811mil) on Top Overlay And Pad Q2-1(914.213mil,3447.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (560.315mil,3329.252mil)(560.315mil,3410.748mil) on Top Overlay And Pad R7-1(594.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (560.315mil,3329.252mil)(612.284mil,3329.252mil) on Top Overlay And Pad R7-1(594.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (560.315mil,3410.748mil)(612.284mil,3410.748mil) on Top Overlay And Pad R7-1(594.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (699.685mil,3329.252mil)(699.685mil,3410.748mil) on Top Overlay And Pad R7-2(665.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (647.716mil,3329.252mil)(699.685mil,3329.252mil) on Top Overlay And Pad R7-2(665.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (647.716mil,3410.748mil)(699.685mil,3410.748mil) on Top Overlay And Pad R7-2(665.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (549.685mil,3329.252mil)(549.685mil,3410.748mil) on Top Overlay And Pad R9-1(515.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (497.716mil,3329.252mil)(549.685mil,3329.252mil) on Top Overlay And Pad R9-1(515.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (497.716mil,3410.748mil)(549.685mil,3410.748mil) on Top Overlay And Pad R9-1(515.039mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (410.315mil,3329.252mil)(410.315mil,3410.748mil) on Top Overlay And Pad R9-2(444.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (410.315mil,3329.252mil)(462.284mil,3329.252mil) on Top Overlay And Pad R9-2(444.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (410.315mil,3410.748mil)(462.284mil,3410.748mil) on Top Overlay And Pad R9-2(444.961mil,3370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (949.252mil,3502.716mil)(949.252mil,3554.685mil) on Top Overlay And Pad R8-1(990mil,3520.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1030.748mil,3502.716mil)(1030.748mil,3554.685mil) on Top Overlay And Pad R8-1(990mil,3520.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (949.252mil,3554.685mil)(1030.748mil,3554.685mil) on Top Overlay And Pad R8-1(990mil,3520.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (949.252mil,3415.315mil)(949.252mil,3467.284mil) on Top Overlay And Pad R8-2(990mil,3449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1030.748mil,3415.315mil)(1030.748mil,3467.284mil) on Top Overlay And Pad R8-2(990mil,3449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (949.252mil,3415.315mil)(1030.748mil,3415.315mil) on Top Overlay And Pad R8-2(990mil,3449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3894.252mil,1310.315mil)(3894.252mil,1362.284mil) on Top Overlay And Pad R3-1(3935mil,1344.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3975.748mil,1310.315mil)(3975.748mil,1362.284mil) on Top Overlay And Pad R3-1(3935mil,1344.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3894.252mil,1310.315mil)(3975.748mil,1310.315mil) on Top Overlay And Pad R3-1(3935mil,1344.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3894.252mil,1397.716mil)(3894.252mil,1449.685mil) on Top Overlay And Pad R3-2(3935mil,1415.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3975.748mil,1397.716mil)(3975.748mil,1449.685mil) on Top Overlay And Pad R3-2(3935mil,1415.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3894.252mil,1449.685mil)(3975.748mil,1449.685mil) on Top Overlay And Pad R3-2(3935mil,1415.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (604.685mil,1364.252mil)(604.685mil,1445.748mil) on Top Overlay And Pad R35-1(570.039mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (552.716mil,1364.252mil)(604.685mil,1364.252mil) on Top Overlay And Pad R35-1(570.039mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (552.716mil,1445.748mil)(604.685mil,1445.748mil) on Top Overlay And Pad R35-1(570.039mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (465.315mil,1364.252mil)(465.315mil,1445.748mil) on Top Overlay And Pad R35-2(499.961mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (465.315mil,1364.252mil)(517.284mil,1364.252mil) on Top Overlay And Pad R35-2(499.961mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (465.315mil,1445.748mil)(517.284mil,1445.748mil) on Top Overlay And Pad R35-2(499.961mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (604.685mil,1274.252mil)(604.685mil,1355.748mil) on Top Overlay And Pad R36-1(570.039mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (552.716mil,1274.252mil)(604.685mil,1274.252mil) on Top Overlay And Pad R36-1(570.039mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (552.716mil,1355.748mil)(604.685mil,1355.748mil) on Top Overlay And Pad R36-1(570.039mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (465.315mil,1274.252mil)(465.315mil,1355.748mil) on Top Overlay And Pad R36-2(499.961mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (465.315mil,1274.252mil)(517.284mil,1274.252mil) on Top Overlay And Pad R36-2(499.961mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (465.315mil,1355.748mil)(517.284mil,1355.748mil) on Top Overlay And Pad R36-2(499.961mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1007.52mil,3580.945mil)(1007.52mil,3588.819mil) on Top Overlay And Pad D1-1(997.677mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1007.52mil,3691.181mil)(1007.52mil,3699.055mil) on Top Overlay And Pad D1-1(997.677mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (822.48mil,3580.945mil)(822.48mil,3588.819mil) on Top Overlay And Pad D1-2(832.323mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (822.48mil,3691.181mil)(822.48mil,3699.055mil) on Top Overlay And Pad D1-2(832.323mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (885.472mil,3580.945mil)(885.472mil,3699.055mil) on Top Overlay And Pad D1-2(832.323mil,3640mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (690mil,3734.685mil)(740mil,3734.685mil) on Top Overlay And Pad C1-1(715mil,3700.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,3682.716mil)(674.252mil,3718.937mil) on Top Overlay And Pad C1-1(715mil,3700.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,3682.717mil)(755.748mil,3718.937mil) on Top Overlay And Pad C1-1(715mil,3700.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (690mil,3595.315mil)(740mil,3595.315mil) on Top Overlay And Pad C1-2(715mil,3629.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (674.252mil,3611.063mil)(674.252mil,3647.284mil) on Top Overlay And Pad C1-2(715mil,3629.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (755.748mil,3611.063mil)(755.748mil,3647.283mil) on Top Overlay And Pad C1-2(715mil,3629.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1002.52mil,3730.945mil)(1002.52mil,3738.819mil) on Top Overlay And Pad D2-1(992.677mil,3790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1002.52mil,3841.181mil)(1002.52mil,3849.055mil) on Top Overlay And Pad D2-1(992.677mil,3790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (817.48mil,3730.945mil)(817.48mil,3738.819mil) on Top Overlay And Pad D2-2(827.323mil,3790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (817.48mil,3841.181mil)(817.48mil,3849.055mil) on Top Overlay And Pad D2-2(827.323mil,3790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (880.472mil,3730.945mil)(880.472mil,3849.055mil) on Top Overlay And Pad D2-2(827.323mil,3790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (695mil,3884.685mil)(745mil,3884.685mil) on Top Overlay And Pad C2-1(720mil,3850.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (679.252mil,3832.716mil)(679.252mil,3868.937mil) on Top Overlay And Pad C2-1(720mil,3850.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (760.748mil,3832.717mil)(760.748mil,3868.937mil) on Top Overlay And Pad C2-1(720mil,3850.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (695mil,3745.315mil)(745mil,3745.315mil) on Top Overlay And Pad C2-2(720mil,3779.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (679.252mil,3761.063mil)(679.252mil,3797.284mil) on Top Overlay And Pad C2-2(720mil,3779.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (760.748mil,3761.063mil)(760.748mil,3797.283mil) on Top Overlay And Pad C2-2(720mil,3779.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1677.48mil,3645.945mil)(1677.48mil,3653.819mil) on Top Overlay And Pad D3-1(1687.323mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1677.48mil,3756.181mil)(1677.48mil,3764.055mil) on Top Overlay And Pad D3-1(1687.323mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1862.52mil,3645.945mil)(1862.52mil,3653.819mil) on Top Overlay And Pad D3-2(1852.677mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1862.52mil,3756.181mil)(1862.52mil,3764.055mil) on Top Overlay And Pad D3-2(1852.677mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1799.528mil,3645.945mil)(1799.528mil,3764.055mil) on Top Overlay And Pad D3-2(1852.677mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (504.252mil,927.716mil)(504.252mil,979.685mil) on Top Overlay And Pad R1-1(545mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (585.748mil,927.716mil)(585.748mil,979.685mil) on Top Overlay And Pad R1-1(545mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (504.252mil,979.685mil)(585.748mil,979.685mil) on Top Overlay And Pad R1-1(545mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (504.252mil,840.315mil)(504.252mil,892.284mil) on Top Overlay And Pad R1-2(545mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (585.748mil,840.315mil)(585.748mil,892.284mil) on Top Overlay And Pad R1-2(545mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (504.252mil,840.315mil)(585.748mil,840.315mil) on Top Overlay And Pad R1-2(545mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1685.315mil,3570mil)(1685.315mil,3620mil) on Top Overlay And Pad C4-1(1719.961mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1701.063mil,3554.252mil)(1737.284mil,3554.252mil) on Top Overlay And Pad C4-1(1719.961mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1701.063mil,3635.748mil)(1737.283mil,3635.748mil) on Top Overlay And Pad C4-1(1719.961mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1824.685mil,3570mil)(1824.685mil,3620mil) on Top Overlay And Pad C4-2(1790.039mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1772.716mil,3554.252mil)(1808.937mil,3554.252mil) on Top Overlay And Pad C4-2(1790.039mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1772.717mil,3635.748mil)(1808.937mil,3635.748mil) on Top Overlay And Pad C4-2(1790.039mil,3595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (414.252mil,1016.063mil)(414.252mil,1052.283mil) on Top Overlay And Pad C5-1(455mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (495.748mil,1016.063mil)(495.748mil,1052.284mil) on Top Overlay And Pad C5-1(455mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (430mil,1000.315mil)(480mil,1000.315mil) on Top Overlay And Pad C5-1(455mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (414.252mil,1087.717mil)(414.252mil,1123.937mil) on Top Overlay And Pad C5-2(455mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (495.748mil,1087.716mil)(495.748mil,1123.937mil) on Top Overlay And Pad C5-2(455mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (430mil,1139.685mil)(480mil,1139.685mil) on Top Overlay And Pad C5-2(455mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (509.252mil,1087.716mil)(509.252mil,1139.685mil) on Top Overlay And Pad R2-1(550mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (590.748mil,1087.716mil)(590.748mil,1139.685mil) on Top Overlay And Pad R2-1(550mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (509.252mil,1139.685mil)(590.748mil,1139.685mil) on Top Overlay And Pad R2-1(550mil,1105.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (509.252mil,1000.315mil)(509.252mil,1052.284mil) on Top Overlay And Pad R2-2(550mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (590.748mil,1000.315mil)(590.748mil,1052.284mil) on Top Overlay And Pad R2-2(550mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (509.252mil,1000.315mil)(590.748mil,1000.315mil) on Top Overlay And Pad R2-2(550mil,1034.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Track (5mil,3405mil)(5mil,3585mil) on Top Overlay And Pad P4-0(74.778mil,3369.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (5mil,3333.74mil)(320mil,3333.74mil) on Top Overlay And Pad P4-0(74.778mil,3369.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.425mil < 10mil) Between Track (5mil,3405mil)(5mil,3585mil) on Top Overlay And Pad P4-0(74.778mil,3620.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (5mil,3656.26mil)(320mil,3656.26mil) on Top Overlay And Pad P4-0(74.778mil,3620.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (250mil,3566.26mil)(250mil,3621.26mil) on Top Overlay And Pad P4-1(301.156mil,3534.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (250mil,3368.74mil)(250mil,3423.74mil) on Top Overlay And Pad P4-2(301.156mil,3455.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (-10mil,1303.425mil)(-10mil,1606.575mil) on Top Overlay And Pad P7-0(65.354mil,1625.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (140mil,1651.85mil)(210.472mil,1651.85mil) on Top Overlay And Pad P7-0(65.354mil,1625.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1303.425mil)(310mil,1606.575mil) on Top Overlay And Pad P7-1(346.102mil,1504.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1303.425mil)(310mil,1606.575mil) on Top Overlay And Pad P7-2(346.102mil,1405.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (-10mil,1303.425mil)(-10mil,1606.575mil) on Top Overlay And Pad P7-0(65.354mil,1284.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (140mil,1258.15mil)(210.472mil,1258.15mil) on Top Overlay And Pad P7-0(65.354mil,1284.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (0mil,1235mil)(315mil,1235mil) on Top Overlay And Pad P7-0(65.354mil,1284.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (1104.724mil,3614.778mil)(1104.724mil,3929.778mil) on Top Overlay And Pad P1-0(1140mil,3860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (1174.724mil,3929.778mil)(1514.724mil,3929.778mil) on Top Overlay And Pad P1-0(1140mil,3860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (1584.724mil,3614.778mil)(1584.724mil,3929.778mil) on Top Overlay And Pad P1-0(1549.449mil,3860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (1174.724mil,3929.778mil)(1514.724mil,3929.778mil) on Top Overlay And Pad P1-0(1549.449mil,3860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (1494.724mil,3684.778mil)(1549.724mil,3684.778mil) on Top Overlay And Pad P1-1(1462.835mil,3633.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (1139.724mil,3684.778mil)(1194.724mil,3684.778mil) on Top Overlay And Pad P1-4(1226.614mil,3633.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (0mil,825mil)(0mil,1165mil) on Top Overlay And Pad P2-0(69.778mil,790.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (0mil,755mil)(315mil,755mil) on Top Overlay And Pad P2-0(69.778mil,790.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (0mil,825mil)(0mil,1165mil) on Top Overlay And Pad P2-0(69.778mil,1199.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (0mil,1235mil)(315mil,1235mil) on Top Overlay And Pad P2-0(69.778mil,1199.724mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (245mil,1145mil)(245mil,1200mil) on Top Overlay And Pad P2-1(296.156mil,1113.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (245mil,790mil)(245mil,845mil) on Top Overlay And Pad P2-4(296.156mil,876.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (4730mil,925mil)(4730mil,1425mil) on Top Overlay And Pad P3-0(4654.646mil,906.221mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (4509.528mil,875mil)(4580mil,875mil) on Top Overlay And Pad P3-0(4654.646mil,906.221mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4410mil,925mil)(4410mil,1425mil) on Top Overlay And Pad P3-1(4373.898mil,1027.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4410mil,925mil)(4410mil,1425mil) on Top Overlay And Pad P3-2(4373.898mil,1125.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (4730mil,925mil)(4730mil,1425mil) on Top Overlay And Pad P3-0(4654.646mil,1443.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (4509.528mil,1475mil)(4580mil,1475mil) on Top Overlay And Pad P3-0(4654.646mil,1443.78mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4410mil,925mil)(4410mil,1425mil) on Top Overlay And Pad P3-3(4373.898mil,1224.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4410mil,925mil)(4410mil,1425mil) on Top Overlay And Pad P3-4(4373.898mil,1322.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2255.787mil)(310mil,2854.213mil) on Top Overlay And Pad P5-5(346.102mil,2358.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2255.787mil)(310mil,2854.213mil) on Top Overlay And Pad P5-4(346.102mil,2456.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2255.787mil)(310mil,2854.213mil) on Top Overlay And Pad P5-3(346.102mil,2555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (-10mil,2255.787mil)(-10mil,2854.213mil) on Top Overlay And Pad P5-0(65.354mil,2237.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (140mil,2205mil)(210.472mil,2205mil) on Top Overlay And Pad P5-0(65.354mil,2237.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2255.787mil)(310mil,2854.213mil) on Top Overlay And Pad P5-2(346.102mil,2653.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2255.787mil)(310mil,2854.213mil) on Top Overlay And Pad P5-1(346.102mil,2751.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (-10mil,2255.787mil)(-10mil,2854.213mil) on Top Overlay And Pad P5-0(65.354mil,2872.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (30.276mil,2923.15mil)(30.276mil,3316.85mil) on Top Overlay And Pad P5-0(65.354mil,2872.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (140mil,2905mil)(210.472mil,2905mil) on Top Overlay And Pad P5-0(65.354mil,2872.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.787mil < 10mil) Between Track (30.276mil,2923.15mil)(439.724mil,2923.15mil) on Top Overlay And Pad P5-0(65.354mil,2872.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (414.252mil,856.063mil)(414.252mil,892.283mil) on Top Overlay And Pad C3-1(455mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (495.748mil,856.063mil)(495.748mil,892.284mil) on Top Overlay And Pad C3-1(455mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (430mil,840.315mil)(480mil,840.315mil) on Top Overlay And Pad C3-1(455mil,874.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (414.252mil,927.717mil)(414.252mil,963.937mil) on Top Overlay And Pad C3-2(455mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (495.748mil,927.716mil)(495.748mil,963.937mil) on Top Overlay And Pad C3-2(455mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (430mil,979.685mil)(480mil,979.685mil) on Top Overlay And Pad C3-2(455mil,945.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (975mil,190mil)(1210mil,190mil) on Top Overlay And Pad C14-2(1090mil,221.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (945mil,240mil)(1240mil,240mil) on Top Overlay And Pad C14-2(1090mil,221.102mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1510mil,950mil)(1805mil,950mil) on Top Overlay And Pad C16-2(1660mil,968.898mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1540mil,1000mil)(1775mil,1000mil) on Top Overlay And Pad C16-2(1660mil,968.898mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.145mil < 10mil) Between Track (500.433mil,328.622mil)(500.433mil,419.173mil) on Top Overlay And Pad PWR1-1(465mil,505.787mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.145mil < 10mil) Between Track (500.433mil,682.953mil)(500.433mil,592.402mil) on Top Overlay And Pad PWR1-1(465mil,505.787mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.145mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (425.63mil,328.622mil)(500.433mil,328.622mil) on Top Overlay And Pad PWR1-3(339.016mil,308.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-74.37mil,328.622mil)(252.401mil,328.622mil) on Top Overlay And Pad PWR1-3(339.016mil,308.937mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.464mil < 10mil) Between Track (4125mil,55mil)(4155mil,35mil) on Top Overlay And Pad U2-1(4125mil,95mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.464mil < 10mil) Between Track (4095mil,35mil)(4125mil,55mil) on Top Overlay And Pad U2-1(4125mil,95mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2695mil,1335mil)(2695mil,1570mil) on Top Overlay And Pad C9-2(2663.898mil,1450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2645mil,1305mil)(2645mil,1600mil) on Top Overlay And Pad C9-2(2663.898mil,1450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :1550

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-2(170mil,2011.181mil) on Top Layer And Pad USB1-3(170mil,1985.591mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-4(170mil,1960mil) on Top Layer And Pad USB1-3(170mil,1985.591mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-1(170mil,2036.772mil) on Top Layer And Pad USB1-2(170mil,2011.181mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-102(2285.354mil,2081.378mil) on Top Layer And Pad U1-101(2285.354mil,2061.693mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-100(2285.354mil,2042.008mil) on Top Layer And Pad U1-101(2285.354mil,2061.693mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.181mil < 10mil) Between Via (2044.961mil,2560.039mil) from Top Layer to Bottom Layer And Pad C25-1(1990mil,2560.039mil) on Top Layer [Top Solder] Mask Sliver [8.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.055mil < 10mil) Between Pad U5-2(2321.811mil,405mil) on Top Layer And Pad U5-1(2321.811mil,430.591mil) on Top Layer [Top Solder] Mask Sliver [5.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.055mil < 10mil) Between Pad U5-3(2321.811mil,379.409mil) on Top Layer And Pad U5-2(2321.811mil,405mil) on Top Layer [Top Solder] Mask Sliver [5.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.283mil < 10mil) Between Via (2280mil,405mil) from Top Layer to Bottom Layer And Pad U5-2(2321.811mil,405mil) on Top Layer [Top Solder] Mask Sliver [6.283mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.055mil < 10mil) Between Pad U5-5(2398.189mil,405mil) on Top Layer And Pad U5-4(2398.189mil,379.409mil) on Top Layer [Top Solder] Mask Sliver [5.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.055mil < 10mil) Between Pad U5-6(2398.189mil,430.591mil) on Top Layer And Pad U5-5(2398.189mil,405mil) on Top Layer [Top Solder] Mask Sliver [5.055mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (890mil,255mil) from Top Layer to Bottom Layer And Pad ESD1-1(890mil,285mil) on Top Layer [Top Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Via (4270mil,3450mil) from Top Layer to Bottom Layer And Pad R26_R10-2(4270mil,3400.039mil) on Top Layer [Top Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (4115mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R10-2(4119.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (3870mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R9-2(3874.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (3625mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R8-2(3629.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Via (3380mil,3485mil) from Top Layer to Bottom Layer And Pad R27_R7-2(3384.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2645mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R4-2(2649.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2400mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R3-2(2404.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2160mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R2-2(2159.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1915mil,3480mil) from Top Layer to Bottom Layer And Pad R27_R1-2(1914.961mil,3430mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1780mil,3165mil) from Top Layer to Bottom Layer And Pad R18_C3-2(1790.039mil,3115mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1810mil,3165mil) from Top Layer to Bottom Layer And Pad R18_C3-2(1790.039mil,3115mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Via (1615mil,2820mil) from Top Layer to Bottom Layer And Pad R21_C3-2(1625mil,2869.961mil) on Top Layer [Top Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1520mil,3165mil) from Top Layer to Bottom Layer And Pad R18_C2-2(1530.039mil,3115mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1550mil,3165mil) from Top Layer to Bottom Layer And Pad R18_C2-2(1530.039mil,3115mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.803mil < 10mil) Between Via (4635mil,2020mil) from Top Layer to Bottom Layer And Pad Q4_C11-2(4607.402mil,2060.787mil) on Top Layer [Top Solder] Mask Sliver [1.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.803mil < 10mil) Between Via (4375mil,2020mil) from Top Layer to Bottom Layer And Pad Q4_C10-2(4347.402mil,2060.787mil) on Top Layer [Top Solder] Mask Sliver [1.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Via (4265mil,2345mil) from Top Layer to Bottom Layer And Pad Q5_C10-3(4305.079mil,2348.071mil) on Top Layer [Top Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.441mil < 10mil) Between Via (3335mil,2040mil) from Top Layer to Bottom Layer And Pad R18_C6-2(3305.039mil,1985mil) on Top Layer [Top Solder] Mask Sliver [8.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.441mil < 10mil) Between Via (3230mil,2350mil) from Top Layer to Bottom Layer And Pad Q5_C6-3(3265.079mil,2348.071mil) on Top Layer [Top Solder] Mask Sliver [4.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.441mil < 10mil) Between Via (3075mil,2040mil) from Top Layer to Bottom Layer And Pad R18_C5-2(3045.039mil,1985mil) on Top Layer [Top Solder] Mask Sliver [8.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.946mil < 10mil) Between Via (3075mil,2015mil) from Top Layer to Bottom Layer And Pad Q4_C5-2(3047.402mil,2060.787mil) on Top Layer [Top Solder] Mask Sliver [5.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.441mil < 10mil) Between Via (2815mil,2040mil) from Top Layer to Bottom Layer And Pad R18_C4-2(2785.039mil,1985mil) on Top Layer [Top Solder] Mask Sliver [8.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.764mil < 10mil) Between Pad USB1-4(170mil,1960mil) on Top Layer And Pad USB1-5(170mil,1934.409mil) on Top Layer [Top Solder] Mask Sliver [9.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.165mil < 10mil) Between Pad P5-0(65.354mil,2237.008mil) on Top Layer And Pad USB1-0(64.685mil,2143.071mil) on Top Layer [Top Solder] Mask Sliver [9.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.666mil < 10mil) Between Via (730mil,2725mil) from Top Layer to Bottom Layer And Pad U7-3(735mil,2787.638mil) on Top Layer [Top Solder] Mask Sliver [9.666mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Via (1115mil,2345mil) from Top Layer to Bottom Layer And Pad R28-1(1060mil,2359.961mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.697mil < 10mil) Between Via (1115mil,2395mil) from Top Layer to Bottom Layer And Pad R28-1(1060mil,2359.961mil) on Top Layer [Top Solder] Mask Sliver [9.697mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.697mil < 10mil) Between Via (1115mil,2395mil) from Top Layer to Bottom Layer And Pad R28-2(1060mil,2430.039mil) on Top Layer [Top Solder] Mask Sliver [9.697mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Via (1835mil,2560mil) from Top Layer to Bottom Layer And Pad C10-1(1780mil,2560.039mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.354mil < 10mil) Between Via (1275mil,680mil) from Top Layer to Bottom Layer And Pad U3-3(1180mil,680mil) on Top Layer [Top Solder] Mask Sliver [2.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.513mil < 10mil) Between Via (605mil,910mil) from Top Layer to Bottom Layer And Pad U3-0(774.488mil,680mil) on Top Layer [Top Solder] Mask Sliver [2.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2440mil,1780mil) from Top Layer to Bottom Layer And Pad C13-2(2454.961mil,1730mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.181mil < 10mil) Between Via (2084.961mil,1164.961mil) from Top Layer to Bottom Layer And Pad C12-1(2030mil,1164.961mil) on Top Layer [Top Solder] Mask Sliver [8.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.375mil < 10mil) Between Via (1240mil,390mil) from Top Layer to Bottom Layer And Pad C15-1(1289.961mil,425mil) on Top Layer [Top Solder] Mask Sliver [9.375mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Via (2525mil,1890mil) from Top Layer to Bottom Layer And Pad C18-1(2525.039mil,1945mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2525mil,2150mil) from Top Layer to Bottom Layer And Pad C17-1(2525.039mil,2200mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1580mil,2560mil) from Top Layer to Bottom Layer And Pad C22-1(1530mil,2560.039mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.465mil < 10mil) Between Via (2115mil,165mil) from Top Layer to Bottom Layer And Pad D8-1(2172.677mil,165mil) on Top Layer [Top Solder] Mask Sliver [0.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.819mil < 10mil) Between Via (2105mil,500mil) from Top Layer to Bottom Layer And Pad D7-2(2108.543mil,460mil) on Top Layer [Top Solder] Mask Sliver [5.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-5(1974.882mil,565mil) on Top Layer And Pad U4-6(1974.882mil,527.598mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-4(1974.882mil,602.402mil) on Top Layer And Pad U4-5(1974.882mil,565mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-2(2085.118mil,565mil) on Top Layer And Pad U4-3(2085.118mil,602.402mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-1(2085.118mil,527.598mil) on Top Layer And Pad U4-2(2085.118mil,565mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.622mil < 10mil) Between Via (2040mil,565mil) from Top Layer to Bottom Layer And Pad U4-2(2085.118mil,565mil) on Top Layer [Top Solder] Mask Sliver [5.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.866mil < 10mil) Between Via (2250mil,725mil) from Top Layer to Bottom Layer And Pad R13-2(2250.315mil,680mil) on Top Layer [Top Solder] Mask Sliver [7.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.543mil < 10mil) Between Via (2400mil,330mil) from Top Layer to Bottom Layer And Pad D9-2(2358.898mil,300mil) on Top Layer [Top Solder] Mask Sliver [5.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.543mil < 10mil) Between Via (2400mil,300mil) from Top Layer to Bottom Layer And Pad D9-2(2358.898mil,300mil) on Top Layer [Top Solder] Mask Sliver [5.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.543mil < 10mil) Between Via (2400mil,275mil) from Top Layer to Bottom Layer And Pad D9-2(2358.898mil,300mil) on Top Layer [Top Solder] Mask Sliver [5.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(1454.646mil,2179.803mil) on Top Layer And Pad U1-1(1454.646mil,2199.488mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(1454.646mil,2160.118mil) on Top Layer And Pad U1-2(1454.646mil,2179.803mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(1454.646mil,2140.433mil) on Top Layer And Pad U1-3(1454.646mil,2160.118mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-5(1454.646mil,2120.748mil) on Top Layer And Pad U1-4(1454.646mil,2140.433mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-6(1454.646mil,2101.063mil) on Top Layer And Pad U1-5(1454.646mil,2120.748mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(1454.646mil,2081.378mil) on Top Layer And Pad U1-6(1454.646mil,2101.063mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-8(1454.646mil,2061.693mil) on Top Layer And Pad U1-7(1454.646mil,2081.378mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-9(1454.646mil,2042.008mil) on Top Layer And Pad U1-8(1454.646mil,2061.693mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(1454.646mil,2022.323mil) on Top Layer And Pad U1-9(1454.646mil,2042.008mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-11(1454.646mil,2002.638mil) on Top Layer And Pad U1-10(1454.646mil,2022.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-12(1454.646mil,1982.953mil) on Top Layer And Pad U1-11(1454.646mil,2002.638mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-13(1454.646mil,1963.268mil) on Top Layer And Pad U1-12(1454.646mil,1982.953mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-14(1454.646mil,1943.583mil) on Top Layer And Pad U1-13(1454.646mil,1963.268mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-15(1454.646mil,1923.898mil) on Top Layer And Pad U1-14(1454.646mil,1943.583mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-16(1454.646mil,1904.213mil) on Top Layer And Pad U1-15(1454.646mil,1923.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-17(1454.646mil,1884.527mil) on Top Layer And Pad U1-16(1454.646mil,1904.213mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-18(1454.646mil,1864.842mil) on Top Layer And Pad U1-17(1454.646mil,1884.527mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-19(1454.646mil,1845.157mil) on Top Layer And Pad U1-18(1454.646mil,1864.842mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-20(1454.646mil,1825.472mil) on Top Layer And Pad U1-19(1454.646mil,1845.157mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-21(1454.646mil,1805.787mil) on Top Layer And Pad U1-20(1454.646mil,1825.472mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-22(1454.646mil,1786.102mil) on Top Layer And Pad U1-21(1454.646mil,1805.787mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-23(1454.646mil,1766.417mil) on Top Layer And Pad U1-22(1454.646mil,1786.102mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-24(1454.646mil,1746.732mil) on Top Layer And Pad U1-23(1454.646mil,1766.417mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-25(1454.646mil,1727.047mil) on Top Layer And Pad U1-24(1454.646mil,1746.732mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-26(1454.646mil,1707.362mil) on Top Layer And Pad U1-25(1454.646mil,1727.047mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(1454.646mil,1687.677mil) on Top Layer And Pad U1-26(1454.646mil,1707.362mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-28(1454.646mil,1667.992mil) on Top Layer And Pad U1-27(1454.646mil,1687.677mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-29(1454.646mil,1648.307mil) on Top Layer And Pad U1-28(1454.646mil,1667.992mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-30(1454.646mil,1628.622mil) on Top Layer And Pad U1-29(1454.646mil,1648.307mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-31(1454.646mil,1608.937mil) on Top Layer And Pad U1-30(1454.646mil,1628.622mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(1454.646mil,1589.252mil) on Top Layer And Pad U1-31(1454.646mil,1608.937mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(1454.646mil,1569.567mil) on Top Layer And Pad U1-32(1454.646mil,1589.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-34(1454.646mil,1549.882mil) on Top Layer And Pad U1-33(1454.646mil,1569.567mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-35(1454.646mil,1530.197mil) on Top Layer And Pad U1-34(1454.646mil,1549.882mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-36(1454.646mil,1510.512mil) on Top Layer And Pad U1-35(1454.646mil,1530.197mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-38(1545.197mil,1439.646mil) on Top Layer And Pad U1-37(1525.512mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-39(1564.882mil,1439.646mil) on Top Layer And Pad U1-38(1545.197mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-40(1584.567mil,1439.646mil) on Top Layer And Pad U1-39(1564.882mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (1565mil,1380mil) from Top Layer to Bottom Layer And Pad U1-39(1564.882mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-41(1604.252mil,1439.646mil) on Top Layer And Pad U1-40(1584.567mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-42(1623.937mil,1439.646mil) on Top Layer And Pad U1-41(1604.252mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-43(1643.622mil,1439.646mil) on Top Layer And Pad U1-42(1623.937mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-44(1663.307mil,1439.646mil) on Top Layer And Pad U1-43(1643.622mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-45(1682.992mil,1439.646mil) on Top Layer And Pad U1-44(1663.307mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-46(1702.677mil,1439.646mil) on Top Layer And Pad U1-45(1682.992mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-47(1722.362mil,1439.646mil) on Top Layer And Pad U1-46(1702.677mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-48(1742.047mil,1439.646mil) on Top Layer And Pad U1-47(1722.362mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.215mil < 10mil) Between Via (1725mil,1495mil) from Top Layer to Bottom Layer And Pad U1-47(1722.362mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.215mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-49(1761.732mil,1439.646mil) on Top Layer And Pad U1-48(1742.047mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.264mil < 10mil) Between Via (1725mil,1495mil) from Top Layer to Bottom Layer And Pad U1-48(1742.047mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [9.264mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-50(1781.417mil,1439.646mil) on Top Layer And Pad U1-49(1761.732mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-51(1801.102mil,1439.646mil) on Top Layer And Pad U1-50(1781.417mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-52(1820.787mil,1439.646mil) on Top Layer And Pad U1-51(1801.102mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-53(1840.473mil,1439.646mil) on Top Layer And Pad U1-52(1820.787mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-54(1860.158mil,1439.646mil) on Top Layer And Pad U1-53(1840.473mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-55(1879.843mil,1439.646mil) on Top Layer And Pad U1-54(1860.158mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-56(1899.528mil,1439.646mil) on Top Layer And Pad U1-55(1879.843mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-57(1919.213mil,1439.646mil) on Top Layer And Pad U1-56(1899.528mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-58(1938.898mil,1439.646mil) on Top Layer And Pad U1-57(1919.213mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-59(1958.583mil,1439.646mil) on Top Layer And Pad U1-58(1938.898mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-60(1978.268mil,1439.646mil) on Top Layer And Pad U1-59(1958.583mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-61(1997.953mil,1439.646mil) on Top Layer And Pad U1-60(1978.268mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.549mil < 10mil) Between Via (1975mil,1380mil) from Top Layer to Bottom Layer And Pad U1-60(1978.268mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [8.549mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-62(2017.638mil,1439.646mil) on Top Layer And Pad U1-61(1997.953mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-63(2037.323mil,1439.646mil) on Top Layer And Pad U1-62(2017.638mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-64(2057.008mil,1439.646mil) on Top Layer And Pad U1-63(2037.323mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-65(2076.693mil,1439.646mil) on Top Layer And Pad U1-64(2057.008mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-66(2096.378mil,1439.646mil) on Top Layer And Pad U1-65(2076.693mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-67(2116.063mil,1439.646mil) on Top Layer And Pad U1-66(2096.378mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-68(2135.748mil,1439.646mil) on Top Layer And Pad U1-67(2116.063mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-69(2155.433mil,1439.646mil) on Top Layer And Pad U1-68(2135.748mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-70(2175.118mil,1439.646mil) on Top Layer And Pad U1-69(2155.433mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-71(2194.803mil,1439.646mil) on Top Layer And Pad U1-70(2175.118mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-72(2214.488mil,1439.646mil) on Top Layer And Pad U1-71(2194.803mil,1439.646mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-74(2285.354mil,1530.197mil) on Top Layer And Pad U1-73(2285.354mil,1510.512mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-75(2285.354mil,1549.882mil) on Top Layer And Pad U1-74(2285.354mil,1530.197mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-76(2285.354mil,1569.567mil) on Top Layer And Pad U1-75(2285.354mil,1549.882mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-77(2285.354mil,1589.252mil) on Top Layer And Pad U1-76(2285.354mil,1569.567mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-78(2285.354mil,1608.937mil) on Top Layer And Pad U1-77(2285.354mil,1589.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-79(2285.354mil,1628.622mil) on Top Layer And Pad U1-78(2285.354mil,1608.937mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-80(2285.354mil,1648.307mil) on Top Layer And Pad U1-79(2285.354mil,1628.622mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-81(2285.354mil,1667.992mil) on Top Layer And Pad U1-80(2285.354mil,1648.307mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-82(2285.354mil,1687.677mil) on Top Layer And Pad U1-81(2285.354mil,1667.992mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-83(2285.354mil,1707.362mil) on Top Layer And Pad U1-82(2285.354mil,1687.677mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-84(2285.354mil,1727.047mil) on Top Layer And Pad U1-83(2285.354mil,1707.362mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-85(2285.354mil,1746.732mil) on Top Layer And Pad U1-84(2285.354mil,1727.047mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-86(2285.354mil,1766.417mil) on Top Layer And Pad U1-85(2285.354mil,1746.732mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-87(2285.354mil,1786.102mil) on Top Layer And Pad U1-86(2285.354mil,1766.417mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-88(2285.354mil,1805.787mil) on Top Layer And Pad U1-87(2285.354mil,1786.102mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-89(2285.354mil,1825.472mil) on Top Layer And Pad U1-88(2285.354mil,1805.787mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-90(2285.354mil,1845.157mil) on Top Layer And Pad U1-89(2285.354mil,1825.472mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-91(2285.354mil,1864.842mil) on Top Layer And Pad U1-90(2285.354mil,1845.157mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-92(2285.354mil,1884.527mil) on Top Layer And Pad U1-91(2285.354mil,1864.842mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-93(2285.354mil,1904.213mil) on Top Layer And Pad U1-92(2285.354mil,1884.527mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-94(2285.354mil,1923.898mil) on Top Layer And Pad U1-93(2285.354mil,1904.213mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-95(2285.354mil,1943.583mil) on Top Layer And Pad U1-94(2285.354mil,1923.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-96(2285.354mil,1963.268mil) on Top Layer And Pad U1-95(2285.354mil,1943.583mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-97(2285.354mil,1982.953mil) on Top Layer And Pad U1-96(2285.354mil,1963.268mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-98(2285.354mil,2002.638mil) on Top Layer And Pad U1-97(2285.354mil,1982.953mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-99(2285.354mil,2022.323mil) on Top Layer And Pad U1-98(2285.354mil,2002.638mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-100(2285.354mil,2042.008mil) on Top Layer And Pad U1-99(2285.354mil,2022.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-103(2285.354mil,2101.063mil) on Top Layer And Pad U1-102(2285.354mil,2081.378mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-104(2285.354mil,2120.748mil) on Top Layer And Pad U1-103(2285.354mil,2101.063mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-105(2285.354mil,2140.433mil) on Top Layer And Pad U1-104(2285.354mil,2120.748mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-106(2285.354mil,2160.118mil) on Top Layer And Pad U1-105(2285.354mil,2140.433mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-107(2285.354mil,2179.803mil) on Top Layer And Pad U1-106(2285.354mil,2160.118mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-108(2285.354mil,2199.488mil) on Top Layer And Pad U1-107(2285.354mil,2179.803mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-110(2194.803mil,2270.354mil) on Top Layer And Pad U1-109(2214.488mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-111(2175.118mil,2270.354mil) on Top Layer And Pad U1-110(2194.803mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-112(2155.433mil,2270.354mil) on Top Layer And Pad U1-111(2175.118mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-113(2135.748mil,2270.354mil) on Top Layer And Pad U1-112(2155.433mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-114(2116.063mil,2270.354mil) on Top Layer And Pad U1-113(2135.748mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-115(2096.378mil,2270.354mil) on Top Layer And Pad U1-114(2116.063mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-116(2076.693mil,2270.354mil) on Top Layer And Pad U1-115(2096.378mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-117(2057.008mil,2270.354mil) on Top Layer And Pad U1-116(2076.693mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-118(2037.323mil,2270.354mil) on Top Layer And Pad U1-117(2057.008mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-119(2017.638mil,2270.354mil) on Top Layer And Pad U1-118(2037.323mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-120(1997.953mil,2270.354mil) on Top Layer And Pad U1-119(2017.638mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-121(1978.268mil,2270.354mil) on Top Layer And Pad U1-120(1997.953mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-122(1958.583mil,2270.354mil) on Top Layer And Pad U1-121(1978.268mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-123(1938.898mil,2270.354mil) on Top Layer And Pad U1-122(1958.583mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-124(1919.213mil,2270.354mil) on Top Layer And Pad U1-123(1938.898mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-125(1899.528mil,2270.354mil) on Top Layer And Pad U1-124(1919.213mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-126(1879.843mil,2270.354mil) on Top Layer And Pad U1-125(1899.528mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-127(1860.158mil,2270.354mil) on Top Layer And Pad U1-126(1879.843mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-128(1840.473mil,2270.354mil) on Top Layer And Pad U1-127(1860.158mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-129(1820.787mil,2270.354mil) on Top Layer And Pad U1-128(1840.473mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-130(1801.102mil,2270.354mil) on Top Layer And Pad U1-129(1820.787mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-131(1781.417mil,2270.354mil) on Top Layer And Pad U1-130(1801.102mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-132(1761.732mil,2270.354mil) on Top Layer And Pad U1-131(1781.417mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-133(1742.047mil,2270.354mil) on Top Layer And Pad U1-132(1761.732mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-134(1722.362mil,2270.354mil) on Top Layer And Pad U1-133(1742.047mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-135(1702.677mil,2270.354mil) on Top Layer And Pad U1-134(1722.362mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-136(1682.992mil,2270.354mil) on Top Layer And Pad U1-135(1702.677mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-137(1663.307mil,2270.354mil) on Top Layer And Pad U1-136(1682.992mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-138(1643.622mil,2270.354mil) on Top Layer And Pad U1-137(1663.307mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-139(1623.937mil,2270.354mil) on Top Layer And Pad U1-138(1643.622mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-140(1604.252mil,2270.354mil) on Top Layer And Pad U1-139(1623.937mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-141(1584.567mil,2270.354mil) on Top Layer And Pad U1-140(1604.252mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-142(1564.882mil,2270.354mil) on Top Layer And Pad U1-141(1584.567mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-143(1545.197mil,2270.354mil) on Top Layer And Pad U1-142(1564.882mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-144(1525.512mil,2270.354mil) on Top Layer And Pad U1-143(1545.197mil,2270.354mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.244mil < 10mil) Between Pad Q2-3(815.787mil,3485mil) on Top Layer And Pad R4-1(750mil,3454.961mil) on Top Layer [Top Solder] Mask Sliver [4.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.244mil < 10mil) Between Pad Q2-3(815.787mil,3485mil) on Top Layer And Pad R4-2(750mil,3525.039mil) on Top Layer [Top Solder] Mask Sliver [4.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad Q3-1(538.071mil,3447.598mil) on Top Layer And Pad Q1-3(575.787mil,3485mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad Q3-2(538.071mil,3522.401mil) on Top Layer And Pad Q1-3(575.787mil,3485mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (1790mil,3675mil) from Top Layer to Bottom Layer And Pad D3-2(1852.677mil,3705mil) on Top Layer [Top Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.669mil < 10mil) Between Via (605mil,1000mil) from Top Layer to Bottom Layer And Pad R2-2(550mil,1034.961mil) on Top Layer [Top Solder] Mask Sliver [9.669mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.033mil < 10mil) Between Via (1140mil,365mil) from Top Layer to Bottom Layer And Pad C14-1(1090mil,358.898mil) on Multi-Layer [Top Solder] Mask Sliver [1.032mil] / [Bottom Solder] Mask Sliver [1.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (2330mil,300mil) from Top Layer to Bottom Layer And Via (2330mil,330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (2400mil,275mil) from Top Layer to Bottom Layer And Via (2370mil,275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (2400mil,330mil) from Top Layer to Bottom Layer And Via (2400mil,300mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (2020mil,1715mil) from Top Layer to Bottom Layer And Via (1987.5mil,1715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (1955mil,1715mil) from Top Layer to Bottom Layer And Via (1987.5mil,1715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (1982.5mil,1675mil) from Top Layer to Bottom Layer And Via (1950mil,1675mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (2015mil,1675mil) from Top Layer to Bottom Layer And Via (1982.5mil,1675mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (2047.5mil,1675mil) from Top Layer to Bottom Layer And Via (2015mil,1675mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (2080mil,1675mil) from Top Layer to Bottom Layer And Via (2047.5mil,1675mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (2052.5mil,1715mil) from Top Layer to Bottom Layer And Via (2085mil,1715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (2020mil,1715mil) from Top Layer to Bottom Layer And Via (2052.5mil,1715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.815mil] / [Bottom Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (1705mil,1285mil) from Top Layer to Bottom Layer And Via (1725mil,1315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (1705mil,1525mil) from Top Layer to Bottom Layer And Via (1725mil,1495mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.599mil < 10mil) Between Via (4500mil,2370mil) from Top Layer to Bottom Layer And Via (4520mil,2350mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.599mil] / [Bottom Solder] Mask Sliver [0.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3590mil,2020mil) from Top Layer to Bottom Layer And Via (3590mil,2050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3590mil,1990mil) from Top Layer to Bottom Layer And Via (3590mil,2020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3850mil,2025mil) from Top Layer to Bottom Layer And Via (3850mil,2055mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3850mil,1995mil) from Top Layer to Bottom Layer And Via (3850mil,2025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4115mil,2025mil) from Top Layer to Bottom Layer And Via (4115mil,2055mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4115mil,1995mil) from Top Layer to Bottom Layer And Via (4115mil,2025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4375mil,2020mil) from Top Layer to Bottom Layer And Via (4375mil,2050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4375mil,1990mil) from Top Layer to Bottom Layer And Via (4375mil,2020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4635mil,2020mil) from Top Layer to Bottom Layer And Via (4635mil,2050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4635mil,1990mil) from Top Layer to Bottom Layer And Via (4635mil,2020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3335mil,2010mil) from Top Layer to Bottom Layer And Via (3335mil,1980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3335mil,2040mil) from Top Layer to Bottom Layer And Via (3335mil,2010mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (2815mil,2010mil) from Top Layer to Bottom Layer And Via (2815mil,2040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4380mil,2640mil) from Top Layer to Bottom Layer And Via (4350mil,2640mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4410mil,2640mil) from Top Layer to Bottom Layer And Via (4380mil,2640mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4380mil,2900mil) from Top Layer to Bottom Layer And Via (4350mil,2900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (4410mil,2900mil) from Top Layer to Bottom Layer And Via (4380mil,2900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2145mil,2086.378mil) from Top Layer to Bottom Layer And Via (2145mil,2056.693mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (2440mil,1780mil) from Top Layer to Bottom Layer And Via (2405mil,1775mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (910mil,3665mil) from Top Layer to Bottom Layer And Via (910mil,3635mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (980mil,1965.158mil) from Top Layer to Bottom Layer And Via (980mil,1994.842mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1320mil,1645mil) from Top Layer to Bottom Layer And Via (1320mil,1615mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (1320mil,2005mil) from Top Layer to Bottom Layer And Via (1290mil,2025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.599mil < 10mil) Between Via (1790mil,3675mil) from Top Layer to Bottom Layer And Via (1810mil,3655mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.599mil] / [Bottom Solder] Mask Sliver [0.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1290mil,3190mil) from Top Layer to Bottom Layer And Via (1290mil,3160mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1260mil,3160mil) from Top Layer to Bottom Layer And Via (1290mil,3160mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1550mil,3165mil) from Top Layer to Bottom Layer And Via (1550mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1550mil,3165mil) from Top Layer to Bottom Layer And Via (1520mil,3165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1810mil,3165mil) from Top Layer to Bottom Layer And Via (1810mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1810mil,3165mil) from Top Layer to Bottom Layer And Via (1780mil,3165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (1845mil,3170mil) from Top Layer to Bottom Layer And Via (1810mil,3165mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1845mil,3140mil) from Top Layer to Bottom Layer And Via (1845mil,3170mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (1115mil,390mil) from Top Layer to Bottom Layer And Via (1140mil,365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
Rule Violations :256

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (9.514mil < 10mil) Between Via (3460mil,2365mil) from Top Layer to Bottom Layer And Via (3475.158mil,2350mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.189mil < 10mil) Between Via (3230mil,2350mil) from Top Layer to Bottom Layer And Via (3210mil,2350mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 1808
Time Elapsed        : 00:00:12