[16:38:31.860] <TB3>     INFO: *** Welcome to pxar ***
[16:38:31.861] <TB3>     INFO: *** Today: 2016/04/28
[16:38:31.868] <TB3>     INFO: *** Version: b2a7-dirty
[16:38:31.868] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C15.dat
[16:38:31.868] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:38:31.869] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//defaultMaskFile.dat
[16:38:31.869] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters_C15.dat
[16:38:31.947] <TB3>     INFO:         clk: 4
[16:38:31.947] <TB3>     INFO:         ctr: 4
[16:38:31.947] <TB3>     INFO:         sda: 19
[16:38:31.947] <TB3>     INFO:         tin: 9
[16:38:31.947] <TB3>     INFO:         level: 15
[16:38:31.947] <TB3>     INFO:         triggerdelay: 0
[16:38:31.947] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:38:31.947] <TB3>     INFO: Log level: DEBUG
[16:38:31.958] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:38:31.968] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:38:31.972] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:38:31.974] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:38:33.534] <TB3>     INFO: DUT info: 
[16:38:33.534] <TB3>     INFO: The DUT currently contains the following objects:
[16:38:33.534] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:38:33.534] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:38:33.534] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:38:33.534] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:38:33.534] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.534] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:38:33.535] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:33.536] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:38:33.537] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:38:33.539] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32059392
[16:38:33.539] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1e01f20
[16:38:33.539] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1d78770
[16:38:33.539] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f52d5d94010
[16:38:33.539] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f52dbfff510
[16:38:33.539] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32124928 fPxarMemory = 0x7f52d5d94010
[16:38:33.540] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[16:38:33.541] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 473.5mA
[16:38:33.541] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[16:38:33.541] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:38:33.941] <TB3>     INFO: enter 'restricted' command line mode
[16:38:33.942] <TB3>     INFO: enter test to run
[16:38:33.942] <TB3>     INFO:   test: FPIXTest no parameter change
[16:38:33.942] <TB3>     INFO:   running: fpixtest
[16:38:33.942] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:38:33.944] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:38:33.945] <TB3>     INFO: ######################################################################
[16:38:33.945] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:38:33.945] <TB3>     INFO: ######################################################################
[16:38:33.948] <TB3>     INFO: ######################################################################
[16:38:33.948] <TB3>     INFO: PixTestPretest::doTest()
[16:38:33.948] <TB3>     INFO: ######################################################################
[16:38:33.951] <TB3>     INFO:    ----------------------------------------------------------------------
[16:38:33.951] <TB3>     INFO:    PixTestPretest::programROC() 
[16:38:33.951] <TB3>     INFO:    ----------------------------------------------------------------------
[16:38:51.969] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:38:51.969] <TB3>     INFO: IA differences per ROC:  18.5 18.5 18.5 20.1 19.3 21.7 17.7 19.3 16.9 18.5 18.5 19.3 18.5 18.5 18.5 18.5
[16:38:52.037] <TB3>     INFO:    ----------------------------------------------------------------------
[16:38:52.037] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:38:52.037] <TB3>     INFO:    ----------------------------------------------------------------------
[16:38:52.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[16:38:52.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[16:38:52.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[16:38:52.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 24.6688 mA
[16:38:52.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 23.0687 mA
[16:38:52.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 24.6688 mA
[16:38:52.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  81 Ia 23.8687 mA
[16:38:52.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[16:38:52.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 23.8687 mA
[16:38:53.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[16:38:53.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[16:38:53.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 24.6688 mA
[16:38:53.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  78 Ia 23.0687 mA
[16:38:53.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 24.6688 mA
[16:38:53.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  81 Ia 24.6688 mA
[16:38:53.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 23.0687 mA
[16:38:53.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  84 Ia 25.4688 mA
[16:38:53.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  76 Ia 23.0687 mA
[16:38:53.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 24.6688 mA
[16:38:54.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  79 Ia 23.0687 mA
[16:38:54.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 25.4688 mA
[16:38:54.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.4688 mA
[16:38:54.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  70 Ia 23.0687 mA
[16:38:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  76 Ia 24.6688 mA
[16:38:54.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  73 Ia 23.8687 mA
[16:38:54.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[16:38:54.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.0687 mA
[16:38:54.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  81 Ia 24.6688 mA
[16:38:54.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  78 Ia 24.6688 mA
[16:38:55.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  75 Ia 23.0687 mA
[16:38:55.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 25.4688 mA
[16:38:55.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  73 Ia 23.0687 mA
[16:38:55.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  79 Ia 24.6688 mA
[16:38:55.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  76 Ia 23.8687 mA
[16:38:55.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 26.2687 mA
[16:38:55.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  65 Ia 23.0687 mA
[16:38:55.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  71 Ia 24.6688 mA
[16:38:55.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  68 Ia 23.8687 mA
[16:38:55.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[16:38:56.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 23.8687 mA
[16:38:56.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[16:38:56.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.4688 mA
[16:38:56.393] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  93 Ia 24.6688 mA
[16:38:56.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  90 Ia 23.8687 mA
[16:38:56.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[16:38:56.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[16:38:56.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  81 Ia 24.6688 mA
[16:38:56.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 23.0687 mA
[16:38:56.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  84 Ia 25.4688 mA
[16:38:57.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  76 Ia 23.0687 mA
[16:38:57.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 24.6688 mA
[16:38:57.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.0687 mA
[16:38:57.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  85 Ia 25.4688 mA
[16:38:57.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  77 Ia 23.0687 mA
[16:38:57.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 24.6688 mA
[16:38:57.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 23.8687 mA
[16:38:57.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[16:38:57.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 25.4688 mA
[16:38:58.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  76 Ia 23.0687 mA
[16:38:58.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  82 Ia 24.6688 mA
[16:38:58.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  79 Ia 23.8687 mA
[16:38:58.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[16:38:58.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[16:38:58.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[16:38:58.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[16:38:58.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[16:38:58.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[16:38:58.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  81 Ia 24.6688 mA
[16:38:59.019] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 23.0687 mA
[16:38:59.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 25.4688 mA
[16:38:59.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  76 Ia 23.0687 mA
[16:38:59.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  82 Ia 24.6688 mA
[16:38:59.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  79 Ia 23.0687 mA
[16:38:59.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  85 Ia 25.4688 mA
[16:38:59.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  77 Ia 23.0687 mA
[16:38:59.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 24.6688 mA
[16:38:59.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 23.8687 mA
[16:38:59.928] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[16:39:00.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 25.4688 mA
[16:39:00.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.0687 mA
[16:39:00.230] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  82 Ia 24.6688 mA
[16:39:00.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.0687 mA
[16:39:00.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 25.4688 mA
[16:39:00.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  77 Ia 23.0687 mA
[16:39:00.633] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  83 Ia 24.6688 mA
[16:39:00.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  80 Ia 23.8687 mA
[16:39:00.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[16:39:00.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[16:39:01.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  81 Ia 24.6688 mA
[16:39:01.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 23.0687 mA
[16:39:01.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  84 Ia 24.6688 mA
[16:39:01.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 24.6688 mA
[16:39:01.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 23.0687 mA
[16:39:01.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  84 Ia 24.6688 mA
[16:39:01.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  81 Ia 23.8687 mA
[16:39:01.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[16:39:01.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[16:39:01.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  73
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  76
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  68
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  90
[16:39:01.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[16:39:01.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[16:39:01.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[16:39:01.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[16:39:01.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[16:39:01.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[16:39:01.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[16:39:03.516] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[16:39:03.516] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.9  19.3  19.3  19.3  20.1  20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3  20.1
[16:39:03.551] <TB3>     INFO:    ----------------------------------------------------------------------
[16:39:03.551] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:39:03.551] <TB3>     INFO:    ----------------------------------------------------------------------
[16:39:03.696] <TB3>     INFO: Expecting 231680 events.
[16:39:11.950] <TB3>     INFO: 231680 events read in total (7537ms).
[16:39:12.106] <TB3>     INFO: Test took 8551ms.
[16:39:12.307] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 61
[16:39:12.311] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 109 and Delta(CalDel) = 63
[16:39:12.314] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 62
[16:39:12.318] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:39:12.321] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 63
[16:39:12.325] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 61
[16:39:12.328] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 62
[16:39:12.332] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:39:12.336] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 62
[16:39:12.339] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 104 and Delta(CalDel) = 59
[16:39:12.343] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 62
[16:39:12.346] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 59
[16:39:12.350] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 106 and Delta(CalDel) = 59
[16:39:12.353] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 59
[16:39:12.357] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 59
[16:39:12.361] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 61
[16:39:12.402] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:39:12.436] <TB3>     INFO:    ----------------------------------------------------------------------
[16:39:12.436] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:39:12.436] <TB3>     INFO:    ----------------------------------------------------------------------
[16:39:12.572] <TB3>     INFO: Expecting 231680 events.
[16:39:20.810] <TB3>     INFO: 231680 events read in total (7523ms).
[16:39:20.815] <TB3>     INFO: Test took 8375ms.
[16:39:20.836] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[16:39:21.151] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[16:39:21.155] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[16:39:21.158] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 32
[16:39:21.162] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31
[16:39:21.166] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[16:39:21.169] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31
[16:39:21.173] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[16:39:21.176] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[16:39:21.180] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29.5
[16:39:21.183] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[16:39:21.187] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[16:39:21.190] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[16:39:21.194] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[16:39:21.198] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[16:39:21.201] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[16:39:21.239] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:39:21.239] <TB3>     INFO: CalDel:      126   142   133   140   134   133   154   143   134   114   128   125   123   123   120   140
[16:39:21.239] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:39:21.243] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C0.dat
[16:39:21.243] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C1.dat
[16:39:21.243] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C2.dat
[16:39:21.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C3.dat
[16:39:21.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C4.dat
[16:39:21.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C5.dat
[16:39:21.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C6.dat
[16:39:21.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C7.dat
[16:39:21.244] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C8.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C9.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C10.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C11.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C12.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C13.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C14.dat
[16:39:21.245] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C15.dat
[16:39:21.246] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:39:21.246] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:39:21.246] <TB3>     INFO: PixTestPretest::doTest() done, duration: 47 seconds
[16:39:21.246] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:39:21.333] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:39:21.333] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:39:21.333] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:39:21.333] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:39:21.336] <TB3>     INFO: ######################################################################
[16:39:21.336] <TB3>     INFO: PixTestTiming::doTest()
[16:39:21.336] <TB3>     INFO: ######################################################################
[16:39:21.336] <TB3>     INFO:    ----------------------------------------------------------------------
[16:39:21.336] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[16:39:21.336] <TB3>     INFO:    ----------------------------------------------------------------------
[16:39:21.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:39:23.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:39:25.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:39:27.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:39:30.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:39:32.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:39:34.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:39:36.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:39:39.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:39:41.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:39:43.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:39:45.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:39:48.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:39:50.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:39:52.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:39:55.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:39:57.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:40:02.658] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:40:04.177] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:40:05.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:40:07.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:40:08.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:40:10.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:40:11.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:40:13.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:40:15.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:40:19.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:40:24.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:40:28.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:40:33.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:40:38.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:40:42.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:40:47.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:40:48.849] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:40:50.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:40:51.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:40:53.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:40:54.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:40:56.473] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:40:57.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:40:59.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:41:01.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:41:04.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:41:06.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:41:08.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:41:10.883] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:41:13.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:41:15.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:41:17.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:41:19.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:41:22.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:41:24.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:41:26.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:41:29.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:41:31.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:41:33.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:41:35.924] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:41:38.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:41:40.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:41:42.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:41:45.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:41:47.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:41:49.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:41:51.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:41:54.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:41:56.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:41:58.666] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:42:00.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:42:03.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:42:05.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:42:07.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:42:10.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:42:12.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:42:13.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:42:16.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:42:18.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:42:20.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:42:22.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:42:25.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:42:27.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:42:29.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:42:42.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:42:43.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:42:45.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:42:46.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:42:48.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:42:49.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:42:51.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:42:52.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:42:54.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:43:06.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:43:18.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:43:30.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:43:43.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:43:55.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:44:08.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:44:20.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:44:22.248] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:44:23.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:44:25.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:44:26.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:44:28.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:44:29.849] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:44:31.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:44:32.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:44:35.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:44:37.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:44:49.857] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:44:51.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:44:53.650] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:44:55.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:44:58.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:44:59.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:45:01.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:45:04.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:45:06.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:45:08.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:45:11.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:45:13.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:45:15.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:45:17.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:45:20.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:45:22.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:45:24.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:45:26.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:45:29.275] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:45:31.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:45:33.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:45:36.481] <TB3>     INFO: TBM Phase Settings: 240
[16:45:36.482] <TB3>     INFO: 400MHz Phase: 4
[16:45:36.482] <TB3>     INFO: 160MHz Phase: 7
[16:45:36.482] <TB3>     INFO: Functional Phase Area: 4
[16:45:36.485] <TB3>     INFO: Test took 375149 ms.
[16:45:36.485] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:45:36.486] <TB3>     INFO:    ----------------------------------------------------------------------
[16:45:36.486] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[16:45:36.486] <TB3>     INFO:    ----------------------------------------------------------------------
[16:45:36.486] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:45:40.446] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:45:45.163] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:45:49.691] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:45:54.406] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:45:58.745] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:46:03.085] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:46:07.613] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:46:11.764] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:46:14.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:46:17.437] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:46:20.649] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:46:22.924] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:46:25.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:46:28.406] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:46:31.241] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:46:34.641] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:46:36.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:46:37.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:46:39.212] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:46:40.732] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:46:42.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:46:43.772] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:46:45.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:46:46.810] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:46:48.330] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:46:49.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:46:52.127] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:46:54.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:46:56.673] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:46:58.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:47:01.221] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:47:02.740] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:47:04.260] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:47:05.780] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:47:08.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:47:10.326] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:47:12.599] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:47:14.873] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:47:17.146] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:47:18.666] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:47:20.185] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:47:21.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:47:23.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:47:26.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:47:28.526] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:47:30.800] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:47:33.073] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:47:34.593] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:47:36.113] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:47:37.635] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:47:39.908] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:47:42.182] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:47:44.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:47:46.727] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:47:49.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:47:50.524] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:47:55.990] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:48:01.647] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:48:07.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:48:12.958] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:48:18.614] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:48:24.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:48:30.569] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:48:37.046] <TB3>     INFO: ROC Delay Settings: 228
[16:48:37.046] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:48:37.046] <TB3>     INFO: ROC Port 0 Delay: 4
[16:48:37.046] <TB3>     INFO: ROC Port 1 Delay: 4
[16:48:37.046] <TB3>     INFO: Functional ROC Area: 4
[16:48:37.050] <TB3>     INFO: Test took 180565 ms.
[16:48:37.050] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:48:37.050] <TB3>     INFO:    ----------------------------------------------------------------------
[16:48:37.050] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:48:37.050] <TB3>     INFO:    ----------------------------------------------------------------------
[16:48:38.189] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 1 ====== a001 80c0 4608 4608 4608 4609 4608 4608 4608 4608 e062 c000 a101 8000 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 
[16:48:38.189] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4609 4609 4609 460b 4609 4609 4609 4609 e022 c000 a102 8040 4608 4608 4608 4608 4608 4609 4608 4608 e022 c000 
[16:48:38.189] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 460b 460b 460b 4608 460b 460b 460b 460b e022 c000 a103 80b1 4608 4608 4608 4608 4608 4609 4608 4608 e022 c000 
[16:48:38.189] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:48:52.378] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:52.378] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:49:06.583] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:06.583] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:49:20.601] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:20.601] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:49:34.633] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:34.633] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:49:48.725] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:48.725] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:50:02.756] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:02.756] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:50:16.698] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:16.698] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:50:30.755] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:30.755] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:50:44.755] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:44.755] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:50:58.386] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:58.767] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:58.780] <TB3>     INFO: Decoding statistics:
[16:50:58.780] <TB3>     INFO:   General information:
[16:50:58.780] <TB3>     INFO: 	 16bit words read:         240000000
[16:50:58.780] <TB3>     INFO: 	 valid events total:       20000000
[16:50:58.780] <TB3>     INFO: 	 empty events:             20000000
[16:50:58.780] <TB3>     INFO: 	 valid events with pixels: 0
[16:50:58.780] <TB3>     INFO: 	 valid pixel hits:         0
[16:50:58.780] <TB3>     INFO:   Event errors: 	           0
[16:50:58.780] <TB3>     INFO: 	 start marker:             0
[16:50:58.780] <TB3>     INFO: 	 stop marker:              0
[16:50:58.780] <TB3>     INFO: 	 overflow:                 0
[16:50:58.780] <TB3>     INFO: 	 invalid 5bit words:       0
[16:50:58.780] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:50:58.780] <TB3>     INFO:   TBM errors: 		           0
[16:50:58.780] <TB3>     INFO: 	 flawed TBM headers:       0
[16:50:58.780] <TB3>     INFO: 	 flawed TBM trailers:      0
[16:50:58.780] <TB3>     INFO: 	 event ID mismatches:      0
[16:50:58.780] <TB3>     INFO:   ROC errors: 		           0
[16:50:58.780] <TB3>     INFO: 	 missing ROC header(s):    0
[16:50:58.780] <TB3>     INFO: 	 misplaced readback start: 0
[16:50:58.780] <TB3>     INFO:   Pixel decoding errors:	   0
[16:50:58.780] <TB3>     INFO: 	 pixel data incomplete:    0
[16:50:58.780] <TB3>     INFO: 	 pixel address:            0
[16:50:58.780] <TB3>     INFO: 	 pulse height fill bit:    0
[16:50:58.780] <TB3>     INFO: 	 buffer corruption:        0
[16:50:58.780] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:58.780] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:50:58.780] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:58.780] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:58.781] <TB3>     INFO:    Read back bit status: 1
[16:50:58.781] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:58.781] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:58.781] <TB3>     INFO:    Timings are good!
[16:50:58.781] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:58.781] <TB3>     INFO: Test took 141731 ms.
[16:50:58.781] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:50:58.781] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:50:58.781] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:50:58.781] <TB3>     INFO: PixTestTiming::doTest took 697447 ms.
[16:50:58.781] <TB3>     INFO: PixTestTiming::doTest() done
[16:50:58.781] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:50:58.781] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:50:58.781] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:50:58.781] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:50:58.782] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:50:58.782] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:50:58.782] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:50:59.135] <TB3>     INFO: ######################################################################
[16:50:59.135] <TB3>     INFO: PixTestAlive::doTest()
[16:50:59.135] <TB3>     INFO: ######################################################################
[16:50:59.138] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:59.138] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:50:59.138] <TB3>     INFO:    ----------------------------------------------------------------------
[16:50:59.140] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:50:59.483] <TB3>     INFO: Expecting 41600 events.
[16:51:03.495] <TB3>     INFO: 41600 events read in total (3297ms).
[16:51:03.496] <TB3>     INFO: Test took 4356ms.
[16:51:03.506] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:51:03.506] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:51:03.506] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:51:03.880] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:51:03.880] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:51:03.880] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:51:03.886] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:03.886] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:51:03.886] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:03.888] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:51:04.233] <TB3>     INFO: Expecting 41600 events.
[16:51:07.180] <TB3>     INFO: 41600 events read in total (2233ms).
[16:51:07.181] <TB3>     INFO: Test took 3293ms.
[16:51:07.181] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:51:07.181] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:51:07.181] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:51:07.181] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:51:07.591] <TB3>     INFO: PixTestAlive::maskTest() done
[16:51:07.591] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:51:07.594] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:07.594] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:51:07.594] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:07.596] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:51:07.940] <TB3>     INFO: Expecting 41600 events.
[16:51:11.000] <TB3>     INFO: 41600 events read in total (3345ms).
[16:51:11.001] <TB3>     INFO: Test took 4404ms.
[16:51:12.010] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:51:12.010] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:51:12.010] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:51:12.388] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:51:12.388] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:51:12.388] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:51:12.389] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:51:12.397] <TB3>     INFO: ######################################################################
[16:51:12.397] <TB3>     INFO: PixTestTrim::doTest()
[16:51:12.397] <TB3>     INFO: ######################################################################
[16:51:12.400] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:12.400] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:51:12.400] <TB3>     INFO:    ----------------------------------------------------------------------
[16:51:12.476] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:51:12.476] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:51:12.500] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:51:12.500] <TB3>     INFO:     run 1 of 1
[16:51:12.500] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:51:12.843] <TB3>     INFO: Expecting 5025280 events.
[16:51:57.838] <TB3>     INFO: 1407888 events read in total (44280ms).
[16:52:40.499] <TB3>     INFO: 2797016 events read in total (86941ms).
[16:53:24.736] <TB3>     INFO: 4194488 events read in total (131179ms).
[16:53:51.052] <TB3>     INFO: 5025280 events read in total (157494ms).
[16:53:51.093] <TB3>     INFO: Test took 158593ms.
[16:53:51.154] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:51.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:53:52.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:53:53.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:53:55.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:53:56.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:53:58.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:59.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:00.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:02.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:03.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:04.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:06.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:07.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:08.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:10.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:11.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:12.992] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239136768
[16:54:12.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2483 minThrLimit = 98.2034 minThrNLimit = 116.872 -> result = 98.2483 -> 98
[16:54:12.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1292 minThrLimit = 95.1268 minThrNLimit = 117.454 -> result = 95.1292 -> 95
[16:54:12.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1738 minThrLimit = 99.115 minThrNLimit = 121.67 -> result = 99.1738 -> 99
[16:54:12.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1769 minThrLimit = 95.1631 minThrNLimit = 119.275 -> result = 95.1769 -> 95
[16:54:12.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8376 minThrLimit = 92.7901 minThrNLimit = 116.54 -> result = 92.8376 -> 92
[16:54:12.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.077 minThrLimit = 96.0735 minThrNLimit = 120.988 -> result = 96.077 -> 96
[16:54:12.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4892 minThrLimit = 83.4791 minThrNLimit = 103.886 -> result = 83.4892 -> 83
[16:54:12.000] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3756 minThrLimit = 92.3553 minThrNLimit = 116.595 -> result = 92.3756 -> 92
[16:54:12.000] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4367 minThrLimit = 83.4257 minThrNLimit = 102.281 -> result = 83.4367 -> 83
[16:54:12.001] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9681 minThrLimit = 97.9576 minThrNLimit = 124.027 -> result = 97.9681 -> 97
[16:54:12.001] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2118 minThrLimit = 97.2114 minThrNLimit = 121.343 -> result = 97.2118 -> 97
[16:54:12.001] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2732 minThrLimit = 85.2498 minThrNLimit = 109.631 -> result = 85.2732 -> 85
[16:54:12.002] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8608 minThrLimit = 95.8602 minThrNLimit = 121.776 -> result = 95.8608 -> 95
[16:54:12.002] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2748 minThrLimit = 82.2337 minThrNLimit = 107.093 -> result = 82.2748 -> 82
[16:54:12.003] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.69 minThrLimit = 89.6779 minThrNLimit = 117.135 -> result = 89.69 -> 89
[16:54:12.003] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0198 minThrLimit = 90.0139 minThrNLimit = 108.165 -> result = 90.0198 -> 90
[16:54:12.003] <TB3>     INFO: ROC 0 VthrComp = 98
[16:54:12.003] <TB3>     INFO: ROC 1 VthrComp = 95
[16:54:12.003] <TB3>     INFO: ROC 2 VthrComp = 99
[16:54:12.003] <TB3>     INFO: ROC 3 VthrComp = 95
[16:54:12.004] <TB3>     INFO: ROC 4 VthrComp = 92
[16:54:12.004] <TB3>     INFO: ROC 5 VthrComp = 96
[16:54:13.006] <TB3>     INFO: ROC 6 VthrComp = 83
[16:54:13.007] <TB3>     INFO: ROC 7 VthrComp = 92
[16:54:13.007] <TB3>     INFO: ROC 8 VthrComp = 83
[16:54:13.007] <TB3>     INFO: ROC 9 VthrComp = 97
[16:54:13.007] <TB3>     INFO: ROC 10 VthrComp = 97
[16:54:13.007] <TB3>     INFO: ROC 11 VthrComp = 85
[16:54:13.007] <TB3>     INFO: ROC 12 VthrComp = 95
[16:54:13.008] <TB3>     INFO: ROC 13 VthrComp = 82
[16:54:13.008] <TB3>     INFO: ROC 14 VthrComp = 89
[16:54:13.008] <TB3>     INFO: ROC 15 VthrComp = 90
[16:54:13.008] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:54:13.008] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:54:13.026] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:54:13.026] <TB3>     INFO:     run 1 of 1
[16:54:13.027] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:13.373] <TB3>     INFO: Expecting 5025280 events.
[16:54:47.628] <TB3>     INFO: 884696 events read in total (33539ms).
[16:55:23.151] <TB3>     INFO: 1767168 events read in total (69062ms).
[16:55:58.590] <TB3>     INFO: 2649072 events read in total (104501ms).
[16:56:32.042] <TB3>     INFO: 3521784 events read in total (137953ms).
[16:57:07.453] <TB3>     INFO: 4389704 events read in total (173364ms).
[16:57:33.168] <TB3>     INFO: 5025280 events read in total (199079ms).
[16:57:33.247] <TB3>     INFO: Test took 200220ms.
[16:57:33.428] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:33.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:35.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:37.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:38.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:40.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:41.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:43.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:57:44.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:57:46.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:57:48.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:57:49.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:57:51.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:57:52.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:57:54.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:57:56.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:57:57.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:57:59.257] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248451072
[16:57:59.260] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.387 for pixel 19/3 mean/min/max = 45.7207/31.8736/59.5677
[16:57:59.261] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.8343 for pixel 0/29 mean/min/max = 45.2327/31.5361/58.9293
[16:57:59.261] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.4506 for pixel 10/11 mean/min/max = 43.7836/31.7007/55.8665
[16:57:59.262] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.0359 for pixel 0/7 mean/min/max = 43.867/32.1089/55.625
[16:57:59.262] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0009 for pixel 0/62 mean/min/max = 45.1138/34.1991/56.0286
[16:57:59.262] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.118 for pixel 32/1 mean/min/max = 43.6919/32.1775/55.2063
[16:57:59.263] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.0794 for pixel 7/1 mean/min/max = 45.3879/32.6226/58.1532
[16:57:59.263] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9983 for pixel 22/6 mean/min/max = 45.312/33.623/57.001
[16:57:59.263] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.5038 for pixel 11/3 mean/min/max = 45.1253/32.4918/57.7588
[16:57:59.264] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.1455 for pixel 14/2 mean/min/max = 44.7146/32.2838/57.1455
[16:57:59.264] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.072 for pixel 2/15 mean/min/max = 43.957/31.7584/56.1556
[16:57:59.264] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.4822 for pixel 0/16 mean/min/max = 44.7317/31.7398/57.7237
[16:57:59.264] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.0543 for pixel 51/27 mean/min/max = 43.892/32.9509/54.8331
[16:57:59.265] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.9191 for pixel 0/5 mean/min/max = 43.2982/32.6343/53.9621
[16:57:59.265] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2696 for pixel 2/0 mean/min/max = 44.928/34.4409/55.4152
[16:57:59.265] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.4862 for pixel 21/79 mean/min/max = 45.4394/33.3408/57.538
[16:57:59.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:59.398] <TB3>     INFO: Expecting 411648 events.
[16:58:06.976] <TB3>     INFO: 411648 events read in total (6864ms).
[16:58:06.982] <TB3>     INFO: Expecting 411648 events.
[16:58:14.616] <TB3>     INFO: 411648 events read in total (6965ms).
[16:58:14.624] <TB3>     INFO: Expecting 411648 events.
[16:58:22.219] <TB3>     INFO: 411648 events read in total (6926ms).
[16:58:22.229] <TB3>     INFO: Expecting 411648 events.
[16:58:29.756] <TB3>     INFO: 411648 events read in total (6862ms).
[16:58:29.769] <TB3>     INFO: Expecting 411648 events.
[16:58:37.293] <TB3>     INFO: 411648 events read in total (6860ms).
[16:58:37.308] <TB3>     INFO: Expecting 411648 events.
[16:58:44.961] <TB3>     INFO: 411648 events read in total (6991ms).
[16:58:44.979] <TB3>     INFO: Expecting 411648 events.
[16:58:52.567] <TB3>     INFO: 411648 events read in total (6935ms).
[16:58:52.588] <TB3>     INFO: Expecting 411648 events.
[16:59:00.137] <TB3>     INFO: 411648 events read in total (6896ms).
[16:59:00.160] <TB3>     INFO: Expecting 411648 events.
[16:59:07.703] <TB3>     INFO: 411648 events read in total (6893ms).
[16:59:07.729] <TB3>     INFO: Expecting 411648 events.
[16:59:15.364] <TB3>     INFO: 411648 events read in total (6983ms).
[16:59:15.392] <TB3>     INFO: Expecting 411648 events.
[16:59:23.057] <TB3>     INFO: 411648 events read in total (7024ms).
[16:59:23.086] <TB3>     INFO: Expecting 411648 events.
[16:59:30.618] <TB3>     INFO: 411648 events read in total (6885ms).
[16:59:30.652] <TB3>     INFO: Expecting 411648 events.
[16:59:38.188] <TB3>     INFO: 411648 events read in total (6891ms).
[16:59:38.223] <TB3>     INFO: Expecting 411648 events.
[16:59:45.769] <TB3>     INFO: 411648 events read in total (6908ms).
[16:59:45.806] <TB3>     INFO: Expecting 411648 events.
[16:59:53.449] <TB3>     INFO: 411648 events read in total (7006ms).
[16:59:53.489] <TB3>     INFO: Expecting 411648 events.
[17:00:01.169] <TB3>     INFO: 411648 events read in total (7049ms).
[17:00:01.208] <TB3>     INFO: Test took 121942ms.
[17:00:01.707] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2073 < 35 for itrim = 103; old thr = 34.7839 ... break
[17:00:01.735] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2345 < 35 for itrim+1 = 96; old thr = 34.6566 ... break
[17:00:01.770] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.358 < 35 for itrim+1 = 93; old thr = 34.7194 ... break
[17:00:01.799] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1649 < 35 for itrim+1 = 85; old thr = 34.9161 ... break
[17:00:01.829] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8188 < 35 for itrim = 93; old thr = 33.9885 ... break
[17:00:01.872] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5132 < 35 for itrim+1 = 97; old thr = 34.7359 ... break
[17:00:01.908] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3203 < 35 for itrim+1 = 103; old thr = 34.9864 ... break
[17:00:01.945] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.895 < 35 for itrim+1 = 96; old thr = 34.6862 ... break
[17:00:01.973] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9002 < 35 for itrim+1 = 94; old thr = 34.4781 ... break
[17:00:02.014] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0623 < 35 for itrim = 110; old thr = 33.9753 ... break
[17:00:02.050] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1172 < 35 for itrim = 107; old thr = 33.8003 ... break
[17:00:02.079] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0762 < 35 for itrim = 89; old thr = 34.8988 ... break
[17:00:02.114] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0169 < 35 for itrim+1 = 87; old thr = 34.7977 ... break
[17:00:02.150] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0496 < 35 for itrim = 93; old thr = 34.2133 ... break
[17:00:02.192] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1634 < 35 for itrim = 99; old thr = 34.43 ... break
[17:00:02.219] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3852 < 35 for itrim+1 = 93; old thr = 34.9195 ... break
[17:00:02.297] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:00:02.307] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:00:02.307] <TB3>     INFO:     run 1 of 1
[17:00:02.307] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:02.650] <TB3>     INFO: Expecting 5025280 events.
[17:00:36.859] <TB3>     INFO: 870784 events read in total (33493ms).
[17:01:12.078] <TB3>     INFO: 1739976 events read in total (68712ms).
[17:01:47.223] <TB3>     INFO: 2608880 events read in total (103858ms).
[17:02:21.599] <TB3>     INFO: 3468008 events read in total (138233ms).
[17:02:56.560] <TB3>     INFO: 4322656 events read in total (173194ms).
[17:03:24.781] <TB3>     INFO: 5025280 events read in total (201415ms).
[17:03:24.870] <TB3>     INFO: Test took 202563ms.
[17:03:25.052] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:25.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:27.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:28.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:30.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:31.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:33.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:34.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:36.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:37.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:39.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:41.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:42.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:44.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:45.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:47.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:48.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:50.250] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262569984
[17:03:50.252] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.580329 .. 50.134084
[17:03:50.329] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 60 (-1/-1) hits flags = 528 (plus default)
[17:03:50.339] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:03:50.339] <TB3>     INFO:     run 1 of 1
[17:03:50.339] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:50.687] <TB3>     INFO: Expecting 1797120 events.
[17:04:30.275] <TB3>     INFO: 1112696 events read in total (38873ms).
[17:04:54.258] <TB3>     INFO: 1797120 events read in total (62856ms).
[17:04:54.278] <TB3>     INFO: Test took 63939ms.
[17:04:54.320] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:54.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:55.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:56.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:57.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:58.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:59.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:00.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:01.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:02.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:03.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:04.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:05.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:06.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:07.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:08.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:09.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:10.586] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 203550720
[17:05:10.666] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.985233 .. 45.936355
[17:05:10.743] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:05:10.753] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:05:10.753] <TB3>     INFO:     run 1 of 1
[17:05:10.753] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:11.095] <TB3>     INFO: Expecting 1630720 events.
[17:05:52.125] <TB3>     INFO: 1149816 events read in total (40315ms).
[17:06:09.263] <TB3>     INFO: 1630720 events read in total (57453ms).
[17:06:09.282] <TB3>     INFO: Test took 58530ms.
[17:06:09.317] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:09.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:10.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:11.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:12.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:13.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:14.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:15.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:16.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:17.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:18.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:19.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:20.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:06:21.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:06:22.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:06:23.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:06:24.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:25.601] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266526720
[17:06:25.684] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.560256 .. 42.776404
[17:06:25.762] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:06:25.772] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:06:25.773] <TB3>     INFO:     run 1 of 1
[17:06:25.773] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:26.119] <TB3>     INFO: Expecting 1331200 events.
[17:07:05.889] <TB3>     INFO: 1133016 events read in total (39055ms).
[17:07:13.333] <TB3>     INFO: 1331200 events read in total (46499ms).
[17:07:13.347] <TB3>     INFO: Test took 47574ms.
[17:07:13.378] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:07:13.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:07:14.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:07:15.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:07:16.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:07:17.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:07:18.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:07:19.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:07:20.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:07:21.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:07:22.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:07:23.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:07:24.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:07:25.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:07:26.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:07:27.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:07:28.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:07:29.237] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 204861440
[17:07:29.318] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.330457 .. 42.776404
[17:07:29.394] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[17:07:29.405] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:07:29.405] <TB3>     INFO:     run 1 of 1
[17:07:29.405] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:29.747] <TB3>     INFO: Expecting 1264640 events.
[17:08:10.091] <TB3>     INFO: 1115144 events read in total (39629ms).
[17:08:15.905] <TB3>     INFO: 1264640 events read in total (45443ms).
[17:08:15.918] <TB3>     INFO: Test took 46513ms.
[17:08:15.947] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:16.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:16.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:17.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:18.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:19.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:20.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:21.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:22.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:23.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:24.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:25.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:26.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:27.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:28.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:29.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:30.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:31.089] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 217096192
[17:08:31.170] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:08:31.171] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:08:31.181] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:08:31.182] <TB3>     INFO:     run 1 of 1
[17:08:31.182] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:08:31.523] <TB3>     INFO: Expecting 1364480 events.
[17:09:12.177] <TB3>     INFO: 1075488 events read in total (39939ms).
[17:09:23.073] <TB3>     INFO: 1364480 events read in total (50836ms).
[17:09:23.093] <TB3>     INFO: Test took 51911ms.
[17:09:23.137] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:23.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:24.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:25.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:26.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:27.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:28.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:29.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:30.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:31.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:32.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:33.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:34.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:35.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:36.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:37.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:38.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:39.135] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256245760
[17:09:39.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C0.dat
[17:09:39.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C1.dat
[17:09:39.171] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C2.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C3.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C4.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C5.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C6.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C7.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C8.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C9.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C10.dat
[17:09:39.172] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C11.dat
[17:09:39.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C12.dat
[17:09:39.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C13.dat
[17:09:39.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C14.dat
[17:09:39.173] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C15.dat
[17:09:39.173] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C0.dat
[17:09:39.181] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C1.dat
[17:09:39.189] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C2.dat
[17:09:39.197] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C3.dat
[17:09:39.205] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C4.dat
[17:09:39.213] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C5.dat
[17:09:39.221] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C6.dat
[17:09:39.230] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C7.dat
[17:09:39.238] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C8.dat
[17:09:39.246] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C9.dat
[17:09:39.254] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C10.dat
[17:09:39.262] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C11.dat
[17:09:39.271] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C12.dat
[17:09:39.279] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C13.dat
[17:09:39.288] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C14.dat
[17:09:39.295] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C15.dat
[17:09:39.302] <TB3>     INFO: PixTestTrim::trimTest() done
[17:09:39.302] <TB3>     INFO: vtrim:     103  96  93  85  93  97 103  96  94 110 107  89  87  93  99  93 
[17:09:39.302] <TB3>     INFO: vthrcomp:   98  95  99  95  92  96  83  92  83  97  97  85  95  82  89  90 
[17:09:39.302] <TB3>     INFO: vcal mean:  34.99  34.95  34.97  34.98  34.97  34.95  34.98  34.92  34.97  34.96  34.99  34.97  34.94  34.99  34.98  34.94 
[17:09:39.302] <TB3>     INFO: vcal RMS:    0.86   0.86   0.83   0.80   0.76   0.79   0.82   0.80   0.86   0.83   0.82   0.81   0.78   0.76   0.77   0.82 
[17:09:39.302] <TB3>     INFO: bits mean:   9.41   9.37   9.92   9.93   9.18  10.29   9.62   9.32   9.58   9.79  10.22   9.34   9.66  10.19   9.60   9.18 
[17:09:39.302] <TB3>     INFO: bits RMS:    2.74   2.85   2.72   2.58   2.60   2.45   2.62   2.58   2.65   2.62   2.47   2.89   2.63   2.41   2.37   2.68 
[17:09:39.312] <TB3>     INFO:    ----------------------------------------------------------------------
[17:09:39.312] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:09:39.312] <TB3>     INFO:    ----------------------------------------------------------------------
[17:09:39.315] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:09:39.316] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:09:39.326] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:39.326] <TB3>     INFO:     run 1 of 1
[17:09:39.326] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:39.668] <TB3>     INFO: Expecting 4160000 events.
[17:10:25.634] <TB3>     INFO: 1117405 events read in total (45251ms).
[17:11:09.643] <TB3>     INFO: 2222755 events read in total (89260ms).
[17:11:54.883] <TB3>     INFO: 3314370 events read in total (134500ms).
[17:12:29.693] <TB3>     INFO: 4160000 events read in total (169310ms).
[17:12:29.758] <TB3>     INFO: Test took 170432ms.
[17:12:29.897] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:30.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:12:32.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:12:33.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:12:35.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:12:37.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:12:39.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:12:41.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:12:43.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:45.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:47.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:49.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:50.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:52.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:54.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:56.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:58.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:13:00.381] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323596288
[17:13:00.382] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:13:00.455] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:13:00.455] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[17:13:00.465] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:13:00.465] <TB3>     INFO:     run 1 of 1
[17:13:00.465] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:13:00.808] <TB3>     INFO: Expecting 3369600 events.
[17:13:48.630] <TB3>     INFO: 1192970 events read in total (47107ms).
[17:14:34.665] <TB3>     INFO: 2363025 events read in total (93142ms).
[17:15:15.032] <TB3>     INFO: 3369600 events read in total (133510ms).
[17:15:15.079] <TB3>     INFO: Test took 134615ms.
[17:15:15.174] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:15:15.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:15:17.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:15:18.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:15:20.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:15:21.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:15:23.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:15:25.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:15:27.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:15:28.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:15:30.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:15:32.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:15:33.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:15:35.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:15:37.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:15:38.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:15:40.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:15:42.268] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293068800
[17:15:42.269] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:15:42.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:15:42.342] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[17:15:42.354] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:15:42.354] <TB3>     INFO:     run 1 of 1
[17:15:42.354] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:15:42.704] <TB3>     INFO: Expecting 3182400 events.
[17:16:31.543] <TB3>     INFO: 1233620 events read in total (48124ms).
[17:17:18.502] <TB3>     INFO: 2438245 events read in total (95083ms).
[17:17:48.157] <TB3>     INFO: 3182400 events read in total (124738ms).
[17:17:48.194] <TB3>     INFO: Test took 125840ms.
[17:17:48.272] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:17:48.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:17:49.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:17:51.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:17:53.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:17:54.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:17:56.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:17:57.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:17:59.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:18:01.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:18:02.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:18:04.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:18:06.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:18:07.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:18:09.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:18:10.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:18:12.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:18:14.151] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353136640
[17:18:14.152] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:18:14.225] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:18:14.225] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[17:18:14.237] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:18:14.237] <TB3>     INFO:     run 1 of 1
[17:18:14.237] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:18:14.584] <TB3>     INFO: Expecting 3161600 events.
[17:19:03.797] <TB3>     INFO: 1238040 events read in total (48498ms).
[17:19:50.334] <TB3>     INFO: 2447030 events read in total (95035ms).
[17:20:19.056] <TB3>     INFO: 3161600 events read in total (123757ms).
[17:20:19.094] <TB3>     INFO: Test took 124858ms.
[17:20:19.173] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:20:19.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:20:20.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:20:22.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:20:24.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:20:25.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:20:27.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:20:28.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:20:30.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:20:32.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:20:33.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:20:35.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:20:36.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:20:38.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:20:40.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:20:41.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:20:43.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:20:45.047] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355131392
[17:20:45.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:20:45.121] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:20:45.122] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[17:20:45.133] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:20:45.133] <TB3>     INFO:     run 1 of 1
[17:20:45.133] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:20:45.476] <TB3>     INFO: Expecting 3182400 events.
[17:21:34.307] <TB3>     INFO: 1232835 events read in total (48116ms).
[17:22:20.732] <TB3>     INFO: 2437050 events read in total (94541ms).
[17:22:50.456] <TB3>     INFO: 3182400 events read in total (124266ms).
[17:22:50.498] <TB3>     INFO: Test took 125365ms.
[17:22:50.576] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:22:50.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:22:52.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:22:53.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:22:55.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:22:57.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:22:58.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:23:00.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:23:01.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:23:03.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:23:05.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:23:06.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:23:08.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:23:09.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:23:11.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:23:13.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:23:14.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:23:16.472] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365129728
[17:23:16.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.9102, thr difference RMS: 1.35616
[17:23:16.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.1062, thr difference RMS: 1.71534
[17:23:16.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.31134, thr difference RMS: 1.85841
[17:23:16.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.45365, thr difference RMS: 1.46056
[17:23:16.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.83842, thr difference RMS: 1.62851
[17:23:16.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.57187, thr difference RMS: 1.68452
[17:23:16.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.32504, thr difference RMS: 1.38647
[17:23:16.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.10056, thr difference RMS: 1.58327
[17:23:16.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.3703, thr difference RMS: 1.44591
[17:23:16.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.20814, thr difference RMS: 1.60889
[17:23:16.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.1437, thr difference RMS: 1.59372
[17:23:16.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.05934, thr difference RMS: 1.25178
[17:23:16.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.82422, thr difference RMS: 1.73161
[17:23:16.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.3749, thr difference RMS: 1.12945
[17:23:16.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.67096, thr difference RMS: 1.27994
[17:23:16.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.30443, thr difference RMS: 1.61906
[17:23:16.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.8316, thr difference RMS: 1.33546
[17:23:16.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.07675, thr difference RMS: 1.71252
[17:23:16.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.38156, thr difference RMS: 1.84305
[17:23:16.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.40443, thr difference RMS: 1.4321
[17:23:16.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.86081, thr difference RMS: 1.60458
[17:23:16.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.55157, thr difference RMS: 1.68618
[17:23:16.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.25793, thr difference RMS: 1.39283
[17:23:16.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.1658, thr difference RMS: 1.58544
[17:23:16.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.28067, thr difference RMS: 1.4579
[17:23:16.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.15569, thr difference RMS: 1.6003
[17:23:16.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.97792, thr difference RMS: 1.5778
[17:23:16.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.0799, thr difference RMS: 1.22157
[17:23:16.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.84513, thr difference RMS: 1.7077
[17:23:16.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.39808, thr difference RMS: 1.1217
[17:23:16.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.75682, thr difference RMS: 1.26614
[17:23:16.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.34414, thr difference RMS: 1.6028
[17:23:16.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.7826, thr difference RMS: 1.33264
[17:23:16.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.08891, thr difference RMS: 1.69218
[17:23:16.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.4738, thr difference RMS: 1.8247
[17:23:16.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.54564, thr difference RMS: 1.45256
[17:23:16.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.9416, thr difference RMS: 1.59071
[17:23:16.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.61045, thr difference RMS: 1.67854
[17:23:16.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.27066, thr difference RMS: 1.37809
[17:23:16.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.08484, thr difference RMS: 1.58057
[17:23:16.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.26644, thr difference RMS: 1.44878
[17:23:16.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.19009, thr difference RMS: 1.60955
[17:23:16.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.91061, thr difference RMS: 1.58538
[17:23:16.482] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.17693, thr difference RMS: 1.23962
[17:23:16.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.90424, thr difference RMS: 1.71834
[17:23:16.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.50225, thr difference RMS: 1.12791
[17:23:16.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.86838, thr difference RMS: 1.27795
[17:23:16.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.40344, thr difference RMS: 1.60107
[17:23:16.483] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.7175, thr difference RMS: 1.32653
[17:23:16.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.09687, thr difference RMS: 1.71268
[17:23:16.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.50851, thr difference RMS: 1.85269
[17:23:16.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.61885, thr difference RMS: 1.42815
[17:23:16.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.06652, thr difference RMS: 1.57722
[17:23:16.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.71069, thr difference RMS: 1.68466
[17:23:16.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.33346, thr difference RMS: 1.36288
[17:23:16.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.21247, thr difference RMS: 1.57869
[17:23:16.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.18652, thr difference RMS: 1.44808
[17:23:16.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.208, thr difference RMS: 1.6175
[17:23:16.485] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.83322, thr difference RMS: 1.57921
[17:23:16.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.2011, thr difference RMS: 1.21264
[17:23:16.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.04183, thr difference RMS: 1.6916
[17:23:16.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.59413, thr difference RMS: 1.12632
[17:23:16.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.00915, thr difference RMS: 1.26739
[17:23:16.486] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.48514, thr difference RMS: 1.59259
[17:23:16.594] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[17:23:16.597] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1924 seconds
[17:23:16.597] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:23:17.326] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:23:17.326] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:23:17.329] <TB3>     INFO: ######################################################################
[17:23:17.329] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[17:23:17.329] <TB3>     INFO: ######################################################################
[17:23:17.329] <TB3>     INFO:    ----------------------------------------------------------------------
[17:23:17.329] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:23:17.329] <TB3>     INFO:    ----------------------------------------------------------------------
[17:23:17.329] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:23:17.339] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:23:17.339] <TB3>     INFO:     run 1 of 1
[17:23:17.339] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:23:17.686] <TB3>     INFO: Expecting 59072000 events.
[17:23:47.115] <TB3>     INFO: 1073000 events read in total (28714ms).
[17:24:15.558] <TB3>     INFO: 2141600 events read in total (57157ms).
[17:24:44.031] <TB3>     INFO: 3210600 events read in total (85630ms).
[17:25:12.395] <TB3>     INFO: 4282600 events read in total (113994ms).
[17:25:40.676] <TB3>     INFO: 5350600 events read in total (142275ms).
[17:26:09.025] <TB3>     INFO: 6419600 events read in total (170624ms).
[17:26:37.483] <TB3>     INFO: 7491400 events read in total (199082ms).
[17:27:05.791] <TB3>     INFO: 8559800 events read in total (227390ms).
[17:27:34.173] <TB3>     INFO: 9628000 events read in total (255772ms).
[17:28:02.622] <TB3>     INFO: 10700600 events read in total (284221ms).
[17:28:30.941] <TB3>     INFO: 11769000 events read in total (312540ms).
[17:28:59.384] <TB3>     INFO: 12838800 events read in total (340983ms).
[17:29:27.734] <TB3>     INFO: 13910400 events read in total (369333ms).
[17:29:56.076] <TB3>     INFO: 14979000 events read in total (397675ms).
[17:30:24.465] <TB3>     INFO: 16049400 events read in total (426064ms).
[17:30:52.945] <TB3>     INFO: 17120200 events read in total (454544ms).
[17:31:21.530] <TB3>     INFO: 18189000 events read in total (483129ms).
[17:31:50.022] <TB3>     INFO: 19260000 events read in total (511621ms).
[17:32:18.514] <TB3>     INFO: 20329600 events read in total (540113ms).
[17:32:46.881] <TB3>     INFO: 21397800 events read in total (568480ms).
[17:33:15.219] <TB3>     INFO: 22469400 events read in total (596818ms).
[17:33:43.725] <TB3>     INFO: 23539400 events read in total (625324ms).
[17:34:12.101] <TB3>     INFO: 24607400 events read in total (653700ms).
[17:34:40.477] <TB3>     INFO: 25679400 events read in total (682076ms).
[17:35:08.881] <TB3>     INFO: 26749000 events read in total (710480ms).
[17:35:37.348] <TB3>     INFO: 27817800 events read in total (738947ms).
[17:36:05.815] <TB3>     INFO: 28890600 events read in total (767414ms).
[17:36:34.338] <TB3>     INFO: 29958800 events read in total (795937ms).
[17:37:02.795] <TB3>     INFO: 31027000 events read in total (824394ms).
[17:37:31.254] <TB3>     INFO: 32099600 events read in total (852854ms).
[17:37:59.735] <TB3>     INFO: 33168000 events read in total (881334ms).
[17:38:28.136] <TB3>     INFO: 34236400 events read in total (909735ms).
[17:38:56.713] <TB3>     INFO: 35308200 events read in total (938312ms).
[17:39:25.134] <TB3>     INFO: 36376600 events read in total (966733ms).
[17:39:53.594] <TB3>     INFO: 37444800 events read in total (995193ms).
[17:40:22.031] <TB3>     INFO: 38516200 events read in total (1023630ms).
[17:40:50.557] <TB3>     INFO: 39585800 events read in total (1052156ms).
[17:41:18.964] <TB3>     INFO: 40653800 events read in total (1080563ms).
[17:41:47.449] <TB3>     INFO: 41724200 events read in total (1109048ms).
[17:42:15.910] <TB3>     INFO: 42793400 events read in total (1137509ms).
[17:42:44.436] <TB3>     INFO: 43861200 events read in total (1166035ms).
[17:43:12.932] <TB3>     INFO: 44929400 events read in total (1194531ms).
[17:43:41.496] <TB3>     INFO: 46000600 events read in total (1223095ms).
[17:44:09.004] <TB3>     INFO: 47068400 events read in total (1251603ms).
[17:44:38.507] <TB3>     INFO: 48136200 events read in total (1280106ms).
[17:45:06.960] <TB3>     INFO: 49205800 events read in total (1308559ms).
[17:45:35.441] <TB3>     INFO: 50276000 events read in total (1337040ms).
[17:46:03.957] <TB3>     INFO: 51343600 events read in total (1365556ms).
[17:46:32.380] <TB3>     INFO: 52410800 events read in total (1393979ms).
[17:47:00.857] <TB3>     INFO: 53480000 events read in total (1422456ms).
[17:47:28.621] <TB3>     INFO: 54550800 events read in total (1450220ms).
[17:47:56.977] <TB3>     INFO: 55619000 events read in total (1478576ms).
[17:48:25.337] <TB3>     INFO: 56687000 events read in total (1506936ms).
[17:48:52.082] <TB3>     INFO: 57757800 events read in total (1533681ms).
[17:49:20.595] <TB3>     INFO: 58826400 events read in total (1562194ms).
[17:49:27.516] <TB3>     INFO: 59072000 events read in total (1569115ms).
[17:49:27.539] <TB3>     INFO: Test took 1570199ms.
[17:49:27.596] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:27.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:49:27.730] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:28.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:49:28.908] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:30.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:49:30.078] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:31.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:49:31.261] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:32.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:49:32.421] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:33.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:49:33.601] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:34.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:49:34.761] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:35.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:49:35.919] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:37.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:49:37.082] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:38.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:49:38.269] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:39.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:49:39.434] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:40.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:49:40.601] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:41.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:49:41.756] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:42.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:49:42.931] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:44.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:49:44.111] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:45.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:49:45.274] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:49:46.449] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497754112
[17:49:46.480] <TB3>     INFO: PixTestScurves::scurves() done 
[17:49:46.480] <TB3>     INFO: Vcal mean:  35.12  35.06  34.99  35.11  35.11  35.07  35.09  35.13  35.08  35.05  35.02  35.09  35.07  35.04  35.09  35.09 
[17:49:46.480] <TB3>     INFO: Vcal RMS:    0.74   0.72   0.71   0.67   0.64   0.68   0.70   0.66   0.73   0.72   0.69   0.67   0.65   0.63   0.64   0.70 
[17:49:46.480] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:49:46.557] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:49:46.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:49:46.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:49:46.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:49:46.557] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:49:46.557] <TB3>     INFO: ######################################################################
[17:49:46.557] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:49:46.557] <TB3>     INFO: ######################################################################
[17:49:46.561] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:49:46.905] <TB3>     INFO: Expecting 41600 events.
[17:49:50.967] <TB3>     INFO: 41600 events read in total (3334ms).
[17:49:50.967] <TB3>     INFO: Test took 4406ms.
[17:49:50.975] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:50.975] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:49:50.976] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:49:50.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:49:50.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:49:50.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:49:50.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:49:51.322] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:49:51.671] <TB3>     INFO: Expecting 41600 events.
[17:49:55.804] <TB3>     INFO: 41600 events read in total (3418ms).
[17:49:55.804] <TB3>     INFO: Test took 4482ms.
[17:49:55.812] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:55.812] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:49:55.812] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:49:55.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.891
[17:49:55.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[17:49:55.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.128
[17:49:55.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[17:49:55.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.24
[17:49:55.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.906
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.785
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 163
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.49
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.31
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 174
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.18
[17:49:55.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.105
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,7] phvalue 170
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.901
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.231
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.902
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 167
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.043
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.848
[17:49:55.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.254
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 171
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.723
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 163
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:49:55.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:49:55.912] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:49:56.259] <TB3>     INFO: Expecting 41600 events.
[17:50:00.421] <TB3>     INFO: 41600 events read in total (3447ms).
[17:50:00.422] <TB3>     INFO: Test took 4510ms.
[17:50:00.430] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:50:00.430] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:50:00.430] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:50:00.434] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 4
[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9563
[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 80
[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7334
[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6448
[17:50:00.435] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 76
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.692
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 70
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.7995
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 56
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2742
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 77
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0128
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 80
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9526
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 78
[17:50:00.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1659
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 65
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1178
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,60] phvalue 82
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3983
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 66
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6722
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 70
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.015
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 64
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3015
[17:50:00.437] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 82
[17:50:00.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8938
[17:50:00.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 72
[17:50:00.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2405
[17:50:00.438] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 61
[17:50:00.441] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 0 0
[17:50:00.848] <TB3>     INFO: Expecting 2560 events.
[17:50:01.806] <TB3>     INFO: 2560 events read in total (243ms).
[17:50:01.806] <TB3>     INFO: Test took 1365ms.
[17:50:01.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:01.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 1 1
[17:50:02.315] <TB3>     INFO: Expecting 2560 events.
[17:50:03.271] <TB3>     INFO: 2560 events read in total (241ms).
[17:50:03.271] <TB3>     INFO: Test took 1464ms.
[17:50:03.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:03.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 2 2
[17:50:03.779] <TB3>     INFO: Expecting 2560 events.
[17:50:04.737] <TB3>     INFO: 2560 events read in total (243ms).
[17:50:04.737] <TB3>     INFO: Test took 1465ms.
[17:50:04.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:04.738] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 3 3
[17:50:05.245] <TB3>     INFO: Expecting 2560 events.
[17:50:06.202] <TB3>     INFO: 2560 events read in total (242ms).
[17:50:06.202] <TB3>     INFO: Test took 1464ms.
[17:50:06.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:06.202] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[17:50:06.710] <TB3>     INFO: Expecting 2560 events.
[17:50:07.670] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:07.670] <TB3>     INFO: Test took 1468ms.
[17:50:07.671] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:07.671] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 5 5
[17:50:08.178] <TB3>     INFO: Expecting 2560 events.
[17:50:09.138] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:09.138] <TB3>     INFO: Test took 1467ms.
[17:50:09.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:09.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 6 6
[17:50:09.646] <TB3>     INFO: Expecting 2560 events.
[17:50:10.606] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:10.606] <TB3>     INFO: Test took 1468ms.
[17:50:10.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:10.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 7 7
[17:50:11.114] <TB3>     INFO: Expecting 2560 events.
[17:50:12.071] <TB3>     INFO: 2560 events read in total (242ms).
[17:50:12.072] <TB3>     INFO: Test took 1465ms.
[17:50:12.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:12.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:50:12.581] <TB3>     INFO: Expecting 2560 events.
[17:50:13.539] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:13.540] <TB3>     INFO: Test took 1468ms.
[17:50:13.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:13.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 60, 9 9
[17:50:14.047] <TB3>     INFO: Expecting 2560 events.
[17:50:15.005] <TB3>     INFO: 2560 events read in total (243ms).
[17:50:15.005] <TB3>     INFO: Test took 1464ms.
[17:50:15.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:15.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 10 10
[17:50:15.513] <TB3>     INFO: Expecting 2560 events.
[17:50:16.472] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:16.472] <TB3>     INFO: Test took 1466ms.
[17:50:16.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:16.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[17:50:16.980] <TB3>     INFO: Expecting 2560 events.
[17:50:17.938] <TB3>     INFO: 2560 events read in total (243ms).
[17:50:17.938] <TB3>     INFO: Test took 1466ms.
[17:50:17.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:17.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 12 12
[17:50:18.446] <TB3>     INFO: Expecting 2560 events.
[17:50:19.404] <TB3>     INFO: 2560 events read in total (243ms).
[17:50:19.405] <TB3>     INFO: Test took 1466ms.
[17:50:19.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:19.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 13 13
[17:50:19.912] <TB3>     INFO: Expecting 2560 events.
[17:50:20.871] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:20.871] <TB3>     INFO: Test took 1464ms.
[17:50:20.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:20.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 14 14
[17:50:21.379] <TB3>     INFO: Expecting 2560 events.
[17:50:22.340] <TB3>     INFO: 2560 events read in total (246ms).
[17:50:22.340] <TB3>     INFO: Test took 1468ms.
[17:50:22.340] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:22.340] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 15 15
[17:50:22.847] <TB3>     INFO: Expecting 2560 events.
[17:50:23.806] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:23.806] <TB3>     INFO: Test took 1466ms.
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[17:50:23.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:50:23.810] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:24.317] <TB3>     INFO: Expecting 655360 events.
[17:50:36.239] <TB3>     INFO: 655360 events read in total (11207ms).
[17:50:36.250] <TB3>     INFO: Expecting 655360 events.
[17:50:47.977] <TB3>     INFO: 655360 events read in total (11163ms).
[17:50:47.992] <TB3>     INFO: Expecting 655360 events.
[17:50:59.739] <TB3>     INFO: 655360 events read in total (11180ms).
[17:50:59.758] <TB3>     INFO: Expecting 655360 events.
[17:51:11.478] <TB3>     INFO: 655360 events read in total (11159ms).
[17:51:11.503] <TB3>     INFO: Expecting 655360 events.
[17:51:23.224] <TB3>     INFO: 655360 events read in total (11168ms).
[17:51:23.253] <TB3>     INFO: Expecting 655360 events.
[17:51:34.979] <TB3>     INFO: 655360 events read in total (11174ms).
[17:51:35.013] <TB3>     INFO: Expecting 655360 events.
[17:51:46.718] <TB3>     INFO: 655360 events read in total (11159ms).
[17:51:46.755] <TB3>     INFO: Expecting 655360 events.
[17:51:58.440] <TB3>     INFO: 655360 events read in total (11147ms).
[17:51:58.482] <TB3>     INFO: Expecting 655360 events.
[17:52:10.194] <TB3>     INFO: 655360 events read in total (11173ms).
[17:52:10.241] <TB3>     INFO: Expecting 655360 events.
[17:52:21.969] <TB3>     INFO: 655360 events read in total (11190ms).
[17:52:22.019] <TB3>     INFO: Expecting 655360 events.
[17:52:33.770] <TB3>     INFO: 655360 events read in total (11224ms).
[17:52:33.824] <TB3>     INFO: Expecting 655360 events.
[17:52:45.565] <TB3>     INFO: 655360 events read in total (11214ms).
[17:52:45.622] <TB3>     INFO: Expecting 655360 events.
[17:52:57.388] <TB3>     INFO: 655360 events read in total (11239ms).
[17:52:57.449] <TB3>     INFO: Expecting 655360 events.
[17:53:09.210] <TB3>     INFO: 655360 events read in total (11234ms).
[17:53:09.278] <TB3>     INFO: Expecting 655360 events.
[17:53:21.035] <TB3>     INFO: 655360 events read in total (11231ms).
[17:53:21.106] <TB3>     INFO: Expecting 655360 events.
[17:53:32.815] <TB3>     INFO: 655360 events read in total (11183ms).
[17:53:32.892] <TB3>     INFO: Test took 189083ms.
[17:53:32.987] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:53:33.294] <TB3>     INFO: Expecting 655360 events.
[17:53:45.056] <TB3>     INFO: 655360 events read in total (11046ms).
[17:53:45.067] <TB3>     INFO: Expecting 655360 events.
[17:53:56.781] <TB3>     INFO: 655360 events read in total (11141ms).
[17:53:56.797] <TB3>     INFO: Expecting 655360 events.
[17:54:08.446] <TB3>     INFO: 655360 events read in total (11086ms).
[17:54:08.465] <TB3>     INFO: Expecting 655360 events.
[17:54:20.135] <TB3>     INFO: 655360 events read in total (11109ms).
[17:54:20.158] <TB3>     INFO: Expecting 655360 events.
[17:54:31.818] <TB3>     INFO: 655360 events read in total (11103ms).
[17:54:31.845] <TB3>     INFO: Expecting 655360 events.
[17:54:43.466] <TB3>     INFO: 655360 events read in total (11068ms).
[17:54:43.497] <TB3>     INFO: Expecting 655360 events.
[17:54:55.185] <TB3>     INFO: 655360 events read in total (11139ms).
[17:54:55.221] <TB3>     INFO: Expecting 655360 events.
[17:55:06.894] <TB3>     INFO: 655360 events read in total (11128ms).
[17:55:06.934] <TB3>     INFO: Expecting 655360 events.
[17:55:18.645] <TB3>     INFO: 655360 events read in total (11171ms).
[17:55:18.691] <TB3>     INFO: Expecting 655360 events.
[17:55:30.331] <TB3>     INFO: 655360 events read in total (11106ms).
[17:55:30.380] <TB3>     INFO: Expecting 655360 events.
[17:55:42.089] <TB3>     INFO: 655360 events read in total (11177ms).
[17:55:42.142] <TB3>     INFO: Expecting 655360 events.
[17:55:53.853] <TB3>     INFO: 655360 events read in total (11183ms).
[17:55:53.910] <TB3>     INFO: Expecting 655360 events.
[17:56:05.622] <TB3>     INFO: 655360 events read in total (11185ms).
[17:56:05.687] <TB3>     INFO: Expecting 655360 events.
[17:56:17.423] <TB3>     INFO: 655360 events read in total (11209ms).
[17:56:17.490] <TB3>     INFO: Expecting 655360 events.
[17:56:29.251] <TB3>     INFO: 655360 events read in total (11235ms).
[17:56:29.321] <TB3>     INFO: Expecting 655360 events.
[17:56:41.027] <TB3>     INFO: 655360 events read in total (11180ms).
[17:56:41.102] <TB3>     INFO: Test took 188115ms.
[17:56:41.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:56:41.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:56:41.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:56:41.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:56:41.281] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:56:41.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:56:41.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.282] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:56:41.283] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.283] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:56:41.283] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.283] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:56:41.283] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:56:41.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:56:41.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:56:41.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:56:41.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:56:41.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:56:41.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:56:41.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:56:41.286] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.294] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.301] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.308] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.315] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:56:41.322] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:56:41.328] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:56:41.335] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:56:41.342] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:56:41.349] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:56:41.356] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.363] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.370] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.377] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.383] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:56:41.390] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.397] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.404] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.411] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.418] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.425] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.432] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.438] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:56:41.446] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:56:41.473] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C0.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C1.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C2.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C3.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C4.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C5.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C6.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C7.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C8.dat
[17:56:41.474] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C9.dat
[17:56:41.475] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C10.dat
[17:56:41.475] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C11.dat
[17:56:41.475] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C12.dat
[17:56:41.475] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C13.dat
[17:56:41.475] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C14.dat
[17:56:41.475] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C15.dat
[17:56:41.820] <TB3>     INFO: Expecting 41600 events.
[17:56:45.675] <TB3>     INFO: 41600 events read in total (3140ms).
[17:56:45.676] <TB3>     INFO: Test took 4199ms.
[17:56:46.334] <TB3>     INFO: Expecting 41600 events.
[17:56:50.205] <TB3>     INFO: 41600 events read in total (3156ms).
[17:56:50.205] <TB3>     INFO: Test took 4222ms.
[17:56:50.867] <TB3>     INFO: Expecting 41600 events.
[17:56:54.725] <TB3>     INFO: 41600 events read in total (3143ms).
[17:56:54.726] <TB3>     INFO: Test took 4206ms.
[17:56:55.030] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:55.162] <TB3>     INFO: Expecting 2560 events.
[17:56:56.122] <TB3>     INFO: 2560 events read in total (245ms).
[17:56:56.122] <TB3>     INFO: Test took 1092ms.
[17:56:56.124] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:56.631] <TB3>     INFO: Expecting 2560 events.
[17:56:57.590] <TB3>     INFO: 2560 events read in total (244ms).
[17:56:57.591] <TB3>     INFO: Test took 1467ms.
[17:56:57.594] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:58.099] <TB3>     INFO: Expecting 2560 events.
[17:56:59.057] <TB3>     INFO: 2560 events read in total (243ms).
[17:56:59.057] <TB3>     INFO: Test took 1463ms.
[17:56:59.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:59.566] <TB3>     INFO: Expecting 2560 events.
[17:57:00.527] <TB3>     INFO: 2560 events read in total (246ms).
[17:57:00.528] <TB3>     INFO: Test took 1469ms.
[17:57:00.530] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:01.036] <TB3>     INFO: Expecting 2560 events.
[17:57:01.995] <TB3>     INFO: 2560 events read in total (244ms).
[17:57:01.996] <TB3>     INFO: Test took 1466ms.
[17:57:01.997] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:02.505] <TB3>     INFO: Expecting 2560 events.
[17:57:03.463] <TB3>     INFO: 2560 events read in total (243ms).
[17:57:03.464] <TB3>     INFO: Test took 1467ms.
[17:57:03.466] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:03.971] <TB3>     INFO: Expecting 2560 events.
[17:57:04.931] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:04.931] <TB3>     INFO: Test took 1465ms.
[17:57:04.934] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:05.440] <TB3>     INFO: Expecting 2560 events.
[17:57:06.397] <TB3>     INFO: 2560 events read in total (242ms).
[17:57:06.397] <TB3>     INFO: Test took 1463ms.
[17:57:06.399] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:06.907] <TB3>     INFO: Expecting 2560 events.
[17:57:07.866] <TB3>     INFO: 2560 events read in total (244ms).
[17:57:07.867] <TB3>     INFO: Test took 1468ms.
[17:57:07.869] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:08.376] <TB3>     INFO: Expecting 2560 events.
[17:57:09.336] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:09.337] <TB3>     INFO: Test took 1468ms.
[17:57:09.339] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:09.846] <TB3>     INFO: Expecting 2560 events.
[17:57:10.805] <TB3>     INFO: 2560 events read in total (244ms).
[17:57:10.805] <TB3>     INFO: Test took 1466ms.
[17:57:10.807] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:11.314] <TB3>     INFO: Expecting 2560 events.
[17:57:12.271] <TB3>     INFO: 2560 events read in total (242ms).
[17:57:12.272] <TB3>     INFO: Test took 1465ms.
[17:57:12.274] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:12.781] <TB3>     INFO: Expecting 2560 events.
[17:57:13.741] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:13.741] <TB3>     INFO: Test took 1467ms.
[17:57:13.743] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:14.251] <TB3>     INFO: Expecting 2560 events.
[17:57:15.210] <TB3>     INFO: 2560 events read in total (244ms).
[17:57:15.210] <TB3>     INFO: Test took 1467ms.
[17:57:15.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:15.719] <TB3>     INFO: Expecting 2560 events.
[17:57:16.677] <TB3>     INFO: 2560 events read in total (243ms).
[17:57:16.678] <TB3>     INFO: Test took 1466ms.
[17:57:16.680] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:17.186] <TB3>     INFO: Expecting 2560 events.
[17:57:18.143] <TB3>     INFO: 2560 events read in total (242ms).
[17:57:18.144] <TB3>     INFO: Test took 1464ms.
[17:57:18.146] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:18.652] <TB3>     INFO: Expecting 2560 events.
[17:57:19.612] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:19.613] <TB3>     INFO: Test took 1467ms.
[17:57:19.615] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:20.121] <TB3>     INFO: Expecting 2560 events.
[17:57:21.079] <TB3>     INFO: 2560 events read in total (243ms).
[17:57:21.080] <TB3>     INFO: Test took 1465ms.
[17:57:21.083] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:21.589] <TB3>     INFO: Expecting 2560 events.
[17:57:22.549] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:22.549] <TB3>     INFO: Test took 1467ms.
[17:57:22.551] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:23.058] <TB3>     INFO: Expecting 2560 events.
[17:57:24.018] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:24.018] <TB3>     INFO: Test took 1467ms.
[17:57:24.020] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:24.527] <TB3>     INFO: Expecting 2560 events.
[17:57:25.485] <TB3>     INFO: 2560 events read in total (243ms).
[17:57:25.485] <TB3>     INFO: Test took 1465ms.
[17:57:25.488] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:25.994] <TB3>     INFO: Expecting 2560 events.
[17:57:26.952] <TB3>     INFO: 2560 events read in total (243ms).
[17:57:26.953] <TB3>     INFO: Test took 1466ms.
[17:57:26.955] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:27.461] <TB3>     INFO: Expecting 2560 events.
[17:57:28.421] <TB3>     INFO: 2560 events read in total (246ms).
[17:57:28.422] <TB3>     INFO: Test took 1467ms.
[17:57:28.424] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:28.930] <TB3>     INFO: Expecting 2560 events.
[17:57:29.890] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:29.890] <TB3>     INFO: Test took 1466ms.
[17:57:29.892] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:30.399] <TB3>     INFO: Expecting 2560 events.
[17:57:31.356] <TB3>     INFO: 2560 events read in total (242ms).
[17:57:31.356] <TB3>     INFO: Test took 1464ms.
[17:57:31.358] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:31.865] <TB3>     INFO: Expecting 2560 events.
[17:57:32.825] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:32.825] <TB3>     INFO: Test took 1467ms.
[17:57:32.827] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:33.334] <TB3>     INFO: Expecting 2560 events.
[17:57:34.295] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:34.296] <TB3>     INFO: Test took 1469ms.
[17:57:34.298] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:34.804] <TB3>     INFO: Expecting 2560 events.
[17:57:35.761] <TB3>     INFO: 2560 events read in total (242ms).
[17:57:35.761] <TB3>     INFO: Test took 1463ms.
[17:57:35.763] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:36.271] <TB3>     INFO: Expecting 2560 events.
[17:57:37.228] <TB3>     INFO: 2560 events read in total (243ms).
[17:57:37.228] <TB3>     INFO: Test took 1465ms.
[17:57:37.231] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:37.738] <TB3>     INFO: Expecting 2560 events.
[17:57:38.698] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:38.698] <TB3>     INFO: Test took 1467ms.
[17:57:38.701] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:39.207] <TB3>     INFO: Expecting 2560 events.
[17:57:40.167] <TB3>     INFO: 2560 events read in total (245ms).
[17:57:40.167] <TB3>     INFO: Test took 1467ms.
[17:57:40.170] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:57:40.676] <TB3>     INFO: Expecting 2560 events.
[17:57:41.635] <TB3>     INFO: 2560 events read in total (244ms).
[17:57:41.636] <TB3>     INFO: Test took 1466ms.
[17:57:42.658] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[17:57:42.658] <TB3>     INFO: PH scale (per ROC):    67  77  71  82  77  73  74  79  75  76  76  76  80  77  79  64
[17:57:42.658] <TB3>     INFO: PH offset (per ROC):  175 174 175 176 190 175 173 174 182 170 181 177 181 171 177 194
[17:57:42.833] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:57:42.836] <TB3>     INFO: ######################################################################
[17:57:42.836] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:57:42.836] <TB3>     INFO: ######################################################################
[17:57:42.836] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:57:42.848] <TB3>     INFO: scanning low vcal = 10
[17:57:43.191] <TB3>     INFO: Expecting 41600 events.
[17:57:46.896] <TB3>     INFO: 41600 events read in total (2990ms).
[17:57:46.896] <TB3>     INFO: Test took 4048ms.
[17:57:46.897] <TB3>     INFO: scanning low vcal = 20
[17:57:47.404] <TB3>     INFO: Expecting 41600 events.
[17:57:51.138] <TB3>     INFO: 41600 events read in total (3019ms).
[17:57:51.139] <TB3>     INFO: Test took 4242ms.
[17:57:51.141] <TB3>     INFO: scanning low vcal = 30
[17:57:51.646] <TB3>     INFO: Expecting 41600 events.
[17:57:55.359] <TB3>     INFO: 41600 events read in total (2998ms).
[17:57:55.360] <TB3>     INFO: Test took 4219ms.
[17:57:55.363] <TB3>     INFO: scanning low vcal = 40
[17:57:55.865] <TB3>     INFO: Expecting 41600 events.
[17:58:00.082] <TB3>     INFO: 41600 events read in total (3502ms).
[17:58:00.083] <TB3>     INFO: Test took 4720ms.
[17:58:00.086] <TB3>     INFO: scanning low vcal = 50
[17:58:00.506] <TB3>     INFO: Expecting 41600 events.
[17:58:04.737] <TB3>     INFO: 41600 events read in total (3516ms).
[17:58:04.739] <TB3>     INFO: Test took 4653ms.
[17:58:04.745] <TB3>     INFO: scanning low vcal = 60
[17:58:05.163] <TB3>     INFO: Expecting 41600 events.
[17:58:09.423] <TB3>     INFO: 41600 events read in total (3545ms).
[17:58:09.423] <TB3>     INFO: Test took 4677ms.
[17:58:09.426] <TB3>     INFO: scanning low vcal = 70
[17:58:09.818] <TB3>     INFO: Expecting 41600 events.
[17:58:14.046] <TB3>     INFO: 41600 events read in total (3512ms).
[17:58:14.048] <TB3>     INFO: Test took 4621ms.
[17:58:14.051] <TB3>     INFO: scanning low vcal = 80
[17:58:14.474] <TB3>     INFO: Expecting 41600 events.
[17:58:18.722] <TB3>     INFO: 41600 events read in total (3533ms).
[17:58:18.723] <TB3>     INFO: Test took 4672ms.
[17:58:18.733] <TB3>     INFO: scanning low vcal = 90
[17:58:19.146] <TB3>     INFO: Expecting 41600 events.
[17:58:23.381] <TB3>     INFO: 41600 events read in total (3520ms).
[17:58:23.382] <TB3>     INFO: Test took 4649ms.
[17:58:23.387] <TB3>     INFO: scanning low vcal = 100
[17:58:23.803] <TB3>     INFO: Expecting 41600 events.
[17:58:28.187] <TB3>     INFO: 41600 events read in total (3669ms).
[17:58:28.187] <TB3>     INFO: Test took 4799ms.
[17:58:28.190] <TB3>     INFO: scanning low vcal = 110
[17:58:28.617] <TB3>     INFO: Expecting 41600 events.
[17:58:32.870] <TB3>     INFO: 41600 events read in total (3538ms).
[17:58:32.870] <TB3>     INFO: Test took 4679ms.
[17:58:32.873] <TB3>     INFO: scanning low vcal = 120
[17:58:33.299] <TB3>     INFO: Expecting 41600 events.
[17:58:37.549] <TB3>     INFO: 41600 events read in total (3535ms).
[17:58:37.550] <TB3>     INFO: Test took 4677ms.
[17:58:37.553] <TB3>     INFO: scanning low vcal = 130
[17:58:37.979] <TB3>     INFO: Expecting 41600 events.
[17:58:42.228] <TB3>     INFO: 41600 events read in total (3535ms).
[17:58:42.229] <TB3>     INFO: Test took 4676ms.
[17:58:42.233] <TB3>     INFO: scanning low vcal = 140
[17:58:42.659] <TB3>     INFO: Expecting 41600 events.
[17:58:46.918] <TB3>     INFO: 41600 events read in total (3544ms).
[17:58:46.919] <TB3>     INFO: Test took 4686ms.
[17:58:46.921] <TB3>     INFO: scanning low vcal = 150
[17:58:47.346] <TB3>     INFO: Expecting 41600 events.
[17:58:51.602] <TB3>     INFO: 41600 events read in total (3541ms).
[17:58:51.602] <TB3>     INFO: Test took 4681ms.
[17:58:51.605] <TB3>     INFO: scanning low vcal = 160
[17:58:52.032] <TB3>     INFO: Expecting 41600 events.
[17:58:56.297] <TB3>     INFO: 41600 events read in total (3550ms).
[17:58:56.298] <TB3>     INFO: Test took 4693ms.
[17:58:56.301] <TB3>     INFO: scanning low vcal = 170
[17:58:56.727] <TB3>     INFO: Expecting 41600 events.
[17:59:00.986] <TB3>     INFO: 41600 events read in total (3544ms).
[17:59:00.987] <TB3>     INFO: Test took 4686ms.
[17:59:00.992] <TB3>     INFO: scanning low vcal = 180
[17:59:01.416] <TB3>     INFO: Expecting 41600 events.
[17:59:05.672] <TB3>     INFO: 41600 events read in total (3541ms).
[17:59:05.673] <TB3>     INFO: Test took 4681ms.
[17:59:05.675] <TB3>     INFO: scanning low vcal = 190
[17:59:06.098] <TB3>     INFO: Expecting 41600 events.
[17:59:10.318] <TB3>     INFO: 41600 events read in total (3504ms).
[17:59:10.318] <TB3>     INFO: Test took 4642ms.
[17:59:10.321] <TB3>     INFO: scanning low vcal = 200
[17:59:10.746] <TB3>     INFO: Expecting 41600 events.
[17:59:14.972] <TB3>     INFO: 41600 events read in total (3512ms).
[17:59:14.973] <TB3>     INFO: Test took 4651ms.
[17:59:14.976] <TB3>     INFO: scanning low vcal = 210
[17:59:15.392] <TB3>     INFO: Expecting 41600 events.
[17:59:19.607] <TB3>     INFO: 41600 events read in total (3500ms).
[17:59:19.607] <TB3>     INFO: Test took 4630ms.
[17:59:19.610] <TB3>     INFO: scanning low vcal = 220
[17:59:20.034] <TB3>     INFO: Expecting 41600 events.
[17:59:24.244] <TB3>     INFO: 41600 events read in total (3495ms).
[17:59:24.244] <TB3>     INFO: Test took 4634ms.
[17:59:24.249] <TB3>     INFO: scanning low vcal = 230
[17:59:24.672] <TB3>     INFO: Expecting 41600 events.
[17:59:28.884] <TB3>     INFO: 41600 events read in total (3497ms).
[17:59:28.884] <TB3>     INFO: Test took 4635ms.
[17:59:28.887] <TB3>     INFO: scanning low vcal = 240
[17:59:29.314] <TB3>     INFO: Expecting 41600 events.
[17:59:33.525] <TB3>     INFO: 41600 events read in total (3496ms).
[17:59:33.526] <TB3>     INFO: Test took 4638ms.
[17:59:33.529] <TB3>     INFO: scanning low vcal = 250
[17:59:33.953] <TB3>     INFO: Expecting 41600 events.
[17:59:38.171] <TB3>     INFO: 41600 events read in total (3503ms).
[17:59:38.172] <TB3>     INFO: Test took 4643ms.
[17:59:38.176] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:59:38.600] <TB3>     INFO: Expecting 41600 events.
[17:59:42.820] <TB3>     INFO: 41600 events read in total (3505ms).
[17:59:42.820] <TB3>     INFO: Test took 4644ms.
[17:59:42.823] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:59:43.248] <TB3>     INFO: Expecting 41600 events.
[17:59:47.488] <TB3>     INFO: 41600 events read in total (3524ms).
[17:59:47.489] <TB3>     INFO: Test took 4666ms.
[17:59:47.492] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:59:47.915] <TB3>     INFO: Expecting 41600 events.
[17:59:52.165] <TB3>     INFO: 41600 events read in total (3535ms).
[17:59:52.166] <TB3>     INFO: Test took 4674ms.
[17:59:52.169] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:59:52.594] <TB3>     INFO: Expecting 41600 events.
[17:59:56.831] <TB3>     INFO: 41600 events read in total (3522ms).
[17:59:56.832] <TB3>     INFO: Test took 4663ms.
[17:59:56.835] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:59:57.257] <TB3>     INFO: Expecting 41600 events.
[18:00:01.508] <TB3>     INFO: 41600 events read in total (3536ms).
[18:00:01.509] <TB3>     INFO: Test took 4674ms.
[18:00:02.054] <TB3>     INFO: PixTestGainPedestal::measure() done 
[18:00:02.057] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[18:00:02.058] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[18:00:02.058] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[18:00:02.058] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[18:00:02.058] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[18:00:02.058] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[18:00:02.059] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[18:00:02.059] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[18:00:02.059] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[18:00:02.059] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[18:00:02.059] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[18:00:02.060] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[18:00:02.060] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[18:00:02.060] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[18:00:02.060] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[18:00:02.060] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[18:00:41.713] <TB3>     INFO: PixTestGainPedestal::fit() done
[18:00:41.713] <TB3>     INFO: non-linearity mean:  0.954 0.952 0.955 0.967 0.950 0.959 0.958 0.961 0.966 0.956 0.954 0.960 0.954 0.958 0.963 0.962
[18:00:41.713] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.004 0.008 0.007 0.006 0.005 0.005 0.005 0.006 0.005 0.005 0.005 0.005 0.007
[18:00:41.713] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[18:00:41.736] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[18:00:41.758] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[18:00:41.781] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[18:00:41.803] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[18:00:41.826] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[18:00:41.848] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[18:00:41.870] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[18:00:41.893] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[18:00:41.915] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[18:00:41.938] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[18:00:41.960] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[18:00:41.982] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[18:00:42.005] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[18:00:42.027] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[18:00:42.049] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-38_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[18:00:42.072] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[18:00:42.072] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[18:00:42.079] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[18:00:42.079] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[18:00:42.082] <TB3>     INFO: ######################################################################
[18:00:42.082] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[18:00:42.082] <TB3>     INFO: ######################################################################
[18:00:42.085] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[18:00:42.095] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:00:42.095] <TB3>     INFO:     run 1 of 1
[18:00:42.095] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:00:42.437] <TB3>     INFO: Expecting 3120000 events.
[18:01:33.510] <TB3>     INFO: 1300965 events read in total (50358ms).
[18:02:21.831] <TB3>     INFO: 2598240 events read in total (98680ms).
[18:02:41.395] <TB3>     INFO: 3120000 events read in total (118244ms).
[18:02:41.439] <TB3>     INFO: Test took 119345ms.
[18:02:41.513] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:02:41.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:02:43.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:02:44.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:02:45.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:02:47.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:02:48.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:02:50.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:02:51.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:02:53.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:02:54.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:02:55.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:02:57.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:02:58.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:03:00.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:03:01.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:03:03.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:03:04.398] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407601152
[18:03:04.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:03:04.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.7279, RMS = 1.78967
[18:03:04.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[18:03:04.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:03:04.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1208, RMS = 1.69938
[18:03:04.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[18:03:04.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:03:04.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9454, RMS = 1.10833
[18:03:04.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:03:04.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:03:04.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9177, RMS = 1.19109
[18:03:04.433] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:03:04.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:03:04.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3871, RMS = 1.84152
[18:03:04.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[18:03:04.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:03:04.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.136, RMS = 1.78904
[18:03:04.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[18:03:04.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:03:04.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4846, RMS = 1.64261
[18:03:04.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[18:03:04.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:03:04.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6212, RMS = 1.79515
[18:03:04.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:03:04.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:03:04.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6754, RMS = 1.17665
[18:03:04.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:03:04.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:03:04.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1933, RMS = 1.23283
[18:03:04.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:03:04.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:03:04.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2136, RMS = 1.62434
[18:03:04.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[18:03:04.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:03:04.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3598, RMS = 1.76718
[18:03:04.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[18:03:04.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:03:04.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9063, RMS = 0.922517
[18:03:04.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:03:04.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:03:04.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.983, RMS = 1.34312
[18:03:04.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:03:04.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:03:04.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5459, RMS = 1.01001
[18:03:04.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:03:04.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:03:04.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5244, RMS = 1.05533
[18:03:04.440] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:03:04.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:03:04.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.3195, RMS = 1.49005
[18:03:04.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[18:03:04.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:03:04.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.565, RMS = 1.55721
[18:03:04.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[18:03:04.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:03:04.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7796, RMS = 1.57698
[18:03:04.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[18:03:04.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:03:04.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7077, RMS = 1.64294
[18:03:04.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:03:04.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:03:04.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2458, RMS = 1.39994
[18:03:04.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:03:04.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:03:04.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.512, RMS = 1.40944
[18:03:04.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[18:03:04.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:03:04.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5993, RMS = 1.88306
[18:03:04.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:03:04.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:03:04.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0241, RMS = 1.98949
[18:03:04.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[18:03:04.445] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:03:04.445] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0011, RMS = 1.53104
[18:03:04.445] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[18:03:04.445] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:03:04.445] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6025, RMS = 1.52263
[18:03:04.445] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:03:04.446] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:03:04.446] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.13, RMS = 1.73487
[18:03:04.446] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:03:04.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:03:04.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8208, RMS = 1.79299
[18:03:04.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:03:04.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:03:04.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2579, RMS = 0.995788
[18:03:04.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:03:04.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:03:04.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.22, RMS = 1.15802
[18:03:04.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:03:04.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:03:04.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2446, RMS = 1.05647
[18:03:04.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:03:04.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:03:04.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.857, RMS = 1.11876
[18:03:04.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:03:04.452] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[18:03:04.452] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[18:03:04.452] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:03:04.548] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:03:04.548] <TB3>     INFO: enter test to run
[18:03:04.548] <TB3>     INFO:   test:  no parameter change
[18:03:04.549] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[18:03:04.549] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[18:03:04.549] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[18:03:04.549] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:03:05.025] <TB3>    QUIET: Connection to board 24 closed.
[18:03:05.026] <TB3>     INFO: pXar: this is the end, my friend
[18:03:05.026] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
