#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003E3578 .scope module, "Exemplo0044" "Exemplo0044" 2 30;
 .timescale 0 0;
v003E4408_0 .net "clk", 0 0, v003E43B0_0; 1 drivers
v002D0720_0 .net "p", 0 0, v003E2BC0_0; 1 drivers
S_003E4328 .scope module, "CLK1" "clock" 2 33, 3 6, S_003E3578;
 .timescale 0 0;
v003E43B0_0 .var "clk", 0 0;
S_003E2AE0 .scope module, "pls1" "pulse" 2 37, 2 11, S_003E3578;
 .timescale 0 0;
v003E2B68_0 .alias "clock", 0 0, v003E4408_0;
v003E2BC0_0 .var "signal", 0 0;
E_003EF970 .event negedge, v003E2B68_0;
    .scope S_003E4328;
T_0 ;
    %set/v v003E43B0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003E4328;
T_1 ;
    %delay 12, 0;
    %load/v 8, v003E43B0_0, 1;
    %inv 8, 1;
    %set/v v003E43B0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003E2AE0;
T_2 ;
    %set/v v003E2BC0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_003E2AE0;
T_3 ;
    %wait E_003EF970;
    %load/v 8, v003E2BC0_0, 1;
    %inv 8, 1;
    %set/v v003E2BC0_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_003E3578;
T_4 ;
    %vpi_call 2 42 "$display", "Exemplo0044 - Pulse synchronized with clock\012Nome: Tiago Moreira\012Matricula: 438948";
    %vpi_call 2 43 "$dumpfile", "Exemplo0044.vcd";
    %vpi_call 2 44 "$dumpvars", 2'sb01, v003E4408_0, v002D0720_0;
    %delay 120, 0;
    %vpi_call 2 46 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "F:\2_periodo\arquitetura_I\para_entregar\guia06\Exemplo0044.v";
    "./Clock.v";
