Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Oct 30 14:17:17 2023
| Host         : Shub-Niggurath running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file circuito_control_sets_placed.rpt
| Design       : circuito
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             106 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                    |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | instance_datapath/accum_out[13]_i_2_n_0             | instance_datapath/rstW1_counter                        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | instance_datapath/neuron_part2_i_1_n_0              | instance_datapath/MemCounter_rst                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | instance_datapath/accum_eval_lvl_aux                | instance_control/FSM_sequential_curr_state_reg[1]_1[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | instance_datapath/memread_enable                    | instance_datapath/rstmemread_gen                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | instance_datapath/memAddrRead2_aux[4]_i_1_n_0       |                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | instance_datapath/E[0]                              | instance_datapath/rstW2_gen                            |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | instance_datapath/w2Addr2_aux[6]_i_1_n_0            |                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | instance_datapath/E[0]                              | instance_control/rstNeuron_counter                     |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | instance_datapath/imgCounter_aux[5]_i_2_n_0         | instance_control/SR[0]                                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | instance_datapath/w2Counter_enable                  | instance_datapath/w2Counter_aux                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | instance_datapath/w2_enable                         | instance_datapath/rstW2_gen                            |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | instance_datapath/Neuron2Counter_enable             | instance_control/rstNeuron_counter                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | instance_datapath/w1_enable                         | instance_datapath/rstW2_gen                            |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | instance_control/FSM_sequential_curr_state_reg[1]_4 |                                                        |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | instance_datapath/w1Addr2_aux[0]_i_1_n_0            |                                                        |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | instance_datapath/accum_out[13]_i_2_n_0             | instance_datapath/rst_reg                              |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                     |                                                        |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | instance_datapath/accum_eval_out_0                  | instance_control/FSM_sequential_curr_state_reg[1]_1[0] |                6 |             27 |         4.50 |
+----------------+-----------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


