// Seed: 1274236825
module module_0 (
    id_1
);
  inout wire id_1;
  tri id_2, id_3;
  assign module_1.id_1 = 0;
  assign id_2 = -1;
  assign id_2 = id_1;
  tri0 id_4, id_5, id_6 = 1'b0 == id_4, id_7;
endmodule
module module_1;
  assign id_1 = -1;
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10, id_11;
  or primCall (id_2, id_1, id_3, id_4, id_7, id_5, id_11, id_10, id_6);
  assign id_7 = 1;
  assign id_1 = -1;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_6 = 0;
endmodule
