<stg><name>convolution_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_28_3</name>


<trans_list>

<trans id="226" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar48"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add_ln271 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln271"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img

]]></Node>
<StgValue><ssdm name="out_img_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %in_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_img

]]></Node>
<StgValue><ssdm name="in_img_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i7 0, i7 %indvar48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln28 = store i7 1, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %VITIS_LOOP_31_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_31_4.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_4:1 %j_1 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_4:2 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
VITIS_LOOP_31_4:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_31_4:4 %icmp_ln27 = icmp_eq  i14 %indvar_flatten_load, i14 15876

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_31_4:5 %add_ln27_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4:6 %br_ln27 = br i1 %icmp_ln27, void %for.inc53, void %for.end55.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7">
<![CDATA[
for.inc53:1 %add_ln271_load = load i7 %add_ln271

]]></Node>
<StgValue><ssdm name="add_ln271_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc53:2 %indvar_load = load i7 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc53:5 %icmp_ln28 = icmp_eq  i7 %j_1, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc53:6 %or_ln27 = or i1 %icmp_ln28, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc53:8 %select_ln27_1 = select i1 %icmp_ln28, i7 %add_ln271_load, i7 %indvar_load

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:14 %br_ln28 = br i1 %or_ln27, void %VITIS_LOOP_31_4.split, void %for.first.iter.VITIS_LOOP_31_4

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:20 %add_ln33_5 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:21 %select_ln33 = select i1 %icmp_ln28, i7 2, i7 %add_ln33_5

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:60 %icmp_ln28_1 = icmp_eq  i7 %select_ln33, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:61 %add_ln27 = add i7 %select_ln27_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:62 %br_ln28 = br i1 %icmp_ln28_1, void %new.latch.VITIS_LOOP_31_4.split, void %last.iter.VITIS_LOOP_31_4.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_31_4.split:0 %store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_31_4.split:2 %store_ln27 = store i7 %add_ln27, i7 %add_ln271

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_31_4.split:4 %store_ln28 = store i7 %select_ln33, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_31_4.split:5 %br_ln28 = br void %VITIS_LOOP_31_4

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc53:0 %indvar48_load = load i7 %indvar48

]]></Node>
<StgValue><ssdm name="indvar48_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_2_VITIS_LOOP_28_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc53:7 %select_ln27 = select i1 %icmp_ln28, i7 0, i7 %indvar48_load

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc53:9 %tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln27_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc53:10 %tmp = add i14 %tmp_1, i14 129

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="14">
<![CDATA[
for.inc53:11 %tmp_cast = zext i14 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53:12 %empty_21 = add i64 %tmp_cast, i64 %out_img_read

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc53:13 %gmem_addr = getelementptr i8 %gmem, i64 %empty_21

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="14">
<![CDATA[
VITIS_LOOP_31_4.split:0 %p_cast = zext i14 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:1 %zext_ln28 = zext i7 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:3 %add_ln33 = add i64 %p_cast, i64 %in_img_read

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:4 %zext_ln33 = zext i7 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:5 %zext_ln33_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_31_4.split:6 %zext_ln33_1 = zext i9 %zext_ln33_cast

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:7 %add_ln33_1 = add i64 %zext_ln33_1, i64 %add_ln33

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:8 %zext_ln33_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln33_1_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:9 %zext_ln33_6 = zext i8 %zext_ln33_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:10 %add_ln33_2 = add i64 %zext_ln33_6, i64 %add_ln33

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:11 %add_ln33_3 = add i64 %zext_ln28, i64 %in_img_read

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:12 %add_ln33_4 = add i64 %add_ln33_3, i64 %p_cast

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:13 %gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln33_4

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:23 %gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln33_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:30 %gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln33_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_31_4.split:59 %add_ln28 = add i7 %select_ln27, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_31_4.split:1 %store_ln27 = store i7 %select_ln27_1, i7 %indvar

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_31_4.split:3 %store_ln28 = store i7 %add_ln28, i7 %indvar48

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="92" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.VITIS_LOOP_31_4:0 %empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i64 126

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.VITIS_LOOP_31_4:1 %br_ln28 = br void %VITIS_LOOP_31_4.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="95" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="99" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="103" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="106" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_4.split:14 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="109" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:15 %gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="112" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:16 %gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="115" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:17 %gmem_addr_1_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:18 %zext_ln33_2 = zext i8 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:19 %zext_ln33_3 = zext i8 %gmem_addr_1_read_1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:24 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_31_4.split:40 %add_ln33_6 = add i9 %zext_ln33_3, i9 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="121" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:25 %gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:22 %zext_ln33_4 = zext i8 %gmem_addr_1_read_2

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:26 %gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_1"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:28 %zext_ln33_5 = zext i8 %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_31_4.split:41 %zext_ln33_11 = zext i9 %add_ln33_6

]]></Node>
<StgValue><ssdm name="zext_ln33_11"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_31_4.split:42 %add_ln33_7 = add i9 %zext_ln33_4, i9 %zext_ln33_5

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_31_4.split:43 %zext_ln33_12 = zext i9 %add_ln33_7

]]></Node>
<StgValue><ssdm name="zext_ln33_12"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_31_4.split:44 %add_ln33_8 = add i10 %zext_ln33_12, i10 %zext_ln33_11

]]></Node>
<StgValue><ssdm name="add_ln33_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="131" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:27 %gmem_addr_2_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read_2"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:31 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_3, i64 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_31_4.split:37 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %gmem_addr_2_read_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_31_4.split:38 %zext_ln30 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="10">
<![CDATA[
VITIS_LOOP_31_4.split:45 %zext_ln33_13 = zext i10 %add_ln33_8

]]></Node>
<StgValue><ssdm name="zext_ln33_13"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_31_4.split:46 %sub_ln33 = sub i12 %zext_ln30, i12 %zext_ln33_13

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="137" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:32 %gmem_addr_3_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:29 %zext_ln33_7 = zext i8 %gmem_addr_2_read_2

]]></Node>
<StgValue><ssdm name="zext_ln33_7"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:33 %gmem_addr_3_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_1"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:35 %zext_ln33_8 = zext i8 %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="zext_ln33_8"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_31_4.split:47 %sub_ln33_1 = sub i12 %sub_ln33, i12 %zext_ln33_7

]]></Node>
<StgValue><ssdm name="sub_ln33_1"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_31_4.split:48 %sub_ln33_2 = sub i12 %sub_ln33_1, i12 %zext_ln33_8

]]></Node>
<StgValue><ssdm name="sub_ln33_2"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
for.end55.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="143" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:34 %gmem_addr_3_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:36 %zext_ln33_9 = zext i8 %gmem_addr_3_read_1

]]></Node>
<StgValue><ssdm name="zext_ln33_9"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:39 %zext_ln33_10 = zext i8 %gmem_addr_3_read_2

]]></Node>
<StgValue><ssdm name="zext_ln33_10"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_31_4.split:49 %sum_3 = sub i12 %sub_ln33_2, i12 %zext_ln33_9

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_31_4.split:50 %sum = sub i12 %sum_3, i12 %zext_ln33_10

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="12">
<![CDATA[
VITIS_LOOP_31_4.split:51 %trunc_ln30 = trunc i12 %sum

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
VITIS_LOOP_31_4.split:52 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sum, i32 11

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
VITIS_LOOP_31_4.split:53 %sum_2 = select i1 %tmp_2, i11 0, i11 %trunc_ln30

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_31_4.split:54 %tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %sum_2, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_31_4.split:55 %icmp_ln37 = icmp_ne  i3 %tmp_3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_31_4.split:56 %trunc_ln38 = trunc i11 %sum_2

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="154" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_4.split:57 %select_ln38 = select i1 %icmp_ln37, i8 255, i8 %trunc_ln38

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:2 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_31_4.split:58 %write_ln38 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %select_ln38, i1 1

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="157" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_31_4.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="158" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_31_4.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="159" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_31_4.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="160" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_31_4.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="161" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_31_4.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_31_4.split:1 %br_ln28 = br void %new.latch.VITIS_LOOP_31_4.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="227" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="228" name="in_img" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_img"/></StgValue>
</port>
<port id="229" name="out_img" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_img"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="231" from="StgValue_230" to="j" fromId="230" toId="30">
</dataflow>
<dataflow id="232" from="StgValue_230" to="indvar48" fromId="230" toId="31">
</dataflow>
<dataflow id="233" from="StgValue_230" to="add_ln271" fromId="230" toId="32">
</dataflow>
<dataflow id="234" from="StgValue_230" to="indvar" fromId="230" toId="33">
</dataflow>
<dataflow id="235" from="StgValue_230" to="indvar_flatten" fromId="230" toId="34">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="236" toId="35">
</dataflow>
<dataflow id="238" from="gmem" to="specinterface_ln0" fromId="227" toId="35">
</dataflow>
<dataflow id="240" from="empty" to="specinterface_ln0" fromId="239" toId="35">
</dataflow>
<dataflow id="242" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="35">
</dataflow>
<dataflow id="243" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="35">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="244" toId="35">
</dataflow>
<dataflow id="246" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="35">
</dataflow>
<dataflow id="247" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="35">
</dataflow>
<dataflow id="249" from="empty_1" to="specinterface_ln0" fromId="248" toId="35">
</dataflow>
<dataflow id="251" from="empty_2" to="specinterface_ln0" fromId="250" toId="35">
</dataflow>
<dataflow id="252" from="empty_0" to="specinterface_ln0" fromId="244" toId="35">
</dataflow>
<dataflow id="254" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="35">
</dataflow>
<dataflow id="255" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="35">
</dataflow>
<dataflow id="256" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="35">
</dataflow>
<dataflow id="257" from="StgValue_253" to="specinterface_ln0" fromId="253" toId="35">
</dataflow>
<dataflow id="258" from="empty_0" to="specinterface_ln0" fromId="244" toId="35">
</dataflow>
<dataflow id="259" from="empty_0" to="specinterface_ln0" fromId="244" toId="35">
</dataflow>
<dataflow id="261" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="35">
</dataflow>
<dataflow id="262" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="35">
</dataflow>
<dataflow id="263" from="StgValue_241" to="specinterface_ln0" fromId="241" toId="35">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i64" to="out_img_read" fromId="264" toId="36">
</dataflow>
<dataflow id="266" from="out_img" to="out_img_read" fromId="229" toId="36">
</dataflow>
<dataflow id="267" from="_ssdm_op_Read.ap_auto.i64" to="in_img_read" fromId="264" toId="37">
</dataflow>
<dataflow id="268" from="in_img" to="in_img_read" fromId="228" toId="37">
</dataflow>
<dataflow id="270" from="StgValue_269" to="store_ln0" fromId="269" toId="38">
</dataflow>
<dataflow id="271" from="indvar_flatten" to="store_ln0" fromId="34" toId="38">
</dataflow>
<dataflow id="273" from="StgValue_272" to="store_ln0" fromId="272" toId="39">
</dataflow>
<dataflow id="274" from="indvar" to="store_ln0" fromId="33" toId="39">
</dataflow>
<dataflow id="275" from="StgValue_272" to="store_ln0" fromId="272" toId="40">
</dataflow>
<dataflow id="276" from="indvar48" to="store_ln0" fromId="31" toId="40">
</dataflow>
<dataflow id="278" from="StgValue_277" to="store_ln28" fromId="277" toId="41">
</dataflow>
<dataflow id="279" from="j" to="store_ln28" fromId="30" toId="41">
</dataflow>
<dataflow id="281" from="StgValue_280" to="first_iter_0" fromId="280" toId="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="br_ln0" to="first_iter_0" fromId="42" toId="43">
</dataflow>
<dataflow id="284" from="StgValue_283" to="first_iter_0" fromId="283" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="285" from="br_ln28" to="first_iter_0" fromId="64" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="286" from="j" to="j_1" fromId="30" toId="44">
</dataflow>
<dataflow id="287" from="indvar_flatten" to="indvar_flatten_load" fromId="34" toId="45">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="288" toId="46">
</dataflow>
<dataflow id="290" from="gmem" to="specbitsmap_ln0" fromId="227" toId="46">
</dataflow>
<dataflow id="291" from="indvar_flatten_load" to="icmp_ln27" fromId="45" toId="47">
</dataflow>
<dataflow id="293" from="StgValue_292" to="icmp_ln27" fromId="292" toId="47">
</dataflow>
<dataflow id="294" from="indvar_flatten_load" to="add_ln27_1" fromId="45" toId="48">
</dataflow>
<dataflow id="296" from="StgValue_295" to="add_ln27_1" fromId="295" toId="48">
</dataflow>
<dataflow id="297" from="icmp_ln27" to="br_ln27" fromId="47" toId="49">
</dataflow>
<dataflow id="298" from="add_ln271" to="add_ln271_load" fromId="32" toId="50">
</dataflow>
<dataflow id="299" from="indvar" to="indvar_load" fromId="33" toId="51">
</dataflow>
<dataflow id="300" from="j_1" to="icmp_ln28" fromId="44" toId="52">
</dataflow>
<dataflow id="302" from="StgValue_301" to="icmp_ln28" fromId="301" toId="52">
</dataflow>
<dataflow id="303" from="icmp_ln28" to="or_ln27" fromId="52" toId="53">
</dataflow>
<dataflow id="304" from="first_iter_0" to="or_ln27" fromId="43" toId="53">
</dataflow>
<dataflow id="305" from="icmp_ln28" to="select_ln27_1" fromId="52" toId="54">
</dataflow>
<dataflow id="306" from="add_ln271_load" to="select_ln27_1" fromId="50" toId="54">
</dataflow>
<dataflow id="307" from="indvar_load" to="select_ln27_1" fromId="51" toId="54">
</dataflow>
<dataflow id="308" from="or_ln27" to="br_ln28" fromId="53" toId="55">
</dataflow>
<dataflow id="309" from="j_1" to="add_ln33_5" fromId="44" toId="56">
</dataflow>
<dataflow id="310" from="StgValue_277" to="add_ln33_5" fromId="277" toId="56">
</dataflow>
<dataflow id="311" from="icmp_ln28" to="select_ln33" fromId="52" toId="57">
</dataflow>
<dataflow id="313" from="StgValue_312" to="select_ln33" fromId="312" toId="57">
</dataflow>
<dataflow id="314" from="add_ln33_5" to="select_ln33" fromId="56" toId="57">
</dataflow>
<dataflow id="315" from="select_ln33" to="icmp_ln28_1" fromId="57" toId="58">
</dataflow>
<dataflow id="316" from="StgValue_301" to="icmp_ln28_1" fromId="301" toId="58">
</dataflow>
<dataflow id="317" from="select_ln27_1" to="add_ln27" fromId="54" toId="59">
</dataflow>
<dataflow id="318" from="StgValue_277" to="add_ln27" fromId="277" toId="59">
</dataflow>
<dataflow id="319" from="icmp_ln28_1" to="br_ln28" fromId="58" toId="60">
</dataflow>
<dataflow id="320" from="add_ln27_1" to="store_ln27" fromId="48" toId="61">
</dataflow>
<dataflow id="321" from="indvar_flatten" to="store_ln27" fromId="34" toId="61">
</dataflow>
<dataflow id="322" from="add_ln27" to="store_ln27" fromId="59" toId="62">
</dataflow>
<dataflow id="323" from="add_ln271" to="store_ln27" fromId="32" toId="62">
</dataflow>
<dataflow id="324" from="select_ln33" to="store_ln28" fromId="57" toId="63">
</dataflow>
<dataflow id="325" from="j" to="store_ln28" fromId="30" toId="63">
</dataflow>
<dataflow id="326" from="indvar48" to="indvar48_load" fromId="31" toId="65">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="327" toId="66">
</dataflow>
<dataflow id="330" from="VITIS_LOOP_27_2_VITIS_LOOP_28_3_str" to="specloopname_ln0" fromId="329" toId="66">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="331" toId="67">
</dataflow>
<dataflow id="334" from="StgValue_333" to="speclooptripcount_ln0" fromId="333" toId="67">
</dataflow>
<dataflow id="335" from="StgValue_333" to="speclooptripcount_ln0" fromId="333" toId="67">
</dataflow>
<dataflow id="336" from="StgValue_333" to="speclooptripcount_ln0" fromId="333" toId="67">
</dataflow>
<dataflow id="337" from="icmp_ln28" to="select_ln27" fromId="52" toId="68">
</dataflow>
<dataflow id="338" from="StgValue_272" to="select_ln27" fromId="272" toId="68">
</dataflow>
<dataflow id="339" from="indvar48_load" to="select_ln27" fromId="65" toId="68">
</dataflow>
<dataflow id="341" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="tmp_1" fromId="340" toId="69">
</dataflow>
<dataflow id="342" from="select_ln27_1" to="tmp_1" fromId="54" toId="69">
</dataflow>
<dataflow id="343" from="StgValue_272" to="tmp_1" fromId="272" toId="69">
</dataflow>
<dataflow id="344" from="tmp_1" to="tmp" fromId="69" toId="70">
</dataflow>
<dataflow id="346" from="StgValue_345" to="tmp" fromId="345" toId="70">
</dataflow>
<dataflow id="347" from="tmp" to="tmp_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="348" from="tmp_cast" to="empty_21" fromId="71" toId="72">
</dataflow>
<dataflow id="349" from="out_img_read" to="empty_21" fromId="36" toId="72">
</dataflow>
<dataflow id="350" from="gmem" to="gmem_addr" fromId="227" toId="73">
</dataflow>
<dataflow id="351" from="empty_21" to="gmem_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="352" from="tmp_1" to="p_cast" fromId="69" toId="74">
</dataflow>
<dataflow id="353" from="select_ln27" to="zext_ln28" fromId="68" toId="75">
</dataflow>
<dataflow id="354" from="p_cast" to="add_ln33" fromId="74" toId="76">
</dataflow>
<dataflow id="355" from="in_img_read" to="add_ln33" fromId="37" toId="76">
</dataflow>
<dataflow id="356" from="select_ln27" to="zext_ln33" fromId="68" toId="77">
</dataflow>
<dataflow id="358" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="zext_ln33_cast" fromId="357" toId="78">
</dataflow>
<dataflow id="359" from="StgValue_280" to="zext_ln33_cast" fromId="280" toId="78">
</dataflow>
<dataflow id="360" from="zext_ln33" to="zext_ln33_cast" fromId="77" toId="78">
</dataflow>
<dataflow id="361" from="zext_ln33_cast" to="zext_ln33_1" fromId="78" toId="79">
</dataflow>
<dataflow id="362" from="zext_ln33_1" to="add_ln33_1" fromId="79" toId="80">
</dataflow>
<dataflow id="363" from="add_ln33" to="add_ln33_1" fromId="76" toId="80">
</dataflow>
<dataflow id="365" from="_ssdm_op_BitConcatenate.i8.i1.i7" to="zext_ln33_1_cast" fromId="364" toId="81">
</dataflow>
<dataflow id="366" from="StgValue_280" to="zext_ln33_1_cast" fromId="280" toId="81">
</dataflow>
<dataflow id="367" from="select_ln27" to="zext_ln33_1_cast" fromId="68" toId="81">
</dataflow>
<dataflow id="368" from="zext_ln33_1_cast" to="zext_ln33_6" fromId="81" toId="82">
</dataflow>
<dataflow id="369" from="zext_ln33_6" to="add_ln33_2" fromId="82" toId="83">
</dataflow>
<dataflow id="370" from="add_ln33" to="add_ln33_2" fromId="76" toId="83">
</dataflow>
<dataflow id="371" from="zext_ln28" to="add_ln33_3" fromId="75" toId="84">
</dataflow>
<dataflow id="372" from="in_img_read" to="add_ln33_3" fromId="37" toId="84">
</dataflow>
<dataflow id="373" from="add_ln33_3" to="add_ln33_4" fromId="84" toId="85">
</dataflow>
<dataflow id="374" from="p_cast" to="add_ln33_4" fromId="74" toId="85">
</dataflow>
<dataflow id="375" from="gmem" to="gmem_addr_1" fromId="227" toId="86">
</dataflow>
<dataflow id="376" from="add_ln33_4" to="gmem_addr_1" fromId="85" toId="86">
</dataflow>
<dataflow id="377" from="gmem" to="gmem_addr_2" fromId="227" toId="87">
</dataflow>
<dataflow id="378" from="add_ln33_2" to="gmem_addr_2" fromId="83" toId="87">
</dataflow>
<dataflow id="379" from="gmem" to="gmem_addr_3" fromId="227" toId="88">
</dataflow>
<dataflow id="380" from="add_ln33_1" to="gmem_addr_3" fromId="80" toId="88">
</dataflow>
<dataflow id="381" from="select_ln27" to="add_ln28" fromId="68" toId="89">
</dataflow>
<dataflow id="382" from="StgValue_277" to="add_ln28" fromId="277" toId="89">
</dataflow>
<dataflow id="383" from="select_ln27_1" to="store_ln27" fromId="54" toId="90">
</dataflow>
<dataflow id="384" from="indvar" to="store_ln27" fromId="33" toId="90">
</dataflow>
<dataflow id="385" from="add_ln28" to="store_ln28" fromId="89" toId="91">
</dataflow>
<dataflow id="386" from="indvar48" to="store_ln28" fromId="31" toId="91">
</dataflow>
<dataflow id="388" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_20" fromId="387" toId="92">
</dataflow>
<dataflow id="389" from="gmem_addr" to="empty_20" fromId="73" toId="92">
</dataflow>
<dataflow id="391" from="StgValue_390" to="empty_20" fromId="390" toId="92">
</dataflow>
<dataflow id="393" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="94">
</dataflow>
<dataflow id="394" from="gmem_addr_1" to="empty_17" fromId="86" toId="94">
</dataflow>
<dataflow id="396" from="StgValue_395" to="empty_17" fromId="395" toId="94">
</dataflow>
<dataflow id="397" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="95">
</dataflow>
<dataflow id="398" from="gmem_addr_1" to="empty_17" fromId="86" toId="95">
</dataflow>
<dataflow id="399" from="StgValue_395" to="empty_17" fromId="395" toId="95">
</dataflow>
<dataflow id="400" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="96">
</dataflow>
<dataflow id="401" from="gmem_addr_1" to="empty_17" fromId="86" toId="96">
</dataflow>
<dataflow id="402" from="StgValue_395" to="empty_17" fromId="395" toId="96">
</dataflow>
<dataflow id="403" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="97">
</dataflow>
<dataflow id="404" from="gmem_addr_1" to="empty_17" fromId="86" toId="97">
</dataflow>
<dataflow id="405" from="StgValue_395" to="empty_17" fromId="395" toId="97">
</dataflow>
<dataflow id="406" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="98">
</dataflow>
<dataflow id="407" from="gmem_addr_2" to="empty_18" fromId="87" toId="98">
</dataflow>
<dataflow id="408" from="StgValue_395" to="empty_18" fromId="395" toId="98">
</dataflow>
<dataflow id="409" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="99">
</dataflow>
<dataflow id="410" from="gmem_addr_1" to="empty_17" fromId="86" toId="99">
</dataflow>
<dataflow id="411" from="StgValue_395" to="empty_17" fromId="395" toId="99">
</dataflow>
<dataflow id="412" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="100">
</dataflow>
<dataflow id="413" from="gmem_addr_2" to="empty_18" fromId="87" toId="100">
</dataflow>
<dataflow id="414" from="StgValue_395" to="empty_18" fromId="395" toId="100">
</dataflow>
<dataflow id="415" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="101">
</dataflow>
<dataflow id="416" from="gmem_addr_1" to="empty_17" fromId="86" toId="101">
</dataflow>
<dataflow id="417" from="StgValue_395" to="empty_17" fromId="395" toId="101">
</dataflow>
<dataflow id="418" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="102">
</dataflow>
<dataflow id="419" from="gmem_addr_2" to="empty_18" fromId="87" toId="102">
</dataflow>
<dataflow id="420" from="StgValue_395" to="empty_18" fromId="395" toId="102">
</dataflow>
<dataflow id="421" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="103">
</dataflow>
<dataflow id="422" from="gmem_addr_1" to="empty_17" fromId="86" toId="103">
</dataflow>
<dataflow id="423" from="StgValue_395" to="empty_17" fromId="395" toId="103">
</dataflow>
<dataflow id="424" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="104">
</dataflow>
<dataflow id="425" from="gmem_addr_2" to="empty_18" fromId="87" toId="104">
</dataflow>
<dataflow id="426" from="StgValue_395" to="empty_18" fromId="395" toId="104">
</dataflow>
<dataflow id="427" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="105">
</dataflow>
<dataflow id="428" from="gmem_addr_3" to="empty_19" fromId="88" toId="105">
</dataflow>
<dataflow id="429" from="StgValue_395" to="empty_19" fromId="395" toId="105">
</dataflow>
<dataflow id="430" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_17" fromId="392" toId="106">
</dataflow>
<dataflow id="431" from="gmem_addr_1" to="empty_17" fromId="86" toId="106">
</dataflow>
<dataflow id="432" from="StgValue_395" to="empty_17" fromId="395" toId="106">
</dataflow>
<dataflow id="433" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="107">
</dataflow>
<dataflow id="434" from="gmem_addr_2" to="empty_18" fromId="87" toId="107">
</dataflow>
<dataflow id="435" from="StgValue_395" to="empty_18" fromId="395" toId="107">
</dataflow>
<dataflow id="436" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="108">
</dataflow>
<dataflow id="437" from="gmem_addr_3" to="empty_19" fromId="88" toId="108">
</dataflow>
<dataflow id="438" from="StgValue_395" to="empty_19" fromId="395" toId="108">
</dataflow>
<dataflow id="440" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_1_read" fromId="439" toId="109">
</dataflow>
<dataflow id="441" from="gmem_addr_1" to="gmem_addr_1_read" fromId="86" toId="109">
</dataflow>
<dataflow id="442" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="110">
</dataflow>
<dataflow id="443" from="gmem_addr_2" to="empty_18" fromId="87" toId="110">
</dataflow>
<dataflow id="444" from="StgValue_395" to="empty_18" fromId="395" toId="110">
</dataflow>
<dataflow id="445" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="111">
</dataflow>
<dataflow id="446" from="gmem_addr_3" to="empty_19" fromId="88" toId="111">
</dataflow>
<dataflow id="447" from="StgValue_395" to="empty_19" fromId="395" toId="111">
</dataflow>
<dataflow id="448" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_1_read_1" fromId="439" toId="112">
</dataflow>
<dataflow id="449" from="gmem_addr_1" to="gmem_addr_1_read_1" fromId="86" toId="112">
</dataflow>
<dataflow id="450" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="113">
</dataflow>
<dataflow id="451" from="gmem_addr_2" to="empty_18" fromId="87" toId="113">
</dataflow>
<dataflow id="452" from="StgValue_395" to="empty_18" fromId="395" toId="113">
</dataflow>
<dataflow id="453" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="114">
</dataflow>
<dataflow id="454" from="gmem_addr_3" to="empty_19" fromId="88" toId="114">
</dataflow>
<dataflow id="455" from="StgValue_395" to="empty_19" fromId="395" toId="114">
</dataflow>
<dataflow id="456" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_1_read_2" fromId="439" toId="115">
</dataflow>
<dataflow id="457" from="gmem_addr_1" to="gmem_addr_1_read_2" fromId="86" toId="115">
</dataflow>
<dataflow id="458" from="gmem_addr_1_read" to="zext_ln33_2" fromId="109" toId="116">
</dataflow>
<dataflow id="459" from="gmem_addr_1_read_1" to="zext_ln33_3" fromId="112" toId="117">
</dataflow>
<dataflow id="460" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_18" fromId="392" toId="118">
</dataflow>
<dataflow id="461" from="gmem_addr_2" to="empty_18" fromId="87" toId="118">
</dataflow>
<dataflow id="462" from="StgValue_395" to="empty_18" fromId="395" toId="118">
</dataflow>
<dataflow id="463" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="119">
</dataflow>
<dataflow id="464" from="gmem_addr_3" to="empty_19" fromId="88" toId="119">
</dataflow>
<dataflow id="465" from="StgValue_395" to="empty_19" fromId="395" toId="119">
</dataflow>
<dataflow id="466" from="zext_ln33_3" to="add_ln33_6" fromId="117" toId="120">
</dataflow>
<dataflow id="467" from="zext_ln33_2" to="add_ln33_6" fromId="116" toId="120">
</dataflow>
<dataflow id="468" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_2_read" fromId="439" toId="121">
</dataflow>
<dataflow id="469" from="gmem_addr_2" to="gmem_addr_2_read" fromId="87" toId="121">
</dataflow>
<dataflow id="470" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="122">
</dataflow>
<dataflow id="471" from="gmem_addr_3" to="empty_19" fromId="88" toId="122">
</dataflow>
<dataflow id="472" from="StgValue_395" to="empty_19" fromId="395" toId="122">
</dataflow>
<dataflow id="473" from="gmem_addr_1_read_2" to="zext_ln33_4" fromId="115" toId="123">
</dataflow>
<dataflow id="474" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_2_read_1" fromId="439" toId="124">
</dataflow>
<dataflow id="475" from="gmem_addr_2" to="gmem_addr_2_read_1" fromId="87" toId="124">
</dataflow>
<dataflow id="476" from="gmem_addr_2_read" to="zext_ln33_5" fromId="121" toId="125">
</dataflow>
<dataflow id="477" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="126">
</dataflow>
<dataflow id="478" from="gmem_addr_3" to="empty_19" fromId="88" toId="126">
</dataflow>
<dataflow id="479" from="StgValue_395" to="empty_19" fromId="395" toId="126">
</dataflow>
<dataflow id="480" from="add_ln33_6" to="zext_ln33_11" fromId="120" toId="127">
</dataflow>
<dataflow id="481" from="zext_ln33_4" to="add_ln33_7" fromId="123" toId="128">
</dataflow>
<dataflow id="482" from="zext_ln33_5" to="add_ln33_7" fromId="125" toId="128">
</dataflow>
<dataflow id="483" from="add_ln33_7" to="zext_ln33_12" fromId="128" toId="129">
</dataflow>
<dataflow id="484" from="zext_ln33_12" to="add_ln33_8" fromId="129" toId="130">
</dataflow>
<dataflow id="485" from="zext_ln33_11" to="add_ln33_8" fromId="127" toId="130">
</dataflow>
<dataflow id="486" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_2_read_2" fromId="439" toId="131">
</dataflow>
<dataflow id="487" from="gmem_addr_2" to="gmem_addr_2_read_2" fromId="87" toId="131">
</dataflow>
<dataflow id="488" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty_19" fromId="392" toId="132">
</dataflow>
<dataflow id="489" from="gmem_addr_3" to="empty_19" fromId="88" toId="132">
</dataflow>
<dataflow id="490" from="StgValue_395" to="empty_19" fromId="395" toId="132">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="shl_ln" fromId="491" toId="133">
</dataflow>
<dataflow id="493" from="gmem_addr_2_read_1" to="shl_ln" fromId="124" toId="133">
</dataflow>
<dataflow id="495" from="StgValue_494" to="shl_ln" fromId="494" toId="133">
</dataflow>
<dataflow id="496" from="shl_ln" to="zext_ln30" fromId="133" toId="134">
</dataflow>
<dataflow id="497" from="add_ln33_8" to="zext_ln33_13" fromId="130" toId="135">
</dataflow>
<dataflow id="498" from="zext_ln30" to="sub_ln33" fromId="134" toId="136">
</dataflow>
<dataflow id="499" from="zext_ln33_13" to="sub_ln33" fromId="135" toId="136">
</dataflow>
<dataflow id="500" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_3_read" fromId="439" toId="137">
</dataflow>
<dataflow id="501" from="gmem_addr_3" to="gmem_addr_3_read" fromId="88" toId="137">
</dataflow>
<dataflow id="502" from="gmem_addr_2_read_2" to="zext_ln33_7" fromId="131" toId="138">
</dataflow>
<dataflow id="503" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_3_read_1" fromId="439" toId="139">
</dataflow>
<dataflow id="504" from="gmem_addr_3" to="gmem_addr_3_read_1" fromId="88" toId="139">
</dataflow>
<dataflow id="505" from="gmem_addr_3_read" to="zext_ln33_8" fromId="137" toId="140">
</dataflow>
<dataflow id="506" from="sub_ln33" to="sub_ln33_1" fromId="136" toId="141">
</dataflow>
<dataflow id="507" from="zext_ln33_7" to="sub_ln33_1" fromId="138" toId="141">
</dataflow>
<dataflow id="508" from="sub_ln33_1" to="sub_ln33_2" fromId="141" toId="142">
</dataflow>
<dataflow id="509" from="zext_ln33_8" to="sub_ln33_2" fromId="140" toId="142">
</dataflow>
<dataflow id="510" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_3_read_2" fromId="439" toId="143">
</dataflow>
<dataflow id="511" from="gmem_addr_3" to="gmem_addr_3_read_2" fromId="88" toId="143">
</dataflow>
<dataflow id="512" from="gmem_addr_3_read_1" to="zext_ln33_9" fromId="139" toId="144">
</dataflow>
<dataflow id="513" from="gmem_addr_3_read_2" to="zext_ln33_10" fromId="143" toId="145">
</dataflow>
<dataflow id="514" from="sub_ln33_2" to="sum_3" fromId="142" toId="146">
</dataflow>
<dataflow id="515" from="zext_ln33_9" to="sum_3" fromId="144" toId="146">
</dataflow>
<dataflow id="516" from="sum_3" to="sum" fromId="146" toId="147">
</dataflow>
<dataflow id="517" from="zext_ln33_10" to="sum" fromId="145" toId="147">
</dataflow>
<dataflow id="518" from="sum" to="trunc_ln30" fromId="147" toId="148">
</dataflow>
<dataflow id="520" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_2" fromId="519" toId="149">
</dataflow>
<dataflow id="521" from="sum" to="tmp_2" fromId="147" toId="149">
</dataflow>
<dataflow id="523" from="StgValue_522" to="tmp_2" fromId="522" toId="149">
</dataflow>
<dataflow id="524" from="tmp_2" to="sum_2" fromId="149" toId="150">
</dataflow>
<dataflow id="526" from="StgValue_525" to="sum_2" fromId="525" toId="150">
</dataflow>
<dataflow id="527" from="trunc_ln30" to="sum_2" fromId="148" toId="150">
</dataflow>
<dataflow id="529" from="_ssdm_op_PartSelect.i3.i11.i32.i32" to="tmp_3" fromId="528" toId="151">
</dataflow>
<dataflow id="530" from="sum_2" to="tmp_3" fromId="150" toId="151">
</dataflow>
<dataflow id="532" from="StgValue_531" to="tmp_3" fromId="531" toId="151">
</dataflow>
<dataflow id="534" from="StgValue_533" to="tmp_3" fromId="533" toId="151">
</dataflow>
<dataflow id="535" from="tmp_3" to="icmp_ln37" fromId="151" toId="152">
</dataflow>
<dataflow id="536" from="StgValue_494" to="icmp_ln37" fromId="494" toId="152">
</dataflow>
<dataflow id="537" from="sum_2" to="trunc_ln38" fromId="150" toId="153">
</dataflow>
<dataflow id="538" from="icmp_ln37" to="select_ln38" fromId="152" toId="154">
</dataflow>
<dataflow id="540" from="StgValue_539" to="select_ln38" fromId="539" toId="154">
</dataflow>
<dataflow id="541" from="trunc_ln38" to="select_ln38" fromId="153" toId="154">
</dataflow>
<dataflow id="543" from="_ssdm_op_SpecPipeline" to="specpipeline_ln29" fromId="542" toId="155">
</dataflow>
<dataflow id="544" from="StgValue_230" to="specpipeline_ln29" fromId="230" toId="155">
</dataflow>
<dataflow id="545" from="StgValue_241" to="specpipeline_ln29" fromId="241" toId="155">
</dataflow>
<dataflow id="546" from="StgValue_241" to="specpipeline_ln29" fromId="241" toId="155">
</dataflow>
<dataflow id="547" from="StgValue_241" to="specpipeline_ln29" fromId="241" toId="155">
</dataflow>
<dataflow id="548" from="empty_0" to="specpipeline_ln29" fromId="244" toId="155">
</dataflow>
<dataflow id="550" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln38" fromId="549" toId="156">
</dataflow>
<dataflow id="551" from="gmem_addr" to="write_ln38" fromId="73" toId="156">
</dataflow>
<dataflow id="552" from="select_ln38" to="write_ln38" fromId="154" toId="156">
</dataflow>
<dataflow id="553" from="StgValue_280" to="write_ln38" fromId="280" toId="156">
</dataflow>
<dataflow id="555" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty" fromId="554" toId="157">
</dataflow>
<dataflow id="556" from="gmem_addr" to="empty" fromId="73" toId="157">
</dataflow>
<dataflow id="557" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty" fromId="554" toId="158">
</dataflow>
<dataflow id="558" from="gmem_addr" to="empty" fromId="73" toId="158">
</dataflow>
<dataflow id="559" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty" fromId="554" toId="159">
</dataflow>
<dataflow id="560" from="gmem_addr" to="empty" fromId="73" toId="159">
</dataflow>
<dataflow id="561" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty" fromId="554" toId="160">
</dataflow>
<dataflow id="562" from="gmem_addr" to="empty" fromId="73" toId="160">
</dataflow>
<dataflow id="563" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty" fromId="554" toId="161">
</dataflow>
<dataflow id="564" from="gmem_addr" to="empty" fromId="73" toId="161">
</dataflow>
<dataflow id="565" from="icmp_ln27" to="StgValue_2" fromId="47" toId="2">
</dataflow>
<dataflow id="566" from="icmp_ln27" to="StgValue_3" fromId="47" toId="3">
</dataflow>
<dataflow id="567" from="icmp_ln28" to="StgValue_3" fromId="52" toId="3">
</dataflow>
<dataflow id="568" from="icmp_ln27" to="StgValue_4" fromId="47" toId="4">
</dataflow>
<dataflow id="569" from="or_ln27" to="StgValue_4" fromId="53" toId="4">
</dataflow>
<dataflow id="570" from="icmp_ln27" to="StgValue_5" fromId="47" toId="5">
</dataflow>
<dataflow id="571" from="icmp_ln27" to="StgValue_6" fromId="47" toId="6">
</dataflow>
<dataflow id="572" from="icmp_ln27" to="StgValue_7" fromId="47" toId="7">
</dataflow>
<dataflow id="573" from="icmp_ln27" to="StgValue_8" fromId="47" toId="8">
</dataflow>
<dataflow id="574" from="icmp_ln27" to="StgValue_9" fromId="47" toId="9">
</dataflow>
<dataflow id="575" from="icmp_ln27" to="StgValue_10" fromId="47" toId="10">
</dataflow>
<dataflow id="576" from="icmp_ln28_1" to="StgValue_24" fromId="58" toId="24">
</dataflow>
<dataflow id="577" from="icmp_ln28_1" to="StgValue_25" fromId="58" toId="25">
</dataflow>
<dataflow id="578" from="icmp_ln28_1" to="StgValue_26" fromId="58" toId="26">
</dataflow>
<dataflow id="579" from="icmp_ln28_1" to="StgValue_27" fromId="58" toId="27">
</dataflow>
<dataflow id="580" from="icmp_ln28_1" to="StgValue_28" fromId="58" toId="28">
</dataflow>
<dataflow id="581" from="icmp_ln27" to="StgValue_19" fromId="47" toId="19">
</dataflow>
<dataflow id="582" from="icmp_ln27" to="StgValue_11" fromId="47" toId="11">
</dataflow>
<dataflow id="583" from="icmp_ln27" to="StgValue_12" fromId="47" toId="12">
</dataflow>
<dataflow id="584" from="icmp_ln27" to="StgValue_13" fromId="47" toId="13">
</dataflow>
<dataflow id="585" from="icmp_ln27" to="StgValue_14" fromId="47" toId="14">
</dataflow>
<dataflow id="586" from="icmp_ln27" to="StgValue_15" fromId="47" toId="15">
</dataflow>
<dataflow id="587" from="icmp_ln27" to="StgValue_16" fromId="47" toId="16">
</dataflow>
<dataflow id="588" from="icmp_ln27" to="StgValue_17" fromId="47" toId="17">
</dataflow>
<dataflow id="589" from="icmp_ln27" to="StgValue_18" fromId="47" toId="18">
</dataflow>
<dataflow id="590" from="icmp_ln27" to="StgValue_20" fromId="47" toId="20">
</dataflow>
<dataflow id="591" from="icmp_ln27" to="StgValue_21" fromId="47" toId="21">
</dataflow>
<dataflow id="592" from="icmp_ln27" to="StgValue_22" fromId="47" toId="22">
</dataflow>
<dataflow id="593" from="icmp_ln27" to="StgValue_23" fromId="47" toId="23">
</dataflow>
<dataflow id="594" from="icmp_ln27" to="StgValue_24" fromId="47" toId="24">
</dataflow>
<dataflow id="595" from="icmp_ln27" to="StgValue_25" fromId="47" toId="25">
</dataflow>
<dataflow id="596" from="icmp_ln27" to="StgValue_26" fromId="47" toId="26">
</dataflow>
<dataflow id="597" from="icmp_ln27" to="StgValue_27" fromId="47" toId="27">
</dataflow>
<dataflow id="598" from="icmp_ln27" to="StgValue_28" fromId="47" toId="28">
</dataflow>
</dataflows>


</stg>
