{
  "module_name": "mv643xx.h",
  "hash_id": "04ac96fce6976226bbfb313a89b5eaca8aae6ed31485a7943d443d540ec13dfe",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mv643xx.h",
  "human_readable_source": " \n \n#ifndef __ASM_MV643XX_H\n#define __ASM_MV643XX_H\n\n#include <asm/types.h>\n#include <linux/mv643xx_eth.h>\n#include <linux/mv643xx_i2c.h>\n\n \n \n \n\n \n\n#define MV64340_CS_0_BASE_ADDR                                      0x008\n#define MV64340_CS_0_SIZE                                           0x010\n#define MV64340_CS_1_BASE_ADDR                                      0x208\n#define MV64340_CS_1_SIZE                                           0x210\n#define MV64340_CS_2_BASE_ADDR                                      0x018\n#define MV64340_CS_2_SIZE                                           0x020\n#define MV64340_CS_3_BASE_ADDR                                      0x218\n#define MV64340_CS_3_SIZE                                           0x220\n\n \n\n#define MV64340_DEV_CS0_BASE_ADDR                                   0x028\n#define MV64340_DEV_CS0_SIZE                                        0x030\n#define MV64340_DEV_CS1_BASE_ADDR                                   0x228\n#define MV64340_DEV_CS1_SIZE                                        0x230\n#define MV64340_DEV_CS2_BASE_ADDR                                   0x248\n#define MV64340_DEV_CS2_SIZE                                        0x250\n#define MV64340_DEV_CS3_BASE_ADDR                                   0x038\n#define MV64340_DEV_CS3_SIZE                                        0x040\n#define MV64340_BOOTCS_BASE_ADDR                                    0x238\n#define MV64340_BOOTCS_SIZE                                         0x240\n\n \n\n#define MV64340_PCI_0_IO_BASE_ADDR                                  0x048\n#define MV64340_PCI_0_IO_SIZE                                       0x050\n#define MV64340_PCI_0_MEMORY0_BASE_ADDR                             0x058\n#define MV64340_PCI_0_MEMORY0_SIZE                                  0x060\n#define MV64340_PCI_0_MEMORY1_BASE_ADDR                             0x080\n#define MV64340_PCI_0_MEMORY1_SIZE                                  0x088\n#define MV64340_PCI_0_MEMORY2_BASE_ADDR                             0x258\n#define MV64340_PCI_0_MEMORY2_SIZE                                  0x260\n#define MV64340_PCI_0_MEMORY3_BASE_ADDR                             0x280\n#define MV64340_PCI_0_MEMORY3_SIZE                                  0x288\n\n \n#define MV64340_PCI_1_IO_BASE_ADDR                                  0x090\n#define MV64340_PCI_1_IO_SIZE                                       0x098\n#define MV64340_PCI_1_MEMORY0_BASE_ADDR                             0x0a0\n#define MV64340_PCI_1_MEMORY0_SIZE                                  0x0a8\n#define MV64340_PCI_1_MEMORY1_BASE_ADDR                             0x0b0\n#define MV64340_PCI_1_MEMORY1_SIZE                                  0x0b8\n#define MV64340_PCI_1_MEMORY2_BASE_ADDR                             0x2a0\n#define MV64340_PCI_1_MEMORY2_SIZE                                  0x2a8\n#define MV64340_PCI_1_MEMORY3_BASE_ADDR                             0x2b0\n#define MV64340_PCI_1_MEMORY3_SIZE                                  0x2b8\n\n \n#define MV64340_INTEGRATED_SRAM_BASE_ADDR                           0x268\n\n \n#define MV64340_INTERNAL_SPACE_BASE_ADDR                            0x068\n\n \n#define MV64340_BASE_ADDR_ENABLE                                    0x278\n\n \n \n \n       \n#define MV64340_PCI_0_IO_ADDR_REMAP                                 0x0f0\n#define MV64340_PCI_0_MEMORY0_LOW_ADDR_REMAP                        0x0f8\n#define MV64340_PCI_0_MEMORY0_HIGH_ADDR_REMAP                       0x320\n#define MV64340_PCI_0_MEMORY1_LOW_ADDR_REMAP                        0x100\n#define MV64340_PCI_0_MEMORY1_HIGH_ADDR_REMAP                       0x328\n#define MV64340_PCI_0_MEMORY2_LOW_ADDR_REMAP                        0x2f8\n#define MV64340_PCI_0_MEMORY2_HIGH_ADDR_REMAP                       0x330\n#define MV64340_PCI_0_MEMORY3_LOW_ADDR_REMAP                        0x300\n#define MV64340_PCI_0_MEMORY3_HIGH_ADDR_REMAP                       0x338\n       \n#define MV64340_PCI_1_IO_ADDR_REMAP                                 0x108\n#define MV64340_PCI_1_MEMORY0_LOW_ADDR_REMAP                        0x110\n#define MV64340_PCI_1_MEMORY0_HIGH_ADDR_REMAP                       0x340\n#define MV64340_PCI_1_MEMORY1_LOW_ADDR_REMAP                        0x118\n#define MV64340_PCI_1_MEMORY1_HIGH_ADDR_REMAP                       0x348\n#define MV64340_PCI_1_MEMORY2_LOW_ADDR_REMAP                        0x310\n#define MV64340_PCI_1_MEMORY2_HIGH_ADDR_REMAP                       0x350\n#define MV64340_PCI_1_MEMORY3_LOW_ADDR_REMAP                        0x318\n#define MV64340_PCI_1_MEMORY3_HIGH_ADDR_REMAP                       0x358\n \n#define MV64340_CPU_PCI_0_HEADERS_RETARGET_CONTROL                  0x3b0\n#define MV64340_CPU_PCI_0_HEADERS_RETARGET_BASE                     0x3b8\n#define MV64340_CPU_PCI_1_HEADERS_RETARGET_CONTROL                  0x3c0\n#define MV64340_CPU_PCI_1_HEADERS_RETARGET_BASE                     0x3c8\n#define MV64340_CPU_GE_HEADERS_RETARGET_CONTROL                     0x3d0\n#define MV64340_CPU_GE_HEADERS_RETARGET_BASE                        0x3d8\n#define MV64340_CPU_IDMA_HEADERS_RETARGET_CONTROL                   0x3e0\n#define MV64340_CPU_IDMA_HEADERS_RETARGET_BASE                      0x3e8\n\n \n \n \n\n#define MV64340_CPU_CONFIG                                          0x000\n#define MV64340_CPU_MODE                                            0x120\n#define MV64340_CPU_MASTER_CONTROL                                  0x160\n#define MV64340_CPU_CROSS_BAR_CONTROL_LOW                           0x150\n#define MV64340_CPU_CROSS_BAR_CONTROL_HIGH                          0x158\n#define MV64340_CPU_CROSS_BAR_TIMEOUT                               0x168\n\n \n \n \n\n#define MV64340_SMP_WHO_AM_I                                        0x200\n#define MV64340_SMP_CPU0_DOORBELL                                   0x214\n#define MV64340_SMP_CPU0_DOORBELL_CLEAR                             0x21C\n#define MV64340_SMP_CPU1_DOORBELL                                   0x224\n#define MV64340_SMP_CPU1_DOORBELL_CLEAR                             0x22C\n#define MV64340_SMP_CPU0_DOORBELL_MASK                              0x234\n#define MV64340_SMP_CPU1_DOORBELL_MASK                              0x23C\n#define MV64340_SMP_SEMAPHOR0                                       0x244\n#define MV64340_SMP_SEMAPHOR1                                       0x24c\n#define MV64340_SMP_SEMAPHOR2                                       0x254\n#define MV64340_SMP_SEMAPHOR3                                       0x25c\n#define MV64340_SMP_SEMAPHOR4                                       0x264\n#define MV64340_SMP_SEMAPHOR5                                       0x26c\n#define MV64340_SMP_SEMAPHOR6                                       0x274\n#define MV64340_SMP_SEMAPHOR7                                       0x27c\n\n \n \n \n\n#define MV64340_CPU_0_SYNC_BARRIER_TRIGGER                          0x0c0\n#define MV64340_CPU_0_SYNC_BARRIER_VIRTUAL                          0x0c8\n#define MV64340_CPU_1_SYNC_BARRIER_TRIGGER                          0x0d0\n#define MV64340_CPU_1_SYNC_BARRIER_VIRTUAL                          0x0d8\n\n \n \n \n\n#define MV64340_CPU_PROTECT_WINDOW_0_BASE_ADDR                      0x180\n#define MV64340_CPU_PROTECT_WINDOW_0_SIZE                           0x188\n#define MV64340_CPU_PROTECT_WINDOW_1_BASE_ADDR                      0x190\n#define MV64340_CPU_PROTECT_WINDOW_1_SIZE                           0x198\n#define MV64340_CPU_PROTECT_WINDOW_2_BASE_ADDR                      0x1a0\n#define MV64340_CPU_PROTECT_WINDOW_2_SIZE                           0x1a8\n#define MV64340_CPU_PROTECT_WINDOW_3_BASE_ADDR                      0x1b0\n#define MV64340_CPU_PROTECT_WINDOW_3_SIZE                           0x1b8\n\n\n \n \n \n\n#define MV64340_CPU_ERROR_ADDR_LOW                                  0x070\n#define MV64340_CPU_ERROR_ADDR_HIGH                                 0x078\n#define MV64340_CPU_ERROR_DATA_LOW                                  0x128\n#define MV64340_CPU_ERROR_DATA_HIGH                                 0x130\n#define MV64340_CPU_ERROR_PARITY                                    0x138\n#define MV64340_CPU_ERROR_CAUSE                                     0x140\n#define MV64340_CPU_ERROR_MASK                                      0x148\n\n \n \n \n\n#define MV64340_PUNIT_SLAVE_DEBUG_LOW                               0x360\n#define MV64340_PUNIT_SLAVE_DEBUG_HIGH                              0x368\n#define MV64340_PUNIT_MASTER_DEBUG_LOW                              0x370\n#define MV64340_PUNIT_MASTER_DEBUG_HIGH                             0x378\n#define MV64340_PUNIT_MMASK                                         0x3e4\n\n \n \n \n\n#define MV64340_SRAM_CONFIG                                         0x380\n#define MV64340_SRAM_TEST_MODE                                      0X3F4\n#define MV64340_SRAM_ERROR_CAUSE                                    0x388\n#define MV64340_SRAM_ERROR_ADDR                                     0x390\n#define MV64340_SRAM_ERROR_ADDR_HIGH                                0X3F8\n#define MV64340_SRAM_ERROR_DATA_LOW                                 0x398\n#define MV64340_SRAM_ERROR_DATA_HIGH                                0x3a0\n#define MV64340_SRAM_ERROR_DATA_PARITY                              0x3a8\n\n \n \n \n\n#define MV64340_SDRAM_CONFIG                                        0x1400\n#define MV64340_D_UNIT_CONTROL_LOW                                  0x1404\n#define MV64340_D_UNIT_CONTROL_HIGH                                 0x1424\n#define MV64340_SDRAM_TIMING_CONTROL_LOW                            0x1408\n#define MV64340_SDRAM_TIMING_CONTROL_HIGH                           0x140c\n#define MV64340_SDRAM_ADDR_CONTROL                                  0x1410\n#define MV64340_SDRAM_OPEN_PAGES_CONTROL                            0x1414\n#define MV64340_SDRAM_OPERATION                                     0x1418\n#define MV64340_SDRAM_MODE                                          0x141c\n#define MV64340_EXTENDED_DRAM_MODE                                  0x1420\n#define MV64340_SDRAM_CROSS_BAR_CONTROL_LOW                         0x1430\n#define MV64340_SDRAM_CROSS_BAR_CONTROL_HIGH                        0x1434\n#define MV64340_SDRAM_CROSS_BAR_TIMEOUT                             0x1438\n#define MV64340_SDRAM_ADDR_CTRL_PADS_CALIBRATION                    0x14c0\n#define MV64340_SDRAM_DATA_PADS_CALIBRATION                         0x14c4\n\n \n \n \n\n#define MV64340_SDRAM_ERROR_DATA_LOW                                0x1444\n#define MV64340_SDRAM_ERROR_DATA_HIGH                               0x1440\n#define MV64340_SDRAM_ERROR_ADDR                                    0x1450\n#define MV64340_SDRAM_RECEIVED_ECC                                  0x1448\n#define MV64340_SDRAM_CALCULATED_ECC                                0x144c\n#define MV64340_SDRAM_ECC_CONTROL                                   0x1454\n#define MV64340_SDRAM_ECC_ERROR_COUNTER                             0x1458\n\n \n \n \n\n#define MV64340_DFCDL_CONFIG0                                       0x1480\n#define MV64340_DFCDL_CONFIG1                                       0x1484\n#define MV64340_DLL_WRITE                                           0x1488\n#define MV64340_DLL_READ                                            0x148c\n#define MV64340_SRAM_ADDR                                           0x1490\n#define MV64340_SRAM_DATA0                                          0x1494\n#define MV64340_SRAM_DATA1                                          0x1498\n#define MV64340_SRAM_DATA2                                          0x149c\n#define MV64340_DFCL_PROBE                                          0x14a0\n\n \n \n \n\n#define MV64340_DUNIT_DEBUG_LOW                                     0x1460\n#define MV64340_DUNIT_DEBUG_HIGH                                    0x1464\n#define MV64340_DUNIT_MMASK                                         0X1b40\n\n \n \n \n\n#define MV64340_DEVICE_BANK0_PARAMETERS\t\t\t\t    0x45c\n#define MV64340_DEVICE_BANK1_PARAMETERS\t\t\t\t    0x460\n#define MV64340_DEVICE_BANK2_PARAMETERS\t\t\t\t    0x464\n#define MV64340_DEVICE_BANK3_PARAMETERS\t\t\t\t    0x468\n#define MV64340_DEVICE_BOOT_BANK_PARAMETERS\t\t\t    0x46c\n#define MV64340_DEVICE_INTERFACE_CONTROL                            0x4c0\n#define MV64340_DEVICE_INTERFACE_CROSS_BAR_CONTROL_LOW              0x4c8\n#define MV64340_DEVICE_INTERFACE_CROSS_BAR_CONTROL_HIGH             0x4cc\n#define MV64340_DEVICE_INTERFACE_CROSS_BAR_TIMEOUT                  0x4c4\n\n \n \n \n\n#define MV64340_DEVICE_INTERRUPT_CAUSE\t\t\t\t    0x4d0\n#define MV64340_DEVICE_INTERRUPT_MASK\t\t\t\t    0x4d4\n#define MV64340_DEVICE_ERROR_ADDR\t\t\t\t    0x4d8\n#define MV64340_DEVICE_ERROR_DATA   \t\t\t\t    0x4dc\n#define MV64340_DEVICE_ERROR_PARITY     \t\t\t    0x4e0\n\n \n \n \n\n#define MV64340_DEVICE_DEBUG_LOW     \t\t\t\t    0x4e4\n#define MV64340_DEVICE_DEBUG_HIGH     \t\t\t\t    0x4e8\n#define MV64340_RUNIT_MMASK                                         0x4f0\n\n \n \n \n\n#define MV64340_PCI_0_CS_0_BANK_SIZE                                0xc08\n#define MV64340_PCI_1_CS_0_BANK_SIZE                                0xc88\n#define MV64340_PCI_0_CS_1_BANK_SIZE                                0xd08\n#define MV64340_PCI_1_CS_1_BANK_SIZE                                0xd88\n#define MV64340_PCI_0_CS_2_BANK_SIZE                                0xc0c\n#define MV64340_PCI_1_CS_2_BANK_SIZE                                0xc8c\n#define MV64340_PCI_0_CS_3_BANK_SIZE                                0xd0c\n#define MV64340_PCI_1_CS_3_BANK_SIZE                                0xd8c\n#define MV64340_PCI_0_DEVCS_0_BANK_SIZE                             0xc10\n#define MV64340_PCI_1_DEVCS_0_BANK_SIZE                             0xc90\n#define MV64340_PCI_0_DEVCS_1_BANK_SIZE                             0xd10\n#define MV64340_PCI_1_DEVCS_1_BANK_SIZE                             0xd90\n#define MV64340_PCI_0_DEVCS_2_BANK_SIZE                             0xd18\n#define MV64340_PCI_1_DEVCS_2_BANK_SIZE                             0xd98\n#define MV64340_PCI_0_DEVCS_3_BANK_SIZE                             0xc14\n#define MV64340_PCI_1_DEVCS_3_BANK_SIZE                             0xc94\n#define MV64340_PCI_0_DEVCS_BOOT_BANK_SIZE                          0xd14\n#define MV64340_PCI_1_DEVCS_BOOT_BANK_SIZE                          0xd94\n#define MV64340_PCI_0_P2P_MEM0_BAR_SIZE                             0xd1c\n#define MV64340_PCI_1_P2P_MEM0_BAR_SIZE                             0xd9c\n#define MV64340_PCI_0_P2P_MEM1_BAR_SIZE                             0xd20\n#define MV64340_PCI_1_P2P_MEM1_BAR_SIZE                             0xda0\n#define MV64340_PCI_0_P2P_I_O_BAR_SIZE                              0xd24\n#define MV64340_PCI_1_P2P_I_O_BAR_SIZE                              0xda4\n#define MV64340_PCI_0_CPU_BAR_SIZE                                  0xd28\n#define MV64340_PCI_1_CPU_BAR_SIZE                                  0xda8\n#define MV64340_PCI_0_INTERNAL_SRAM_BAR_SIZE                        0xe00\n#define MV64340_PCI_1_INTERNAL_SRAM_BAR_SIZE                        0xe80\n#define MV64340_PCI_0_EXPANSION_ROM_BAR_SIZE                        0xd2c\n#define MV64340_PCI_1_EXPANSION_ROM_BAR_SIZE                        0xd9c\n#define MV64340_PCI_0_BASE_ADDR_REG_ENABLE                          0xc3c\n#define MV64340_PCI_1_BASE_ADDR_REG_ENABLE                          0xcbc\n#define MV64340_PCI_0_CS_0_BASE_ADDR_REMAP\t\t\t    0xc48\n#define MV64340_PCI_1_CS_0_BASE_ADDR_REMAP\t\t\t    0xcc8\n#define MV64340_PCI_0_CS_1_BASE_ADDR_REMAP\t\t\t    0xd48\n#define MV64340_PCI_1_CS_1_BASE_ADDR_REMAP\t\t\t    0xdc8\n#define MV64340_PCI_0_CS_2_BASE_ADDR_REMAP\t\t\t    0xc4c\n#define MV64340_PCI_1_CS_2_BASE_ADDR_REMAP\t\t\t    0xccc\n#define MV64340_PCI_0_CS_3_BASE_ADDR_REMAP\t\t\t    0xd4c\n#define MV64340_PCI_1_CS_3_BASE_ADDR_REMAP\t\t\t    0xdcc\n#define MV64340_PCI_0_CS_0_BASE_HIGH_ADDR_REMAP\t\t\t    0xF04\n#define MV64340_PCI_1_CS_0_BASE_HIGH_ADDR_REMAP\t\t\t    0xF84\n#define MV64340_PCI_0_CS_1_BASE_HIGH_ADDR_REMAP\t\t\t    0xF08\n#define MV64340_PCI_1_CS_1_BASE_HIGH_ADDR_REMAP\t\t\t    0xF88\n#define MV64340_PCI_0_CS_2_BASE_HIGH_ADDR_REMAP\t\t\t    0xF0C\n#define MV64340_PCI_1_CS_2_BASE_HIGH_ADDR_REMAP\t\t\t    0xF8C\n#define MV64340_PCI_0_CS_3_BASE_HIGH_ADDR_REMAP\t\t\t    0xF10\n#define MV64340_PCI_1_CS_3_BASE_HIGH_ADDR_REMAP\t\t\t    0xF90\n#define MV64340_PCI_0_DEVCS_0_BASE_ADDR_REMAP\t\t\t    0xc50\n#define MV64340_PCI_1_DEVCS_0_BASE_ADDR_REMAP\t\t\t    0xcd0\n#define MV64340_PCI_0_DEVCS_1_BASE_ADDR_REMAP\t\t\t    0xd50\n#define MV64340_PCI_1_DEVCS_1_BASE_ADDR_REMAP\t\t\t    0xdd0\n#define MV64340_PCI_0_DEVCS_2_BASE_ADDR_REMAP\t\t\t    0xd58\n#define MV64340_PCI_1_DEVCS_2_BASE_ADDR_REMAP\t\t\t    0xdd8\n#define MV64340_PCI_0_DEVCS_3_BASE_ADDR_REMAP           \t    0xc54\n#define MV64340_PCI_1_DEVCS_3_BASE_ADDR_REMAP           \t    0xcd4\n#define MV64340_PCI_0_DEVCS_BOOTCS_BASE_ADDR_REMAP      \t    0xd54\n#define MV64340_PCI_1_DEVCS_BOOTCS_BASE_ADDR_REMAP      \t    0xdd4\n#define MV64340_PCI_0_P2P_MEM0_BASE_ADDR_REMAP_LOW                  0xd5c\n#define MV64340_PCI_1_P2P_MEM0_BASE_ADDR_REMAP_LOW                  0xddc\n#define MV64340_PCI_0_P2P_MEM0_BASE_ADDR_REMAP_HIGH                 0xd60\n#define MV64340_PCI_1_P2P_MEM0_BASE_ADDR_REMAP_HIGH                 0xde0\n#define MV64340_PCI_0_P2P_MEM1_BASE_ADDR_REMAP_LOW                  0xd64\n#define MV64340_PCI_1_P2P_MEM1_BASE_ADDR_REMAP_LOW                  0xde4\n#define MV64340_PCI_0_P2P_MEM1_BASE_ADDR_REMAP_HIGH                 0xd68\n#define MV64340_PCI_1_P2P_MEM1_BASE_ADDR_REMAP_HIGH                 0xde8\n#define MV64340_PCI_0_P2P_I_O_BASE_ADDR_REMAP                       0xd6c\n#define MV64340_PCI_1_P2P_I_O_BASE_ADDR_REMAP                       0xdec \n#define MV64340_PCI_0_CPU_BASE_ADDR_REMAP_LOW                       0xd70\n#define MV64340_PCI_1_CPU_BASE_ADDR_REMAP_LOW                       0xdf0\n#define MV64340_PCI_0_CPU_BASE_ADDR_REMAP_HIGH                      0xd74\n#define MV64340_PCI_1_CPU_BASE_ADDR_REMAP_HIGH                      0xdf4\n#define MV64340_PCI_0_INTEGRATED_SRAM_BASE_ADDR_REMAP               0xf00\n#define MV64340_PCI_1_INTEGRATED_SRAM_BASE_ADDR_REMAP               0xf80\n#define MV64340_PCI_0_EXPANSION_ROM_BASE_ADDR_REMAP                 0xf38\n#define MV64340_PCI_1_EXPANSION_ROM_BASE_ADDR_REMAP                 0xfb8\n#define MV64340_PCI_0_ADDR_DECODE_CONTROL                           0xd3c\n#define MV64340_PCI_1_ADDR_DECODE_CONTROL                           0xdbc\n#define MV64340_PCI_0_HEADERS_RETARGET_CONTROL                      0xF40\n#define MV64340_PCI_1_HEADERS_RETARGET_CONTROL                      0xFc0\n#define MV64340_PCI_0_HEADERS_RETARGET_BASE                         0xF44\n#define MV64340_PCI_1_HEADERS_RETARGET_BASE                         0xFc4\n#define MV64340_PCI_0_HEADERS_RETARGET_HIGH                         0xF48\n#define MV64340_PCI_1_HEADERS_RETARGET_HIGH                         0xFc8\n\n \n \n \n\n#define MV64340_PCI_0_DLL_STATUS_AND_COMMAND                        0x1d20\n#define MV64340_PCI_1_DLL_STATUS_AND_COMMAND                        0x1da0\n#define MV64340_PCI_0_MPP_PADS_DRIVE_CONTROL                        0x1d1C\n#define MV64340_PCI_1_MPP_PADS_DRIVE_CONTROL                        0x1d9C\n#define MV64340_PCI_0_COMMAND\t\t\t         \t    0xc00\n#define MV64340_PCI_1_COMMAND\t\t\t\t\t    0xc80\n#define MV64340_PCI_0_MODE                                          0xd00\n#define MV64340_PCI_1_MODE                                          0xd80\n#define MV64340_PCI_0_RETRY\t        \t \t\t    0xc04\n#define MV64340_PCI_1_RETRY\t\t\t\t            0xc84\n#define MV64340_PCI_0_READ_BUFFER_DISCARD_TIMER                     0xd04\n#define MV64340_PCI_1_READ_BUFFER_DISCARD_TIMER                     0xd84\n#define MV64340_PCI_0_MSI_TRIGGER_TIMER                             0xc38\n#define MV64340_PCI_1_MSI_TRIGGER_TIMER                             0xcb8\n#define MV64340_PCI_0_ARBITER_CONTROL                               0x1d00\n#define MV64340_PCI_1_ARBITER_CONTROL                               0x1d80\n#define MV64340_PCI_0_CROSS_BAR_CONTROL_LOW                         0x1d08\n#define MV64340_PCI_1_CROSS_BAR_CONTROL_LOW                         0x1d88\n#define MV64340_PCI_0_CROSS_BAR_CONTROL_HIGH                        0x1d0c\n#define MV64340_PCI_1_CROSS_BAR_CONTROL_HIGH                        0x1d8c\n#define MV64340_PCI_0_CROSS_BAR_TIMEOUT                             0x1d04\n#define MV64340_PCI_1_CROSS_BAR_TIMEOUT                             0x1d84\n#define MV64340_PCI_0_SYNC_BARRIER_TRIGGER_REG                      0x1D18\n#define MV64340_PCI_1_SYNC_BARRIER_TRIGGER_REG                      0x1D98\n#define MV64340_PCI_0_SYNC_BARRIER_VIRTUAL_REG                      0x1d10\n#define MV64340_PCI_1_SYNC_BARRIER_VIRTUAL_REG                      0x1d90\n#define MV64340_PCI_0_P2P_CONFIG                                    0x1d14\n#define MV64340_PCI_1_P2P_CONFIG                                    0x1d94\n\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_0_LOW                     0x1e00\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_0_HIGH                    0x1e04\n#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_0                         0x1e08\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_1_LOW                     0x1e10\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_1_HIGH                    0x1e14\n#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_1                         0x1e18\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_2_LOW                     0x1e20\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_2_HIGH                    0x1e24\n#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_2                         0x1e28\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_3_LOW                     0x1e30\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_3_HIGH                    0x1e34\n#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_3                         0x1e38\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_4_LOW                     0x1e40\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_4_HIGH                    0x1e44\n#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_4                         0x1e48\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_5_LOW                     0x1e50\n#define MV64340_PCI_0_ACCESS_CONTROL_BASE_5_HIGH                    0x1e54\n#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_5                         0x1e58\n\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_0_LOW                     0x1e80\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_0_HIGH                    0x1e84\n#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_0                         0x1e88\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_1_LOW                     0x1e90\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_1_HIGH                    0x1e94\n#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_1                         0x1e98\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_2_LOW                     0x1ea0\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_2_HIGH                    0x1ea4\n#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_2                         0x1ea8\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_3_LOW                     0x1eb0\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_3_HIGH                    0x1eb4\n#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_3                         0x1eb8\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_4_LOW                     0x1ec0\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_4_HIGH                    0x1ec4\n#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_4                         0x1ec8\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_5_LOW                     0x1ed0\n#define MV64340_PCI_1_ACCESS_CONTROL_BASE_5_HIGH                    0x1ed4\n#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_5                         0x1ed8\n\n \n \n \n\n#define MV64340_PCI_0_CONFIG_ADDR \t\t\t\t    0xcf8\n#define MV64340_PCI_0_CONFIG_DATA_VIRTUAL_REG                       0xcfc\n#define MV64340_PCI_1_CONFIG_ADDR \t\t\t\t    0xc78\n#define MV64340_PCI_1_CONFIG_DATA_VIRTUAL_REG                       0xc7c\n#define MV64340_PCI_0_INTERRUPT_ACKNOWLEDGE_VIRTUAL_REG\t            0xc34\n#define MV64340_PCI_1_INTERRUPT_ACKNOWLEDGE_VIRTUAL_REG\t            0xcb4\n\n \n \n \n\n#define MV64340_PCI_0_SERR_MASK\t\t\t\t\t    0xc28\n#define MV64340_PCI_1_SERR_MASK\t\t\t\t\t    0xca8\n#define MV64340_PCI_0_ERROR_ADDR_LOW                                0x1d40\n#define MV64340_PCI_1_ERROR_ADDR_LOW                                0x1dc0\n#define MV64340_PCI_0_ERROR_ADDR_HIGH                               0x1d44\n#define MV64340_PCI_1_ERROR_ADDR_HIGH                               0x1dc4\n#define MV64340_PCI_0_ERROR_ATTRIBUTE                               0x1d48\n#define MV64340_PCI_1_ERROR_ATTRIBUTE                               0x1dc8\n#define MV64340_PCI_0_ERROR_COMMAND                                 0x1d50\n#define MV64340_PCI_1_ERROR_COMMAND                                 0x1dd0\n#define MV64340_PCI_0_ERROR_CAUSE                                   0x1d58\n#define MV64340_PCI_1_ERROR_CAUSE                                   0x1dd8\n#define MV64340_PCI_0_ERROR_MASK                                    0x1d5c\n#define MV64340_PCI_1_ERROR_MASK                                    0x1ddc\n\n \n \n \n\n#define MV64340_PCI_0_MMASK                                         0X1D24\n#define MV64340_PCI_1_MMASK                                         0X1DA4\n\n \n \n \n\n#define MV64340_PCI_DEVICE_AND_VENDOR_ID \t\t\t    0x000\n#define MV64340_PCI_STATUS_AND_COMMAND\t\t\t\t    0x004\n#define MV64340_PCI_CLASS_CODE_AND_REVISION_ID\t\t\t    0x008\n#define MV64340_PCI_BIST_HEADER_TYPE_LATENCY_TIMER_CACHE_LINE \t    0x00C\n\n#define MV64340_PCI_SCS_0_BASE_ADDR_LOW   \t      \t\t    0x010\n#define MV64340_PCI_SCS_0_BASE_ADDR_HIGH   \t\t            0x014\n#define MV64340_PCI_SCS_1_BASE_ADDR_LOW  \t     \t            0x018\n#define MV64340_PCI_SCS_1_BASE_ADDR_HIGH \t\t            0x01C\n#define MV64340_PCI_INTERNAL_REG_MEM_MAPPED_BASE_ADDR_LOW      \t    0x020\n#define MV64340_PCI_INTERNAL_REG_MEM_MAPPED_BASE_ADDR_HIGH     \t    0x024\n#define MV64340_PCI_SUBSYSTEM_ID_AND_SUBSYSTEM_VENDOR_ID\t    0x02c\n#define MV64340_PCI_EXPANSION_ROM_BASE_ADDR_REG\t                    0x030\n#define MV64340_PCI_CAPABILTY_LIST_POINTER                          0x034\n#define MV64340_PCI_INTERRUPT_PIN_AND_LINE \t\t\t    0x03C\n        \n#define MV64340_PCI_POWER_MANAGEMENT_CAPABILITY                     0x040\n#define MV64340_PCI_POWER_MANAGEMENT_STATUS_AND_CONTROL             0x044\n#define MV64340_PCI_VPD_ADDR                                        0x048\n#define MV64340_PCI_VPD_DATA                                        0x04c\n#define MV64340_PCI_MSI_MESSAGE_CONTROL                             0x050\n#define MV64340_PCI_MSI_MESSAGE_ADDR                                0x054\n#define MV64340_PCI_MSI_MESSAGE_UPPER_ADDR                          0x058\n#define MV64340_PCI_MSI_MESSAGE_DATA                                0x05c\n#define MV64340_PCI_X_COMMAND                                       0x060\n#define MV64340_PCI_X_STATUS                                        0x064\n#define MV64340_PCI_COMPACT_PCI_HOT_SWAP                            0x068\n\n \n \n \n\n#define MV64340_PCI_SCS_2_BASE_ADDR_LOW   \t\t\t    0x110\n#define MV64340_PCI_SCS_2_BASE_ADDR_HIGH\t\t\t    0x114\n#define MV64340_PCI_SCS_3_BASE_ADDR_LOW \t\t\t    0x118\n#define MV64340_PCI_SCS_3_BASE_ADDR_HIGH\t\t\t    0x11c\n#define MV64340_PCI_INTERNAL_SRAM_BASE_ADDR_LOW          \t    0x120\n#define MV64340_PCI_INTERNAL_SRAM_BASE_ADDR_HIGH         \t    0x124\n\n \n \n \n\n#define MV64340_PCI_DEVCS_0_BASE_ADDR_LOW\t    \t\t    0x210\n#define MV64340_PCI_DEVCS_0_BASE_ADDR_HIGH \t\t\t    0x214\n#define MV64340_PCI_DEVCS_1_BASE_ADDR_LOW \t\t\t    0x218\n#define MV64340_PCI_DEVCS_1_BASE_ADDR_HIGH      \t\t    0x21c\n#define MV64340_PCI_DEVCS_2_BASE_ADDR_LOW \t\t\t    0x220\n#define MV64340_PCI_DEVCS_2_BASE_ADDR_HIGH      \t\t    0x224\n\n \n \n \n\n#define MV64340_PCI_DEVCS_3_BASE_ADDR_LOW\t    \t\t    0x310\n#define MV64340_PCI_DEVCS_3_BASE_ADDR_HIGH \t\t\t    0x314\n#define MV64340_PCI_BOOT_CS_BASE_ADDR_LOW\t\t\t    0x318\n#define MV64340_PCI_BOOT_CS_BASE_ADDR_HIGH      \t\t    0x31c\n#define MV64340_PCI_CPU_BASE_ADDR_LOW \t\t\t\t    0x220\n#define MV64340_PCI_CPU_BASE_ADDR_HIGH      \t\t\t    0x224\n\n \n \n \n\n#define MV64340_PCI_P2P_MEM0_BASE_ADDR_LOW  \t\t\t    0x410\n#define MV64340_PCI_P2P_MEM0_BASE_ADDR_HIGH \t\t\t    0x414\n#define MV64340_PCI_P2P_MEM1_BASE_ADDR_LOW   \t\t\t    0x418\n#define MV64340_PCI_P2P_MEM1_BASE_ADDR_HIGH \t\t\t    0x41c\n#define MV64340_PCI_P2P_I_O_BASE_ADDR                 \t            0x420\n#define MV64340_PCI_INTERNAL_REGS_I_O_MAPPED_BASE_ADDR              0x424\n\n \n \n \n\n#define MV64340_I2O_INBOUND_MESSAGE_REG0_PCI_0_SIDE\t\t    0x010\n#define MV64340_I2O_INBOUND_MESSAGE_REG1_PCI_0_SIDE  \t\t    0x014\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_PCI_0_SIDE \t\t    0x018\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_PCI_0_SIDE  \t\t    0x01C\n#define MV64340_I2O_INBOUND_DOORBELL_REG_PCI_0_SIDE  \t\t    0x020\n#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_PCI_0_SIDE          0x024\n#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_PCI_0_SIDE\t    0x028\n#define MV64340_I2O_OUTBOUND_DOORBELL_REG_PCI_0_SIDE \t\t    0x02C\n#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_PCI_0_SIDE         0x030\n#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_PCI_0_SIDE          0x034\n#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_0_SIDE       0x040\n#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_0_SIDE      0x044\n#define MV64340_I2O_QUEUE_CONTROL_REG_PCI_0_SIDE \t\t    0x050\n#define MV64340_I2O_QUEUE_BASE_ADDR_REG_PCI_0_SIDE \t\t    0x054\n#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_PCI_0_SIDE        0x060\n#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_PCI_0_SIDE        0x064\n#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_PCI_0_SIDE        0x068\n#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_PCI_0_SIDE        0x06C\n#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_PCI_0_SIDE       0x070\n#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_PCI_0_SIDE       0x074\n#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_PCI_0_SIDE       0x0F8\n#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_PCI_0_SIDE       0x0FC\n\n#define MV64340_I2O_INBOUND_MESSAGE_REG0_PCI_1_SIDE\t\t    0x090\n#define MV64340_I2O_INBOUND_MESSAGE_REG1_PCI_1_SIDE  \t\t    0x094\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_PCI_1_SIDE \t\t    0x098\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_PCI_1_SIDE  \t\t    0x09C\n#define MV64340_I2O_INBOUND_DOORBELL_REG_PCI_1_SIDE  \t\t    0x0A0\n#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_PCI_1_SIDE          0x0A4\n#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_PCI_1_SIDE\t    0x0A8\n#define MV64340_I2O_OUTBOUND_DOORBELL_REG_PCI_1_SIDE \t\t    0x0AC\n#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_PCI_1_SIDE         0x0B0\n#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_PCI_1_SIDE          0x0B4\n#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_1_SIDE       0x0C0\n#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_1_SIDE      0x0C4\n#define MV64340_I2O_QUEUE_CONTROL_REG_PCI_1_SIDE \t\t    0x0D0\n#define MV64340_I2O_QUEUE_BASE_ADDR_REG_PCI_1_SIDE \t\t    0x0D4\n#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_PCI_1_SIDE        0x0E0\n#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_PCI_1_SIDE        0x0E4\n#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_PCI_1_SIDE        0x0E8\n#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_PCI_1_SIDE        0x0EC\n#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_PCI_1_SIDE       0x0F0\n#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_PCI_1_SIDE       0x0F4\n#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_PCI_1_SIDE       0x078\n#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_PCI_1_SIDE       0x07C\n\n#define MV64340_I2O_INBOUND_MESSAGE_REG0_CPU0_SIDE\t\t    0x1C10\n#define MV64340_I2O_INBOUND_MESSAGE_REG1_CPU0_SIDE  \t\t    0x1C14\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_CPU0_SIDE \t\t    0x1C18\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_CPU0_SIDE  \t\t    0x1C1C\n#define MV64340_I2O_INBOUND_DOORBELL_REG_CPU0_SIDE  \t\t    0x1C20\n#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_CPU0_SIDE  \t    0x1C24\n#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_CPU0_SIDE\t    0x1C28\n#define MV64340_I2O_OUTBOUND_DOORBELL_REG_CPU0_SIDE \t\t    0x1C2C\n#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_CPU0_SIDE          0x1C30\n#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_CPU0_SIDE           0x1C34\n#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_CPU0_SIDE        0x1C40\n#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_CPU0_SIDE       0x1C44\n#define MV64340_I2O_QUEUE_CONTROL_REG_CPU0_SIDE \t\t    0x1C50\n#define MV64340_I2O_QUEUE_BASE_ADDR_REG_CPU0_SIDE \t\t    0x1C54\n#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_CPU0_SIDE         0x1C60\n#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_CPU0_SIDE         0x1C64\n#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_CPU0_SIDE         0x1C68\n#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_CPU0_SIDE         0x1C6C\n#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_CPU0_SIDE        0x1C70\n#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_CPU0_SIDE        0x1C74\n#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_CPU0_SIDE        0x1CF8\n#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_CPU0_SIDE        0x1CFC\n#define MV64340_I2O_INBOUND_MESSAGE_REG0_CPU1_SIDE\t\t    0x1C90\n#define MV64340_I2O_INBOUND_MESSAGE_REG1_CPU1_SIDE  \t\t    0x1C94\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_CPU1_SIDE \t\t    0x1C98\n#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_CPU1_SIDE  \t\t    0x1C9C\n#define MV64340_I2O_INBOUND_DOORBELL_REG_CPU1_SIDE  \t\t    0x1CA0\n#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_CPU1_SIDE  \t    0x1CA4\n#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_CPU1_SIDE\t    0x1CA8\n#define MV64340_I2O_OUTBOUND_DOORBELL_REG_CPU1_SIDE \t\t    0x1CAC\n#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_CPU1_SIDE          0x1CB0\n#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_CPU1_SIDE           0x1CB4\n#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_CPU1_SIDE        0x1CC0\n#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_CPU1_SIDE       0x1CC4\n#define MV64340_I2O_QUEUE_CONTROL_REG_CPU1_SIDE \t\t    0x1CD0\n#define MV64340_I2O_QUEUE_BASE_ADDR_REG_CPU1_SIDE \t\t    0x1CD4\n#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_CPU1_SIDE         0x1CE0\n#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_CPU1_SIDE         0x1CE4\n#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_CPU1_SIDE         0x1CE8\n#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_CPU1_SIDE         0x1CEC\n#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_CPU1_SIDE        0x1CF0\n#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_CPU1_SIDE        0x1CF4\n#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_CPU1_SIDE        0x1C78\n#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_CPU1_SIDE        0x1C7C\n\n \n \n \n\n \n \n \n\n          \n           \n#define MV64340_CUNIT_BASE_ADDR_REG0                                0xf200\n#define MV64340_CUNIT_BASE_ADDR_REG1                                0xf208\n#define MV64340_CUNIT_BASE_ADDR_REG2                                0xf210\n#define MV64340_CUNIT_BASE_ADDR_REG3                                0xf218\n#define MV64340_CUNIT_SIZE0                                         0xf204\n#define MV64340_CUNIT_SIZE1                                         0xf20c\n#define MV64340_CUNIT_SIZE2                                         0xf214\n#define MV64340_CUNIT_SIZE3                                         0xf21c\n#define MV64340_CUNIT_HIGH_ADDR_REMAP_REG0                          0xf240\n#define MV64340_CUNIT_HIGH_ADDR_REMAP_REG1                          0xf244\n#define MV64340_CUNIT_BASE_ADDR_ENABLE_REG                          0xf250\n#define MV64340_MPSC0_ACCESS_PROTECTION_REG                         0xf254\n#define MV64340_MPSC1_ACCESS_PROTECTION_REG                         0xf258\n#define MV64340_CUNIT_INTERNAL_SPACE_BASE_ADDR_REG                  0xf25C\n\n         \n\n#define MV64340_CUNIT_INTERRUPT_CAUSE_REG                           0xf310\n#define MV64340_CUNIT_INTERRUPT_MASK_REG                            0xf314\n#define MV64340_CUNIT_ERROR_ADDR                                    0xf318\n\n         \n\n#define MV64340_CUNIT_ARBITER_CONTROL_REG                           0xf300\n#define MV64340_CUNIT_CONFIG_REG                                    0xb40c\n#define MV64340_CUNIT_CRROSBAR_TIMEOUT_REG                          0xf304\n\n         \n\n#define MV64340_CUNIT_DEBUG_LOW                                     0xf340\n#define MV64340_CUNIT_DEBUG_HIGH                                    0xf344\n#define MV64340_CUNIT_MMASK                                         0xf380\n\n         \n\n#define MV64340_MPSC_ROUTING_REG                                    0xb400\n#define MV64340_MPSC_RX_CLOCK_ROUTING_REG                           0xb404\n#define MV64340_MPSC_TX_CLOCK_ROUTING_REG                           0xb408\n\n         \n\n#define MV64340_MPSC_CAUSE_REG(port)                               (0xb804 + (port<<3))\n#define MV64340_MPSC_MASK_REG(port)                                (0xb884 + (port<<3))\n \n#define MV64340_MPSC_MAIN_CONFIG_LOW(port)                         (0x8000 + (port<<12))\n#define MV64340_MPSC_MAIN_CONFIG_HIGH(port)                        (0x8004 + (port<<12))    \n#define MV64340_MPSC_PROTOCOL_CONFIG(port)                         (0x8008 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG1(port)                            (0x800c + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG2(port)                            (0x8010 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG3(port)                            (0x8014 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG4(port)                            (0x8018 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG5(port)                            (0x801c + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG6(port)                            (0x8020 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG7(port)                            (0x8024 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG8(port)                            (0x8028 + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG9(port)                            (0x802c + (port<<12))    \n#define MV64340_MPSC_CHANNEL_REG10(port)                           (0x8030 + (port<<12))    \n        \n         \n\n\n \n \n \n\n#define MV64340_SDMA_CONFIG_REG(channel)                        (0x4000 + (channel<<13))        \n#define MV64340_SDMA_COMMAND_REG(channel)                       (0x4008 + (channel<<13))        \n#define MV64340_SDMA_CURRENT_RX_DESCRIPTOR_POINTER(channel)     (0x4810 + (channel<<13))        \n#define MV64340_SDMA_CURRENT_TX_DESCRIPTOR_POINTER(channel)     (0x4c10 + (channel<<13))        \n#define MV64340_SDMA_FIRST_TX_DESCRIPTOR_POINTER(channel)       (0x4c14 + (channel<<13)) \n\n#define MV64340_SDMA_CAUSE_REG                                      0xb800\n#define MV64340_SDMA_MASK_REG                                       0xb880\n         \n \n\n#define MV64340_BRG_CONFIG_REG(brg)                              (0xb200 + (brg<<3))\n#define MV64340_BRG_BAUDE_TUNING_REG(brg)                        (0xb208 + (brg<<3))\n#define MV64340_BRG_CAUSE_REG                                       0xb834\n#define MV64340_BRG_MASK_REG                                        0xb8b4\n\n \n \n \n\n#define MV64340_DMA_CHANNEL0_CONTROL \t\t\t\t    0x840\n#define MV64340_DMA_CHANNEL0_CONTROL_HIGH\t\t\t    0x880\n#define MV64340_DMA_CHANNEL1_CONTROL \t\t\t\t    0x844\n#define MV64340_DMA_CHANNEL1_CONTROL_HIGH\t\t\t    0x884\n#define MV64340_DMA_CHANNEL2_CONTROL \t\t\t\t    0x848\n#define MV64340_DMA_CHANNEL2_CONTROL_HIGH\t\t\t    0x888\n#define MV64340_DMA_CHANNEL3_CONTROL \t\t\t\t    0x84C\n#define MV64340_DMA_CHANNEL3_CONTROL_HIGH\t\t\t    0x88C\n\n\n \n \n \n\n#define MV64340_DMA_CHANNEL0_BYTE_COUNT                             0x800\n#define MV64340_DMA_CHANNEL1_BYTE_COUNT                             0x804\n#define MV64340_DMA_CHANNEL2_BYTE_COUNT                             0x808\n#define MV64340_DMA_CHANNEL3_BYTE_COUNT                             0x80C\n#define MV64340_DMA_CHANNEL0_SOURCE_ADDR                            0x810\n#define MV64340_DMA_CHANNEL1_SOURCE_ADDR                            0x814\n#define MV64340_DMA_CHANNEL2_SOURCE_ADDR                            0x818\n#define MV64340_DMA_CHANNEL3_SOURCE_ADDR                            0x81c\n#define MV64340_DMA_CHANNEL0_DESTINATION_ADDR                       0x820\n#define MV64340_DMA_CHANNEL1_DESTINATION_ADDR                       0x824\n#define MV64340_DMA_CHANNEL2_DESTINATION_ADDR                       0x828\n#define MV64340_DMA_CHANNEL3_DESTINATION_ADDR                       0x82C\n#define MV64340_DMA_CHANNEL0_NEXT_DESCRIPTOR_POINTER                0x830\n#define MV64340_DMA_CHANNEL1_NEXT_DESCRIPTOR_POINTER                0x834\n#define MV64340_DMA_CHANNEL2_NEXT_DESCRIPTOR_POINTER                0x838\n#define MV64340_DMA_CHANNEL3_NEXT_DESCRIPTOR_POINTER                0x83C\n#define MV64340_DMA_CHANNEL0_CURRENT_DESCRIPTOR_POINTER             0x870\n#define MV64340_DMA_CHANNEL1_CURRENT_DESCRIPTOR_POINTER             0x874\n#define MV64340_DMA_CHANNEL2_CURRENT_DESCRIPTOR_POINTER             0x878\n#define MV64340_DMA_CHANNEL3_CURRENT_DESCRIPTOR_POINTER             0x87C\n\n  \n \n#define MV64340_DMA_BASE_ADDR_REG0                                  0xa00\n#define MV64340_DMA_BASE_ADDR_REG1                                  0xa08\n#define MV64340_DMA_BASE_ADDR_REG2                                  0xa10\n#define MV64340_DMA_BASE_ADDR_REG3                                  0xa18\n#define MV64340_DMA_BASE_ADDR_REG4                                  0xa20\n#define MV64340_DMA_BASE_ADDR_REG5                                  0xa28\n#define MV64340_DMA_BASE_ADDR_REG6                                  0xa30\n#define MV64340_DMA_BASE_ADDR_REG7                                  0xa38\n \n  \n \n#define MV64340_DMA_SIZE_REG0                                       0xa04\n#define MV64340_DMA_SIZE_REG1                                       0xa0c\n#define MV64340_DMA_SIZE_REG2                                       0xa14\n#define MV64340_DMA_SIZE_REG3                                       0xa1c\n#define MV64340_DMA_SIZE_REG4                                       0xa24\n#define MV64340_DMA_SIZE_REG5                                       0xa2c\n#define MV64340_DMA_SIZE_REG6                                       0xa34\n#define MV64340_DMA_SIZE_REG7                                       0xa3C\n\n  \n                  \n#define MV64340_DMA_HIGH_ADDR_REMAP_REG0                            0xa60\n#define MV64340_DMA_HIGH_ADDR_REMAP_REG1                            0xa64\n#define MV64340_DMA_HIGH_ADDR_REMAP_REG2                            0xa68\n#define MV64340_DMA_HIGH_ADDR_REMAP_REG3                            0xa6C\n#define MV64340_DMA_BASE_ADDR_ENABLE_REG                            0xa80\n#define MV64340_DMA_CHANNEL0_ACCESS_PROTECTION_REG                  0xa70\n#define MV64340_DMA_CHANNEL1_ACCESS_PROTECTION_REG                  0xa74\n#define MV64340_DMA_CHANNEL2_ACCESS_PROTECTION_REG                  0xa78\n#define MV64340_DMA_CHANNEL3_ACCESS_PROTECTION_REG                  0xa7c\n#define MV64340_DMA_ARBITER_CONTROL                                 0x860\n#define MV64340_DMA_CROSS_BAR_TIMEOUT                               0x8d0\n\n  \n\n#define MV64340_DMA_HEADERS_RETARGET_CONTROL                        0xa84\n#define MV64340_DMA_HEADERS_RETARGET_BASE                           0xa88\n\n  \n\n#define MV64340_DMA_INTERRUPT_CAUSE_REG                             0x8c0\n#define MV64340_DMA_INTERRUPT_CAUSE_MASK                            0x8c4\n#define MV64340_DMA_ERROR_ADDR                                      0x8c8\n#define MV64340_DMA_ERROR_SELECT                                    0x8cc\n\n  \n\n#define MV64340_DMA_DEBUG_LOW                                       0x8e0\n#define MV64340_DMA_DEBUG_HIGH                                      0x8e4\n#define MV64340_DMA_SPARE                                           0xA8C\n\n \n \n \n\n#define MV64340_TIMER_COUNTER0\t\t\t\t\t    0x850\n#define MV64340_TIMER_COUNTER1\t\t\t\t\t    0x854\n#define MV64340_TIMER_COUNTER2\t\t\t\t\t    0x858\n#define MV64340_TIMER_COUNTER3\t\t\t\t\t    0x85C\n#define MV64340_TIMER_COUNTER_0_3_CONTROL\t\t\t    0x864\n#define MV64340_TIMER_COUNTER_0_3_INTERRUPT_CAUSE\t\t    0x868\n#define MV64340_TIMER_COUNTER_0_3_INTERRUPT_MASK      \t\t    0x86c\n\n \n \n \n\n#define MV64340_WATCHDOG_CONFIG_REG                                 0xb410\n#define MV64340_WATCHDOG_VALUE_REG                                  0xb414\n\n \n \n \n\n#define MV64XXX_I2C_OFFSET                                          0xc000\n#define MV64XXX_I2C_REG_BLOCK_SIZE                                  0x0020\n\n \n \n \n\n#define MV64340_GPP_IO_CONTROL                                      0xf100\n#define MV64340_GPP_LEVEL_CONTROL                                   0xf110\n#define MV64340_GPP_VALUE                                           0xf104\n#define MV64340_GPP_INTERRUPT_CAUSE                                 0xf108\n#define MV64340_GPP_INTERRUPT_MASK0                                 0xf10c\n#define MV64340_GPP_INTERRUPT_MASK1                                 0xf114\n#define MV64340_GPP_VALUE_SET                                       0xf118\n#define MV64340_GPP_VALUE_CLEAR                                     0xf11c\n\n \n \n \n\n \n \n \n\n#define MV64340_MAIN_INTERRUPT_CAUSE_LOW                            0x004\n#define MV64340_MAIN_INTERRUPT_CAUSE_HIGH                           0x00c\n#define MV64340_CPU_INTERRUPT0_MASK_LOW                             0x014\n#define MV64340_CPU_INTERRUPT0_MASK_HIGH                            0x01c\n#define MV64340_CPU_INTERRUPT0_SELECT_CAUSE                         0x024\n#define MV64340_CPU_INTERRUPT1_MASK_LOW                             0x034\n#define MV64340_CPU_INTERRUPT1_MASK_HIGH                            0x03c\n#define MV64340_CPU_INTERRUPT1_SELECT_CAUSE                         0x044\n#define MV64340_INTERRUPT0_MASK_0_LOW                               0x054\n#define MV64340_INTERRUPT0_MASK_0_HIGH                              0x05c\n#define MV64340_INTERRUPT0_SELECT_CAUSE                             0x064\n#define MV64340_INTERRUPT1_MASK_0_LOW                               0x074\n#define MV64340_INTERRUPT1_MASK_0_HIGH                              0x07c\n#define MV64340_INTERRUPT1_SELECT_CAUSE                             0x084\n\n \n \n \n\n#define MV64340_MPP_CONTROL0                                        0xf000\n#define MV64340_MPP_CONTROL1                                        0xf004\n#define MV64340_MPP_CONTROL2                                        0xf008\n#define MV64340_MPP_CONTROL3                                        0xf00c\n\n \n \n \n\n#define MV64340_SERIAL_INIT_LAST_DATA                               0xf324\n#define MV64340_SERIAL_INIT_CONTROL                                 0xf328\n#define MV64340_SERIAL_INIT_STATUS                                  0xf32c\n\nextern void mv64340_irq_init(unsigned int base);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}