# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Thesis.srcs/sources_1/new/5bit_counter.v" \
"../../../../Thesis.srcs/sources_1/new/convFXtoCSD.v" \
"../../../../../projectASD/projectASD.srcs/sources_1/new/register.v" \
"../../../../Thesis.srcs/sim_1/new/convFXtoCSD_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
