{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 15:32:29 2012 " "Info: Processing started: Fri Apr 27 15:32:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --lower_priority --read_settings_files=off --write_settings_files=off FPGA_MIPS -c FPGA_MIPS --timing_analysis_only " "Info: Command: quartus_tan --lower_priority --read_settings_files=off --write_settings_files=off FPGA_MIPS -c FPGA_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top_cycloneii:inst\|Debounce_clock " "Info: Detected ripple clock \"top_cycloneii:inst\|Debounce_clock\" as buffer" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 173 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_cycloneii:inst\|Debounce_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_cycloneii:inst\|PB1_debounced_Sync " "Info: Detected ripple clock \"top_cycloneii:inst\|PB1_debounced_Sync\" as buffer" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_cycloneii:inst\|PB1_debounced_Sync" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register top_cycloneii:inst\|Ifetch:IFE\|PC\[3\] register top_cycloneii:inst\|rom_address\[4\] 90.45 MHz 11.056 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 90.45 MHz between source register \"top_cycloneii:inst\|Ifetch:IFE\|PC\[3\]\" and destination register \"top_cycloneii:inst\|rom_address\[4\]\" (period= 11.056 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.304 ns + Longest register register " "Info: + Longest register to register delay is 10.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_cycloneii:inst\|Ifetch:IFE\|PC\[3\] 1 REG LCFF_X49_Y30_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y30_N25; Fanout = 18; REG Node = 'top_cycloneii:inst\|Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_cycloneii:inst|Ifetch:IFE|PC[3] } "NODE_NAME" } } { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.398 ns) 0.753 ns top_cycloneii:inst\|Ifetch:IFE\|Mux0~0 2 COMB LCCOMB_X49_Y30_N0 35 " "Info: 2: + IC(0.355 ns) + CELL(0.398 ns) = 0.753 ns; Loc. = LCCOMB_X49_Y30_N0; Fanout = 35; COMB Node = 'top_cycloneii:inst\|Ifetch:IFE\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { top_cycloneii:inst|Ifetch:IFE|PC[3] top_cycloneii:inst|Ifetch:IFE|Mux0~0 } "NODE_NAME" } } { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.150 ns) 1.745 ns top_cycloneii:inst\|Idecode:ID\|Mux7~1 3 COMB LCCOMB_X49_Y33_N30 2 " "Info: 3: + IC(0.842 ns) + CELL(0.150 ns) = 1.745 ns; Loc. = LCCOMB_X49_Y33_N30; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Idecode:ID\|Mux7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { top_cycloneii:inst|Ifetch:IFE|Mux0~0 top_cycloneii:inst|Idecode:ID|Mux7~1 } "NODE_NAME" } } { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.271 ns) 2.807 ns top_cycloneii:inst\|Idecode:ID\|Mux7~3 4 COMB LCCOMB_X50_Y30_N24 1 " "Info: 4: + IC(0.791 ns) + CELL(0.271 ns) = 2.807 ns; Loc. = LCCOMB_X50_Y30_N24; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Idecode:ID\|Mux7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { top_cycloneii:inst|Idecode:ID|Mux7~1 top_cycloneii:inst|Idecode:ID|Mux7~3 } "NODE_NAME" } } { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 3.325 ns top_cycloneii:inst\|Idecode:ID\|Mux7~5 5 COMB LCCOMB_X50_Y30_N26 4 " "Info: 5: + IC(0.247 ns) + CELL(0.271 ns) = 3.325 ns; Loc. = LCCOMB_X50_Y30_N26; Fanout = 4; COMB Node = 'top_cycloneii:inst\|Idecode:ID\|Mux7~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { top_cycloneii:inst|Idecode:ID|Mux7~3 top_cycloneii:inst|Idecode:ID|Mux7~5 } "NODE_NAME" } } { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.414 ns) 4.448 ns top_cycloneii:inst\|Execute:EXE\|Add1~23 6 COMB LCCOMB_X50_Y30_N2 2 " "Info: 6: + IC(0.709 ns) + CELL(0.414 ns) = 4.448 ns; Loc. = LCCOMB_X50_Y30_N2; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { top_cycloneii:inst|Idecode:ID|Mux7~5 top_cycloneii:inst|Execute:EXE|Add1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.858 ns top_cycloneii:inst\|Execute:EXE\|Add1~24 7 COMB LCCOMB_X50_Y30_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.858 ns; Loc. = LCCOMB_X50_Y30_N4; Fanout = 3; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Add1~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { top_cycloneii:inst|Execute:EXE|Add1~23 top_cycloneii:inst|Execute:EXE|Add1~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 5.389 ns top_cycloneii:inst\|Execute:EXE\|Mux6~0 8 COMB LCCOMB_X50_Y30_N20 2 " "Info: 8: + IC(0.256 ns) + CELL(0.275 ns) = 5.389 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { top_cycloneii:inst|Execute:EXE|Add1~24 top_cycloneii:inst|Execute:EXE|Mux6~0 } "NODE_NAME" } } { "execute.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/execute.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.408 ns) 6.796 ns top_cycloneii:inst\|dmemory:MEM\|Equal0~0 9 COMB LCCOMB_X50_Y32_N30 8 " "Info: 9: + IC(0.999 ns) + CELL(0.408 ns) = 6.796 ns; Loc. = LCCOMB_X50_Y32_N30; Fanout = 8; COMB Node = 'top_cycloneii:inst\|dmemory:MEM\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { top_cycloneii:inst|Execute:EXE|Mux6~0 top_cycloneii:inst|dmemory:MEM|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.393 ns) 7.616 ns top_cycloneii:inst\|dmemory:MEM\|rd_bus\[1\] 10 COMB LCCOMB_X49_Y32_N18 3 " "Info: 10: + IC(0.427 ns) + CELL(0.393 ns) = 7.616 ns; Loc. = LCCOMB_X49_Y32_N18; Fanout = 3; COMB Node = 'top_cycloneii:inst\|dmemory:MEM\|rd_bus\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { top_cycloneii:inst|dmemory:MEM|Equal0~0 top_cycloneii:inst|dmemory:MEM|rd_bus[1] } "NODE_NAME" } } { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 8.027 ns top_cycloneii:inst\|Mux5~20 11 COMB LCCOMB_X49_Y32_N24 1 " "Info: 11: + IC(0.261 ns) + CELL(0.150 ns) = 8.027 ns; Loc. = LCCOMB_X49_Y32_N24; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux5~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { top_cycloneii:inst|dmemory:MEM|rd_bus[1] top_cycloneii:inst|Mux5~20 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.149 ns) 8.616 ns top_cycloneii:inst\|Mux5~21 12 COMB LCCOMB_X49_Y32_N10 1 " "Info: 12: + IC(0.440 ns) + CELL(0.149 ns) = 8.616 ns; Loc. = LCCOMB_X49_Y32_N10; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux5~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { top_cycloneii:inst|Mux5~20 top_cycloneii:inst|Mux5~21 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.438 ns) 9.823 ns top_cycloneii:inst\|Mux5~22 13 COMB LCCOMB_X50_Y33_N30 1 " "Info: 13: + IC(0.769 ns) + CELL(0.438 ns) = 9.823 ns; Loc. = LCCOMB_X50_Y33_N30; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux5~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { top_cycloneii:inst|Mux5~21 top_cycloneii:inst|Mux5~22 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.220 ns top_cycloneii:inst\|rom_address~25 14 COMB LCCOMB_X50_Y33_N14 1 " "Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 10.220 ns; Loc. = LCCOMB_X50_Y33_N14; Fanout = 1; COMB Node = 'top_cycloneii:inst\|rom_address~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { top_cycloneii:inst|Mux5~22 top_cycloneii:inst|rom_address~25 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.304 ns top_cycloneii:inst\|rom_address\[4\] 15 REG LCFF_X50_Y33_N15 2 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 10.304 ns; Loc. = LCFF_X50_Y33_N15; Fanout = 2; REG Node = 'top_cycloneii:inst\|rom_address\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_cycloneii:inst|rom_address~25 top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.961 ns ( 38.44 % ) " "Info: Total cell delay = 3.961 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.343 ns ( 61.56 % ) " "Info: Total interconnect delay = 6.343 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.304 ns" { top_cycloneii:inst|Ifetch:IFE|PC[3] top_cycloneii:inst|Ifetch:IFE|Mux0~0 top_cycloneii:inst|Idecode:ID|Mux7~1 top_cycloneii:inst|Idecode:ID|Mux7~3 top_cycloneii:inst|Idecode:ID|Mux7~5 top_cycloneii:inst|Execute:EXE|Add1~23 top_cycloneii:inst|Execute:EXE|Add1~24 top_cycloneii:inst|Execute:EXE|Mux6~0 top_cycloneii:inst|dmemory:MEM|Equal0~0 top_cycloneii:inst|dmemory:MEM|rd_bus[1] top_cycloneii:inst|Mux5~20 top_cycloneii:inst|Mux5~21 top_cycloneii:inst|Mux5~22 top_cycloneii:inst|rom_address~25 top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.304 ns" { top_cycloneii:inst|Ifetch:IFE|PC[3] {} top_cycloneii:inst|Ifetch:IFE|Mux0~0 {} top_cycloneii:inst|Idecode:ID|Mux7~1 {} top_cycloneii:inst|Idecode:ID|Mux7~3 {} top_cycloneii:inst|Idecode:ID|Mux7~5 {} top_cycloneii:inst|Execute:EXE|Add1~23 {} top_cycloneii:inst|Execute:EXE|Add1~24 {} top_cycloneii:inst|Execute:EXE|Mux6~0 {} top_cycloneii:inst|dmemory:MEM|Equal0~0 {} top_cycloneii:inst|dmemory:MEM|rd_bus[1] {} top_cycloneii:inst|Mux5~20 {} top_cycloneii:inst|Mux5~21 {} top_cycloneii:inst|Mux5~22 {} top_cycloneii:inst|rom_address~25 {} top_cycloneii:inst|rom_address[4] {} } { 0.000ns 0.355ns 0.842ns 0.791ns 0.247ns 0.709ns 0.000ns 0.256ns 0.999ns 0.427ns 0.261ns 0.440ns 0.769ns 0.247ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.271ns 0.271ns 0.414ns 0.410ns 0.275ns 0.408ns 0.393ns 0.150ns 0.149ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.538 ns - Smallest " "Info: - Smallest clock skew is -0.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.722 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 7.177 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G8 74 " "Info: 5: + IC(2.149 ns) + CELL(0.000 ns) = 7.177 ns; Loc. = CLKCTRL_G8; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 8.722 ns top_cycloneii:inst\|rom_address\[4\] 6 REG LCFF_X50_Y33_N15 2 " "Info: 6: + IC(1.008 ns) + CELL(0.537 ns) = 8.722 ns; Loc. = LCFF_X50_Y33_N15; Fanout = 2; REG Node = 'top_cycloneii:inst\|rom_address\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 36.08 % ) " "Info: Total cell delay = 3.147 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 63.92 % ) " "Info: Total interconnect delay = 5.575 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.722 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.722 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|rom_address[4] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.260 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.787 ns) 6.050 ns top_cycloneii:inst\|PB1_debounced_Sync 5 REG LCFF_X51_Y26_N17 3 " "Info: 5: + IC(0.235 ns) + CELL(0.787 ns) = 6.050 ns; Loc. = LCFF_X51_Y26_N17; Fanout = 3; REG Node = 'top_cycloneii:inst\|PB1_debounced_Sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.000 ns) 7.704 ns top_cycloneii:inst\|PB1_debounced_Sync~clkctrl 6 COMB CLKCTRL_G6 78 " "Info: 6: + IC(1.654 ns) + CELL(0.000 ns) = 7.704 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'top_cycloneii:inst\|PB1_debounced_Sync~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 9.260 ns top_cycloneii:inst\|Ifetch:IFE\|PC\[3\] 7 REG LCFF_X49_Y30_N25 18 " "Info: 7: + IC(1.019 ns) + CELL(0.537 ns) = 9.260 ns; Loc. = LCFF_X49_Y30_N25; Fanout = 18; REG Node = 'top_cycloneii:inst\|Ifetch:IFE\|PC\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[3] } "NODE_NAME" } } { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.934 ns ( 42.48 % ) " "Info: Total cell delay = 3.934 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 57.52 % ) " "Info: Total interconnect delay = 5.326 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.260 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.260 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|PB1_debounced_Sync {} top_cycloneii:inst|PB1_debounced_Sync~clkctrl {} top_cycloneii:inst|Ifetch:IFE|PC[3] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 0.235ns 1.654ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.722 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.722 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|rom_address[4] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.260 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.260 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|PB1_debounced_Sync {} top_cycloneii:inst|PB1_debounced_Sync~clkctrl {} top_cycloneii:inst|Ifetch:IFE|PC[3] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 0.235ns 1.654ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 431 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.304 ns" { top_cycloneii:inst|Ifetch:IFE|PC[3] top_cycloneii:inst|Ifetch:IFE|Mux0~0 top_cycloneii:inst|Idecode:ID|Mux7~1 top_cycloneii:inst|Idecode:ID|Mux7~3 top_cycloneii:inst|Idecode:ID|Mux7~5 top_cycloneii:inst|Execute:EXE|Add1~23 top_cycloneii:inst|Execute:EXE|Add1~24 top_cycloneii:inst|Execute:EXE|Mux6~0 top_cycloneii:inst|dmemory:MEM|Equal0~0 top_cycloneii:inst|dmemory:MEM|rd_bus[1] top_cycloneii:inst|Mux5~20 top_cycloneii:inst|Mux5~21 top_cycloneii:inst|Mux5~22 top_cycloneii:inst|rom_address~25 top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.304 ns" { top_cycloneii:inst|Ifetch:IFE|PC[3] {} top_cycloneii:inst|Ifetch:IFE|Mux0~0 {} top_cycloneii:inst|Idecode:ID|Mux7~1 {} top_cycloneii:inst|Idecode:ID|Mux7~3 {} top_cycloneii:inst|Idecode:ID|Mux7~5 {} top_cycloneii:inst|Execute:EXE|Add1~23 {} top_cycloneii:inst|Execute:EXE|Add1~24 {} top_cycloneii:inst|Execute:EXE|Mux6~0 {} top_cycloneii:inst|dmemory:MEM|Equal0~0 {} top_cycloneii:inst|dmemory:MEM|rd_bus[1] {} top_cycloneii:inst|Mux5~20 {} top_cycloneii:inst|Mux5~21 {} top_cycloneii:inst|Mux5~22 {} top_cycloneii:inst|rom_address~25 {} top_cycloneii:inst|rom_address[4] {} } { 0.000ns 0.355ns 0.842ns 0.791ns 0.247ns 0.709ns 0.000ns 0.256ns 0.999ns 0.427ns 0.261ns 0.440ns 0.769ns 0.247ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.271ns 0.271ns 0.414ns 0.410ns 0.275ns 0.408ns 0.393ns 0.150ns 0.149ns 0.438ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.722 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.722 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|rom_address[4] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.260 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.260 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|PB1_debounced_Sync {} top_cycloneii:inst|PB1_debounced_Sync~clkctrl {} top_cycloneii:inst|Ifetch:IFE|PC[3] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 0.235ns 1.654ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top_cycloneii:inst\|PB2_sync top_cycloneii:inst\|SHIFT_PB2\[3\] CLOCK_50 189 ps " "Info: Found hold time violation between source  pin or register \"top_cycloneii:inst\|PB2_sync\" and destination pin or register \"top_cycloneii:inst\|SHIFT_PB2\[3\]\" for clock \"CLOCK_50\" (Hold time is 189 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.706 ns + Largest " "Info: + Largest clock skew is 0.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.413 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 9.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.787 ns) 6.050 ns top_cycloneii:inst\|Debounce_clock 5 REG LCFF_X51_Y26_N5 1 " "Info: 5: + IC(0.235 ns) + CELL(0.787 ns) = 6.050 ns; Loc. = LCFF_X51_Y26_N5; Fanout = 1; REG Node = 'top_cycloneii:inst\|Debounce_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|Debounce_clock } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 7.888 ns top_cycloneii:inst\|Debounce_clock~clkctrl 6 COMB CLKCTRL_G4 10 " "Info: 6: + IC(1.838 ns) + CELL(0.000 ns) = 7.888 ns; Loc. = CLKCTRL_G4; Fanout = 10; COMB Node = 'top_cycloneii:inst\|Debounce_clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { top_cycloneii:inst|Debounce_clock top_cycloneii:inst|Debounce_clock~clkctrl } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 9.413 ns top_cycloneii:inst\|SHIFT_PB2\[3\] 7 REG LCFF_X56_Y26_N27 2 " "Info: 7: + IC(0.988 ns) + CELL(0.537 ns) = 9.413 ns; Loc. = LCFF_X56_Y26_N27; Fanout = 2; REG Node = 'top_cycloneii:inst\|SHIFT_PB2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { top_cycloneii:inst|Debounce_clock~clkctrl top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 743 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.934 ns ( 41.79 % ) " "Info: Total cell delay = 3.934 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 58.21 % ) " "Info: Total interconnect delay = 5.479 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|Debounce_clock top_cycloneii:inst|Debounce_clock~clkctrl top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|Debounce_clock {} top_cycloneii:inst|Debounce_clock~clkctrl {} top_cycloneii:inst|SHIFT_PB2[3] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 0.235ns 1.838ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.707 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 8.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 7.177 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G8 74 " "Info: 5: + IC(2.149 ns) + CELL(0.000 ns) = 7.177 ns; Loc. = CLKCTRL_G8; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 8.707 ns top_cycloneii:inst\|PB2_sync 6 REG LCFF_X56_Y26_N3 1 " "Info: 6: + IC(0.993 ns) + CELL(0.537 ns) = 8.707 ns; Loc. = LCFF_X56_Y26_N3; Fanout = 1; REG Node = 'top_cycloneii:inst\|PB2_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 36.14 % ) " "Info: Total cell delay = 3.147 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 63.86 % ) " "Info: Total interconnect delay = 5.560 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|Debounce_clock top_cycloneii:inst|Debounce_clock~clkctrl top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|Debounce_clock {} top_cycloneii:inst|Debounce_clock~clkctrl {} top_cycloneii:inst|SHIFT_PB2[3] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 0.235ns 1.838ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns - Shortest register register " "Info: - Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_cycloneii:inst\|PB2_sync 1 REG LCFF_X56_Y26_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y26_N3; Fanout = 1; REG Node = 'top_cycloneii:inst\|PB2_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.149 ns) 0.449 ns top_cycloneii:inst\|SHIFT_PB2\[3\]~feeder 2 COMB LCCOMB_X56_Y26_N26 1 " "Info: 2: + IC(0.300 ns) + CELL(0.149 ns) = 0.449 ns; Loc. = LCCOMB_X56_Y26_N26; Fanout = 1; COMB Node = 'top_cycloneii:inst\|SHIFT_PB2\[3\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { top_cycloneii:inst|PB2_sync top_cycloneii:inst|SHIFT_PB2[3]~feeder } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 743 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.533 ns top_cycloneii:inst\|SHIFT_PB2\[3\] 3 REG LCFF_X56_Y26_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X56_Y26_N27; Fanout = 2; REG Node = 'top_cycloneii:inst\|SHIFT_PB2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_cycloneii:inst|SHIFT_PB2[3]~feeder top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 743 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.71 % ) " "Info: Total cell delay = 0.233 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 56.29 % ) " "Info: Total interconnect delay = 0.300 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { top_cycloneii:inst|PB2_sync top_cycloneii:inst|SHIFT_PB2[3]~feeder top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { top_cycloneii:inst|PB2_sync {} top_cycloneii:inst|SHIFT_PB2[3]~feeder {} top_cycloneii:inst|SHIFT_PB2[3] {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 743 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|Debounce_clock top_cycloneii:inst|Debounce_clock~clkctrl top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|Debounce_clock {} top_cycloneii:inst|Debounce_clock~clkctrl {} top_cycloneii:inst|SHIFT_PB2[3] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 0.235ns 1.838ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { top_cycloneii:inst|PB2_sync top_cycloneii:inst|SHIFT_PB2[3]~feeder top_cycloneii:inst|SHIFT_PB2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { top_cycloneii:inst|PB2_sync {} top_cycloneii:inst|SHIFT_PB2[3]~feeder {} top_cycloneii:inst|SHIFT_PB2[3] {} } { 0.000ns 0.300ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "top_cycloneii:inst\|PB2_sync KEY\[1\] CLOCK_50 -2.130 ns register " "Info: tsu for register \"top_cycloneii:inst\|PB2_sync\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is -2.130 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.613 ns + Longest pin register " "Info: + Longest pin to register delay is 6.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 72 216 384 88 "KEY\[0\]" "" } { 88 216 384 104 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.412 ns) + CELL(0.275 ns) 6.529 ns top_cycloneii:inst\|PB2_sync~0 2 COMB LCCOMB_X56_Y26_N2 1 " "Info: 2: + IC(5.412 ns) + CELL(0.275 ns) = 6.529 ns; Loc. = LCCOMB_X56_Y26_N2; Fanout = 1; COMB Node = 'top_cycloneii:inst\|PB2_sync~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { KEY[1] top_cycloneii:inst|PB2_sync~0 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.613 ns top_cycloneii:inst\|PB2_sync 3 REG LCFF_X56_Y26_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.613 ns; Loc. = LCFF_X56_Y26_N3; Fanout = 1; REG Node = 'top_cycloneii:inst\|PB2_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_cycloneii:inst|PB2_sync~0 top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 18.16 % ) " "Info: Total cell delay = 1.201 ns ( 18.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.412 ns ( 81.84 % ) " "Info: Total interconnect delay = 5.412 ns ( 81.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { KEY[1] top_cycloneii:inst|PB2_sync~0 top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { KEY[1] {} KEY[1]~combout {} top_cycloneii:inst|PB2_sync~0 {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 5.412ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.707 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 8.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 7.177 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G8 74 " "Info: 5: + IC(2.149 ns) + CELL(0.000 ns) = 7.177 ns; Loc. = CLKCTRL_G8; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 8.707 ns top_cycloneii:inst\|PB2_sync 6 REG LCFF_X56_Y26_N3 1 " "Info: 6: + IC(0.993 ns) + CELL(0.537 ns) = 8.707 ns; Loc. = LCFF_X56_Y26_N3; Fanout = 1; REG Node = 'top_cycloneii:inst\|PB2_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 36.14 % ) " "Info: Total cell delay = 3.147 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 63.86 % ) " "Info: Total interconnect delay = 5.560 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { KEY[1] top_cycloneii:inst|PB2_sync~0 top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.613 ns" { KEY[1] {} KEY[1]~combout {} top_cycloneii:inst|PB2_sync~0 {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 5.412ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.707 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.707 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[9\] top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0 21.266 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[9\]\" through memory \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0\" is 21.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.767 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 8.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 7.177 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G8 74 " "Info: 5: + IC(2.149 ns) + CELL(0.000 ns) = 7.177 ns; Loc. = CLKCTRL_G8; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.661 ns) 8.767 ns top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0 6 MEM M4K_X52_Y29 8 " "Info: 6: + IC(0.929 ns) + CELL(0.661 ns) = 8.767 ns; Loc. = M4K_X52_Y29; Fanout = 8; MEM Node = 'top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 37.31 % ) " "Info: Total cell delay = 3.271 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.496 ns ( 62.69 % ) " "Info: Total interconnect delay = 5.496 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.767 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.767 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.929ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.290 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y29; Fanout = 8; MEM Node = 'top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|q_a\[1\] 2 MEM M4K_X52_Y29 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y29; Fanout = 1; MEM Node = 'top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.438 ns) 4.116 ns top_cycloneii:inst\|Mux0~2 3 COMB LCCOMB_X54_Y29_N0 1 " "Info: 3: + IC(0.685 ns) + CELL(0.438 ns) = 4.116 ns; Loc. = LCCOMB_X54_Y29_N0; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1] top_cycloneii:inst|Mux0~2 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.512 ns top_cycloneii:inst\|Mux0~3 4 COMB LCCOMB_X54_Y29_N2 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 4.512 ns; Loc. = LCCOMB_X54_Y29_N2; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { top_cycloneii:inst|Mux0~2 top_cycloneii:inst|Mux0~3 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.438 ns) 5.618 ns top_cycloneii:inst\|Red_Data~0 5 COMB LCCOMB_X56_Y29_N16 1 " "Info: 5: + IC(0.668 ns) + CELL(0.438 ns) = 5.618 ns; Loc. = LCCOMB_X56_Y29_N16; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Red_Data~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { top_cycloneii:inst|Mux0~3 top_cycloneii:inst|Red_Data~0 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.150 ns) 6.423 ns top_cycloneii:inst\|Green 6 COMB LCCOMB_X54_Y29_N28 2 " "Info: 6: + IC(0.655 ns) + CELL(0.150 ns) = 6.423 ns; Loc. = LCCOMB_X54_Y29_N28; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { top_cycloneii:inst|Red_Data~0 top_cycloneii:inst|Green } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.079 ns) + CELL(2.788 ns) 12.290 ns VGA_G\[9\] 7 PIN PIN_D12 0 " "Info: 7: + IC(3.079 ns) + CELL(2.788 ns) = 12.290 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'VGA_G\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.867 ns" { top_cycloneii:inst|Green VGA_G[9] } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 632 808 360 "VGA_G\[9\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.957 ns ( 56.61 % ) " "Info: Total cell delay = 6.957 ns ( 56.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.333 ns ( 43.39 % ) " "Info: Total interconnect delay = 5.333 ns ( 43.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.290 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1] top_cycloneii:inst|Mux0~2 top_cycloneii:inst|Mux0~3 top_cycloneii:inst|Red_Data~0 top_cycloneii:inst|Green VGA_G[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.290 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1] {} top_cycloneii:inst|Mux0~2 {} top_cycloneii:inst|Mux0~3 {} top_cycloneii:inst|Red_Data~0 {} top_cycloneii:inst|Green {} VGA_G[9] {} } { 0.000ns 0.000ns 0.685ns 0.246ns 0.668ns 0.655ns 3.079ns } { 0.000ns 2.993ns 0.438ns 0.150ns 0.438ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.767 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.767 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 0.929ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.290 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1] top_cycloneii:inst|Mux0~2 top_cycloneii:inst|Mux0~3 top_cycloneii:inst|Red_Data~0 top_cycloneii:inst|Green VGA_G[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.290 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[1] {} top_cycloneii:inst|Mux0~2 {} top_cycloneii:inst|Mux0~3 {} top_cycloneii:inst|Red_Data~0 {} top_cycloneii:inst|Green {} VGA_G[9] {} } { 0.000ns 0.000ns 0.685ns 0.246ns 0.668ns 0.655ns 3.079ns } { 0.000ns 2.993ns 0.438ns 0.150ns 0.438ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "top_cycloneii:inst\|switch_sync\[2\] SW\[2\] CLOCK_50 6.215 ns register " "Info: th for register \"top_cycloneii:inst\|switch_sync\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"CLOCK_50\") is 6.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.716 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.787 ns) 3.882 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X51_Y26_N7 2 " "Info: 2: + IC(2.096 ns) + CELL(0.787 ns) = 3.882 ns; Loc. = LCFF_X51_Y26_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.414 ns) 4.618 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X51_Y26_N6 1 " "Info: 3: + IC(0.322 ns) + CELL(0.414 ns) = 4.618 ns; Loc. = LCCOMB_X51_Y26_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.028 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X51_Y26_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.028 ns; Loc. = LCCOMB_X51_Y26_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 7.177 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G8 74 " "Info: 5: + IC(2.149 ns) + CELL(0.000 ns) = 7.177 ns; Loc. = CLKCTRL_G8; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 8.716 ns top_cycloneii:inst\|switch_sync\[2\] 6 REG LCFF_X56_Y29_N17 1 " "Info: 6: + IC(1.002 ns) + CELL(0.537 ns) = 8.716 ns; Loc. = LCFF_X56_Y29_N17; Fanout = 1; REG Node = 'top_cycloneii:inst\|switch_sync\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 36.11 % ) " "Info: Total cell delay = 3.147 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.569 ns ( 63.89 % ) " "Info: Total interconnect delay = 5.569 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.716 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.716 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.767 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.366 ns) 2.767 ns top_cycloneii:inst\|switch_sync\[2\] 2 REG LCFF_X56_Y29_N17 1 " "Info: 2: + IC(1.402 ns) + CELL(0.366 ns) = 2.767 ns; Loc. = LCFF_X56_Y29_N17; Fanout = 1; REG Node = 'top_cycloneii:inst\|switch_sync\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { SW[2] top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 49.33 % ) " "Info: Total cell delay = 1.365 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.402 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.402 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { SW[2] top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { SW[2] {} SW[2]~combout {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 1.402ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.716 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.716 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 2.096ns 0.322ns 0.000ns 2.149ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { SW[2] top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.767 ns" { SW[2] {} SW[2]~combout {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 1.402ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 15:32:29 2012 " "Info: Processing ended: Fri Apr 27 15:32:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
