Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 17 19:57:07 2017
| Host         : Simon-ThinkPad running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mcu_timing_summary_postroute_physopted.rpt -rpx mcu_timing_summary_postroute_physopted.rpx
| Design       : mcu
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.693        0.000                      0                  552        0.098        0.000                      0                  552        5.500        0.000                       0                   334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.693        0.000                      0                  552        0.098        0.000                      0                  552        5.500        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_out_reg[addr][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.308ns (21.083%)  route 4.896ns (78.917%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 16.883 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.808     8.633    i_cpu/i_ctrl/Q[8]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.325     8.958 r  i_cpu/i_ctrl/oper1_reg[15]_i_6/O
                         net (fo=32, routed)          2.088    11.046    i_cpu/i_reg/ctr2reg[src1][0]
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.326    11.372 r  i_cpu/i_reg/reg_out[addr][9]_i_2/O
                         net (fo=1, routed)           0.000    11.372    i_cpu/i_reg/reg_out[addr][9]_i_2_n_0
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I0_O)      0.238    11.610 r  i_cpu/i_reg/reg_out_reg[addr][9]_i_1/O
                         net (fo=1, routed)           0.000    11.610    i_cpu/i_reg/reg_out_reg[addr][9]_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.491    16.883    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][9]/C
                         clock pessimism              0.391    17.274    
                         clock uncertainty           -0.035    17.239    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.064    17.303    i_cpu/i_reg/reg_out_reg[addr][9]
  -------------------------------------------------------------------
                         required time                         17.303    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_out_reg[addr][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.282ns (20.674%)  route 4.919ns (79.326%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 16.884 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.808     8.633    i_cpu/i_ctrl/Q[8]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.325     8.958 r  i_cpu/i_ctrl/oper1_reg[15]_i_6/O
                         net (fo=32, routed)          2.111    11.069    i_cpu/i_reg/ctr2reg[src1][0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.326    11.395 r  i_cpu/i_reg/reg_out[addr][2]_i_2/O
                         net (fo=1, routed)           0.000    11.395    i_cpu/i_reg/reg_out[addr][2]_i_2_n_0
    SLICE_X35Y29         MUXF7 (Prop_muxf7_I0_O)      0.212    11.607 r  i_cpu/i_reg/reg_out_reg[addr][2]_i_1/O
                         net (fo=1, routed)           0.000    11.607    i_cpu/i_reg/reg_out_reg[addr][2]_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.492    16.884    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][2]/C
                         clock pessimism              0.391    17.275    
                         clock uncertainty           -0.035    17.240    
    SLICE_X35Y29         FDRE (Setup_fdre_C_D)        0.064    17.304    i_cpu/i_reg/reg_out_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_out_reg[addr][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.284ns (21.202%)  route 4.772ns (78.798%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 16.884 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.808     8.633    i_cpu/i_ctrl/Q[8]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.325     8.958 r  i_cpu/i_ctrl/oper1_reg[15]_i_6/O
                         net (fo=32, routed)          1.965    10.922    i_cpu/i_reg/ctr2reg[src1][0]
    SLICE_X34Y30         LUT6 (Prop_lut6_I4_O)        0.326    11.248 r  i_cpu/i_reg/reg_out[addr][8]_i_3/O
                         net (fo=1, routed)           0.000    11.248    i_cpu/i_reg/reg_out[addr][8]_i_3_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    11.462 r  i_cpu/i_reg/reg_out_reg[addr][8]_i_1/O
                         net (fo=1, routed)           0.000    11.462    i_cpu/i_reg/reg_out_reg[addr][8]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.492    16.884    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][8]/C
                         clock pessimism              0.391    17.275    
                         clock uncertainty           -0.035    17.240    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.113    17.353    i_cpu/i_reg/reg_out_reg[addr][8]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/oper1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.284ns (21.860%)  route 4.590ns (78.140%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 16.885 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.808     8.633    i_cpu/i_ctrl/Q[8]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.325     8.958 r  i_cpu/i_ctrl/oper1_reg[15]_i_6/O
                         net (fo=32, routed)          1.782    10.740    i_cpu/i_reg/ctr2reg[src1][0]
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.326    11.066 r  i_cpu/i_reg/oper1_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    11.066    i_cpu/i_reg/oper1_reg[10]_i_3_n_0
    SLICE_X32Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    11.280 r  i_cpu/i_reg/oper1_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    11.280    i_cpu/i_alu/instr_reg_reg[10][0]
    SLICE_X32Y31         FDRE                                         r  i_cpu/i_alu/oper1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.493    16.885    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  i_cpu/i_alu/oper1_reg_reg[10]/C
                         clock pessimism              0.391    17.276    
                         clock uncertainty           -0.035    17.241    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.113    17.354    i_cpu/i_alu/oper1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.354    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/oper1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.287ns (22.568%)  route 4.416ns (77.432%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 16.887 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.808     8.633    i_cpu/i_ctrl/Q[8]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.325     8.958 r  i_cpu/i_ctrl/oper1_reg[15]_i_6/O
                         net (fo=32, routed)          1.608    10.566    i_cpu/i_reg/ctr2reg[src1][0]
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.326    10.892 r  i_cpu/i_reg/oper1_reg[12]_i_3/O
                         net (fo=1, routed)           0.000    10.892    i_cpu/i_reg/oper1_reg[12]_i_3_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    11.109 r  i_cpu/i_reg/oper1_reg_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    11.109    i_cpu/i_alu/instr_reg_reg[10][2]
    SLICE_X33Y32         FDRE                                         r  i_cpu/i_alu/oper1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.495    16.887    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X33Y32         FDRE                                         r  i_cpu/i_alu/oper1_reg_reg[12]/C
                         clock pessimism              0.391    17.278    
                         clock uncertainty           -0.035    17.243    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.064    17.307    i_cpu/i_alu/oper1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.307    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_blk_reg[2][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 0.748ns (14.360%)  route 4.461ns (85.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 16.881 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.720     8.545    i_cpu/i_ctrl/Q[8]
    SLICE_X39Y36         LUT5 (Prop_lut5_I1_O)        0.329     8.874 r  i_cpu/i_ctrl/reg_blk[2][15]_i_1/O
                         net (fo=16, routed)          1.741    10.615    i_cpu/i_reg/instr_reg_reg[10]_0[0]
    SLICE_X34Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.489    16.881    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[2][9]/C
                         clock pessimism              0.391    17.272    
                         clock uncertainty           -0.035    17.237    
    SLICE_X34Y27         FDCE (Setup_fdce_C_CE)      -0.372    16.865    i_cpu/i_reg/reg_blk_reg[2][9]
  -------------------------------------------------------------------
                         required time                         16.865    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_out_reg[addr][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.308ns (22.863%)  route 4.413ns (77.137%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 16.960 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.808     8.633    i_cpu/i_ctrl/Q[8]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.325     8.958 r  i_cpu/i_ctrl/oper1_reg[15]_i_6/O
                         net (fo=32, routed)          1.605    10.563    i_cpu/i_reg/ctr2reg[src1][0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I4_O)        0.326    10.889 r  i_cpu/i_reg/reg_out[addr][0]_i_2/O
                         net (fo=1, routed)           0.000    10.889    i_cpu/i_reg/reg_out[addr][0]_i_2_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.127 r  i_cpu/i_reg/reg_out_reg[addr][0]_i_1/O
                         net (fo=1, routed)           0.000    11.127    i_cpu/i_reg/reg_out_reg[addr][0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.568    16.960    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][0]/C
                         clock pessimism              0.391    17.351    
                         clock uncertainty           -0.035    17.316    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.064    17.380    i_cpu/i_reg/reg_out_reg[addr][0]
  -------------------------------------------------------------------
                         required time                         17.380    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_blk_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.718ns (13.296%)  route 4.682ns (86.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 16.957 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.740     8.566    i_cpu/i_ctrl/Q[8]
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.865 r  i_cpu/i_ctrl/reg_blk[4][15]_i_1/O
                         net (fo=16, routed)          1.942    10.807    i_cpu/i_reg/instr_reg_reg[8]_0[0]
    SLICE_X40Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.565    16.957    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[4][0]/C
                         clock pessimism              0.391    17.348    
                         clock uncertainty           -0.035    17.313    
    SLICE_X40Y27         FDCE (Setup_fdce_C_CE)      -0.205    17.108    i_cpu/i_reg/reg_blk_reg[4][0]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_blk_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.718ns (13.296%)  route 4.682ns (86.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 16.957 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.740     8.566    i_cpu/i_ctrl/Q[8]
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.865 r  i_cpu/i_ctrl/reg_blk[4][15]_i_1/O
                         net (fo=16, routed)          1.942    10.807    i_cpu/i_reg/instr_reg_reg[8]_0[0]
    SLICE_X40Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.565    16.957    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[4][1]/C
                         clock pessimism              0.391    17.348    
                         clock uncertainty           -0.035    17.313    
    SLICE_X40Y27         FDCE (Setup_fdce_C_CE)      -0.205    17.108    i_cpu/i_reg/reg_blk_reg[4][1]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_blk_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.718ns (13.296%)  route 4.682ns (86.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 16.957 - 12.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.738     5.406    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419     5.825 f  i_cpu/i_ctrl/instr_reg_reg[8]/Q
                         net (fo=43, routed)          2.740     8.566    i_cpu/i_ctrl/Q[8]
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.299     8.865 r  i_cpu/i_ctrl/reg_blk[4][15]_i_1/O
                         net (fo=16, routed)          1.942    10.807    i_cpu/i_reg/instr_reg_reg[8]_0[0]
    SLICE_X40Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    L16                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.565    16.957    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[4][4]/C
                         clock pessimism              0.391    17.348    
                         clock uncertainty           -0.035    17.313    
    SLICE_X40Y27         FDCE (Setup_fdce_C_CE)      -0.205    17.108    i_cpu/i_reg/reg_blk_reg[4][4]
  -------------------------------------------------------------------
                         required time                         17.108    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_cpu/i_reg/reg_out_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_ram/ram_array_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.496%)  route 0.169ns (54.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.555     1.467    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  i_cpu/i_reg/reg_out_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  i_cpu/i_reg/reg_out_reg[data][9]/Q
                         net (fo=1, routed)           0.169     1.777    i_ram/Q[9]
    RAMB18_X2Y10         RAMB18E1                                     r  i_ram/ram_array_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     2.023    i_ram/clk_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  i_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.500     1.523    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.678    i_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_cpu/i_reg/reg_out_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_ram/ram_array_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.777%)  route 0.197ns (58.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.557     1.469    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  i_cpu/i_reg/reg_out_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  i_cpu/i_reg/reg_out_reg[data][10]/Q
                         net (fo=1, routed)           0.197     1.806    i_ram/Q[10]
    RAMB18_X2Y10         RAMB18E1                                     r  i_ram/ram_array_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     2.023    i_ram/clk_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  i_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.698    i_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_cpu/i_ctrl/reg_enb_res_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_ctrl/reg_out_reg[enb_res]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.589     1.501    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  i_cpu/i_ctrl/reg_enb_res_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  i_cpu/i_ctrl/reg_enb_res_reg_reg/Q
                         net (fo=1, routed)           0.065     1.707    i_cpu/i_ctrl/alu_enb_reg1
    SLICE_X40Y33         FDRE                                         r  i_cpu/i_ctrl/reg_out_reg[enb_res]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.856     2.015    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  i_cpu/i_ctrl/reg_out_reg[enb_res]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.075     1.576    i_cpu/i_ctrl/reg_out_reg[enb_res]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_cpu/i_reg/reg_out_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_ram/ram_array_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.978%)  route 0.230ns (62.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.558     1.470    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  i_cpu/i_reg/reg_out_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  i_cpu/i_reg/reg_out_reg[data][12]/Q
                         net (fo=1, routed)           0.230     1.841    i_ram/Q[12]
    RAMB18_X2Y10         RAMB18E1                                     r  i_ram/ram_array_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     2.023    i_ram/clk_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  i_ram/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.480     1.543    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.698    i_ram/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/imm_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.586     1.498    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  i_cpu/i_ctrl/instr_reg_reg[5]/Q
                         net (fo=4, routed)           0.100     1.739    i_cpu/i_alu/instr_reg_reg[14][5]
    SLICE_X37Y32         FDRE                                         r  i_cpu/i_alu/imm_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.853     2.012    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  i_cpu/i_alu/imm_reg_reg[5]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.057     1.568    i_cpu/i_alu/imm_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_cpu/i_reg/reg_blk_reg[6][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/oper2_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.250ns (78.557%)  route 0.068ns (21.443%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.561     1.473    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X35Y35         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[6][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_cpu/i_reg/reg_blk_reg[6][14]/Q
                         net (fo=3, routed)           0.068     1.682    i_cpu/i_reg/reg_blk_reg[6][14]
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  i_cpu/i_reg/oper2_reg[14]_i_3/O
                         net (fo=1, routed)           0.000     1.727    i_cpu/i_reg/oper2_reg[14]_i_3_n_0
    SLICE_X34Y35         MUXF7 (Prop_muxf7_I1_O)      0.064     1.791 r  i_cpu/i_reg/oper2_reg_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.791    i_cpu/i_alu/instr_reg_reg[4][14]
    SLICE_X34Y35         FDRE                                         r  i_cpu/i_alu/oper2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.829     1.988    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  i_cpu/i_alu/oper2_reg_reg[14]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.134     1.620    i_cpu/i_alu/oper2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_cpu/i_reg/reg_blk_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_reg/reg_out_reg[addr][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.259ns (80.111%)  route 0.064ns (19.889%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.584     1.496    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  i_cpu/i_reg/reg_blk_reg[2][4]/Q
                         net (fo=3, routed)           0.064     1.701    i_cpu/i_reg/reg_blk_reg[2][4]
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  i_cpu/i_reg/reg_out[addr][4]_i_2/O
                         net (fo=1, routed)           0.000     1.746    i_cpu/i_reg/reg_out[addr][4]_i_2_n_0
    SLICE_X42Y28         MUXF7 (Prop_muxf7_I0_O)      0.073     1.819 r  i_cpu/i_reg/reg_out_reg[addr][4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    i_cpu/i_reg/reg_out_reg[addr][4]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.851     2.010    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  i_cpu/i_reg/reg_out_reg[addr][4]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.643    i_cpu/i_reg/reg_out_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/alu_op_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.587     1.499    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  i_cpu/i_ctrl/instr_reg_reg[11]/Q
                         net (fo=8, routed)           0.109     1.749    i_cpu/i_alu/instr_reg_reg[14][8]
    SLICE_X36Y33         FDRE                                         r  i_cpu/i_alu/alu_op_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.854     2.013    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  i_cpu/i_alu/alu_op_reg_reg[0]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.057     1.569    i_cpu/i_alu/alu_op_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_cpu/i_reg/reg_blk_reg[3][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/oper2_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.259ns (77.465%)  route 0.075ns (22.535%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.561     1.473    i_cpu/i_reg/clk_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  i_cpu/i_reg/reg_blk_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_cpu/i_reg/reg_blk_reg[3][15]/Q
                         net (fo=3, routed)           0.075     1.689    i_cpu/i_reg/reg_blk_reg[3][15]
    SLICE_X34Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  i_cpu/i_reg/oper2_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.734    i_cpu/i_reg/oper2_reg[15]_i_2_n_0
    SLICE_X34Y36         MUXF7 (Prop_muxf7_I0_O)      0.073     1.807 r  i_cpu/i_reg/oper2_reg_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.807    i_cpu/i_alu/instr_reg_reg[4][15]
    SLICE_X34Y36         FDRE                                         r  i_cpu/i_alu/oper2_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.829     1.988    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  i_cpu/i_alu/oper2_reg_reg[15]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.134     1.620    i_cpu/i_alu/oper2_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_cpu/i_ctrl/instr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            i_cpu/i_alu/alu_op_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.972%)  route 0.111ns (44.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.587     1.499    i_cpu/i_ctrl/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  i_cpu/i_ctrl/instr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  i_cpu/i_ctrl/instr_reg_reg[14]/Q
                         net (fo=14, routed)          0.111     1.751    i_cpu/i_alu/instr_reg_reg[14][11]
    SLICE_X36Y33         FDRE                                         r  i_cpu/i_alu/alu_op_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.854     2.013    i_cpu/i_alu/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  i_cpu/i_alu/alu_op_reg_reg[3]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.051     1.563    i_cpu/i_alu/alu_op_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.000      9.424      RAMB18_X2Y10    i_ram/ram_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.000      9.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000     SLICE_X40Y30    i_bus/bus_slave_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.000      11.000     SLICE_X40Y30    i_bus/bus_slave_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X33Y32    i_cpu/i_alu/oper1_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X32Y33    i_cpu/i_alu/oper1_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X33Y35    i_cpu/i_alu/oper1_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X34Y36    i_cpu/i_alu/oper1_reg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X41Y29    i_cpu/i_alu/oper2_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X33Y31    i_cpu/i_alu/oper2_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X40Y30    i_bus/bus_slave_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X40Y30    i_bus/bus_slave_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X41Y29    i_cpu/i_alu/oper2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X34Y29    i_cpu/i_alu/oper2_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X33Y30    i_cpu/i_alu/oper2_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X35Y30    i_cpu/i_reg/reg_blk_reg[1][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X35Y30    i_cpu/i_reg/reg_blk_reg[1][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X35Y30    i_cpu/i_reg/reg_blk_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X36Y28    i_cpu/i_reg/reg_blk_reg[3][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X32Y30    i_cpu/i_reg/reg_blk_reg[4][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X41Y29    i_cpu/i_alu/oper2_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X41Y27    i_cpu/i_alu/oper2_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X38Y29    i_cpu/i_alu/oper2_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X42Y28    i_cpu/i_alu/oper2_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X35Y28    i_cpu/i_alu/oper2_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X32Y28    i_cpu/i_reg/reg_blk_reg[0][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X32Y28    i_cpu/i_reg/reg_blk_reg[0][9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X40Y28    i_cpu/i_reg/reg_blk_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X34Y37    i_cpu/i_reg/reg_blk_reg[1][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.000       5.500      SLICE_X40Y28    i_cpu/i_reg/reg_blk_reg[1][1]/C



