{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1711994514810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IPblock EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"IPblock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711994514820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711994514851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711994514852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711994514852 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AltPLL01:inst\|altpll:altpll_component\|AltPLL01_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"AltPLL01:inst\|altpll:altpll_component\|AltPLL01_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AltPLL01:inst\|altpll:altpll_component\|AltPLL01_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for AltPLL01:inst\|altpll:altpll_component\|AltPLL01_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll01_altpll.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/altpll01_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1711994514898 ""}  } { { "db/altpll01_altpll.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/altpll01_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711994514898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711994514912 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711994515047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711994515047 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711994515047 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711994515047 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711994515049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711994515049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711994515049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711994515049 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711994515049 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711994515049 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711994515050 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1711994515397 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IPblock.sdc " "Synopsys Design Constraints File file not found: 'IPblock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711994515398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711994515398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711994515399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst16\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst18\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515402 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst3\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst4\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst5\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst8\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1711994515403 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1711994515402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711994515405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711994515406 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711994515407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AltPLL01:inst\|altpll:altpll_component\|AltPLL01_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node AltPLL01:inst\|altpll:altpll_component\|AltPLL01_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""}  } { { "db/altpll01_altpll.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/altpll01_altpll.v" 92 -1 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AltPLL01:inst|altpll:altpll_component|AltPLL01_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711994515417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""}  } { { "IPblock.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/IPblock/IPblock.bdf" { { 152 288 464 168 "clk" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711994515417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CountM10:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_ojj:auto_generated\|cout_actual  " "Automatically promoted node CountM10:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_ojj:auto_generated\|cout_actual " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[7\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[6\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[5\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[4\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[4\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[3\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[2\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[1\] " "Destination node CountM17:inst18\|lpm_counter:LPM_COUNTER_component\|cntr_vjj:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_vjj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_vjj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM17:inst18|lpm_counter:LPM_COUNTER_component|cntr_vjj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM25:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_ujj:auto_generated\|counter_reg_bit\[7\] " "Destination node CountM25:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_ujj:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_ujj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_ujj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM25:inst16|lpm_counter:LPM_COUNTER_component|cntr_ujj:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM25:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_ujj:auto_generated\|counter_reg_bit\[6\] " "Destination node CountM25:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_ujj:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_ujj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_ujj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM25:inst16|lpm_counter:LPM_COUNTER_component|cntr_ujj:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CountM25:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_ujj:auto_generated\|counter_reg_bit\[5\] " "Destination node CountM25:inst16\|lpm_counter:LPM_COUNTER_component\|cntr_ujj:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_ujj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_ujj.tdf" 74 17 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM25:inst16|lpm_counter:LPM_COUNTER_component|cntr_ujj:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1711994515417 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1711994515417 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1711994515417 ""}  } { { "db/cntr_ojj.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/IPblock/db/cntr_ojj.tdf" 80 2 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CountM10:inst4|lpm_counter:LPM_COUNTER_component|cntr_ojj:auto_generated|cout_actual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711994515417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711994515626 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711994515627 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711994515627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711994515628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711994515628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711994515629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711994515629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711994515630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711994515630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1711994515631 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711994515631 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711994515646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711994516056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711994516116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711994516123 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711994516527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711994516527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711994516746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1711994517205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711994517205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711994517629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1711994517629 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711994517629 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1711994517637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711994517687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711994517799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711994517843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711994517958 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711994518232 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL 88 " "Pin key1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { key1 } } } { "d:/altera/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "IPblock.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/IPblock/IPblock.bdf" { { 336 288 464 352 "key1" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711994518417 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL 89 " "Pin key2 uses I/O standard 3.3-V LVTTL at 89" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { key2 } } } { "d:/altera/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "IPblock.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/IPblock/IPblock.bdf" { { 464 288 464 480 "key2" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711994518417 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/altera/quartus ii 13/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus ii 13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "IPblock.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/IPblock/IPblock.bdf" { { 152 288 464 168 "clk" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/IPblock/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711994518417 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711994518417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/IPblock/output_files/IPblock.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/IPblock/output_files/IPblock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711994518463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711994518804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 21:01:58 2024 " "Processing ended: Mon Apr 01 21:01:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711994518804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711994518804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711994518804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711994518804 ""}
