# Cocotb test for UART RX edge detection

SIM ?= icarus
TOPLEVEL_LANG ?= verilog

# RTL source files
VERILOG_SOURCES += $(PWD)/../../rtl/peripherals/uart/uart.v
VERILOG_SOURCES += $(PWD)/../../rtl/peripherals/uart/uart_tx.v
VERILOG_SOURCES += $(PWD)/../../rtl/peripherals/uart/uart_rx.v

# Test module
MODULE = test_uart_rx_edge

# Top-level module
TOPLEVEL = uart

include $(shell cocotb-config --makefiles)/Makefile.sim
