v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=Project
T 55200 42000 5 20 1 1 0 0 1
title1=Schematic
T 55200 41500 5 20 1 1 0 0 1
title2=Diagram
T 55900 40700 5 14 1 1 0 1 1
file=File.sch
T 63700 40700 5 14 1 1 0 4 1
page=0
T 64700 40700 5 14 1 1 0 4 1
pageof=0
T 64200 42300 5 14 1 1 0 4 1
revision=0.0
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Author
}
C 48500 55600 1 0 0 vdc-1.sym
{
T 49300 56200 5 10 1 1 0 0 1
refdes=V1
T 48500 57000 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 48500 57200 5 10 0 0 0 0 1
footprint=none
T 49300 56000 5 10 1 1 0 0 1
value=DC 5V
}
C 48700 56600 1 0 0 PWR_BAR-1.sym
{
T 48900 56850 8 10 1 1 0 3 1
value=VIN
T 49086 56590 5 10 0 0 0 0 1
net=VIN:1
}
C 48700 55200 1 0 0 GND-1.sym
C 40800 57900 1 0 0 spice-directive-1.sym
{
T 40900 58200 5 10 0 1 0 0 1
device=directive
T 40900 58300 5 10 1 1 0 0 1
refdes=A1
T 40800 56400 5 10 1 1 0 0 9
value=.OPTIONS ABSTOL=1nA CHGTOL=1pC ITL1=150 ITL2=150 ITL4=500 RELTOL=0.002

.CONTROL
  TRAN 1ms 20ms uic
  PLOT V(out) I(VIL)
  meas tran in_current RMS i(vil) from=10m to=20m
  meas tran vout_pp PP v(out) from=10m to=20m
.ENDC

}
C 52500 48400 1 0 1 MC34063A-1.sym
{
T 52200 51100 5 10 0 0 0 6 1
symversion=1.0
T 52200 51300 5 10 0 0 0 6 1
device=IC
T 52200 51500 5 10 0 0 0 6 1
footprint=SOP8
T 52200 50750 5 10 1 1 0 6 1
refdes=XU1
T 52200 48350 5 8 1 1 0 6 1
file=mc34063.cir
T 52200 48500 5 10 1 1 0 6 1
model-name=MC34063
}
C 49000 49200 1 90 0 res-1.sym
{
T 48550 49400 5 10 1 1 90 0 1
refdes=R2
T 48300 49400 5 10 0 0 90 0 1
symversion=1.1
T 48100 49400 5 10 0 0 90 0 1
device=RESISTOR
T 47900 49400 5 10 0 0 90 0 1
footprint=ACY100
T 48750 49400 5 10 1 1 90 0 1
value=0.2
}
N 50300 49500 49300 49500 4
N 49300 49500 49300 49200 4
N 48400 49200 49300 49200 4
C 48400 49000 1 90 0 PWR_BAR-1.sym
{
T 48150 49200 8 10 1 1 90 3 1
value=VIN
T 48410 49386 5 10 0 0 90 0 1
net=VIN:1
}
N 48900 50300 49300 50300 4
N 49300 50300 49300 49900 4
N 49300 49900 50300 49900 4
N 48900 50200 48900 51400 4
C 51400 51400 1 0 0 ind-1.sym
{
T 51600 51850 5 10 1 1 0 0 1
refdes=L1
T 51600 52200 5 10 0 0 0 0 1
symversion=1.1
T 51600 52400 5 10 0 0 0 0 1
device=INDUCTOR
T 51600 52600 5 10 0 0 0 0 1
footprint=ACY100
T 51600 51650 5 10 1 1 0 0 1
value=100u
}
N 48900 51400 50300 51400 4
N 52400 51400 53100 51400 4
N 57800 49400 57800 51400 4
C 52800 49300 1 0 0 cap-1.sym
{
T 52600 49600 5 10 1 1 0 0 1
refdes=C1
T 53000 50100 5 10 0 0 0 0 1
symversion=1.0
T 53000 50300 5 10 0 0 0 0 1
device=CAPACITOR
T 53000 50500 5 10 0 0 0 0 1
footprint=RCY50
T 53300 49600 5 10 1 1 0 0 1
value=680p
}
N 52800 49500 52500 49500 4
N 52500 49900 54400 49900 4
N 53800 49100 53800 49500 4
N 53800 49500 53400 49500 4
N 53800 49100 52500 49100 4
C 53600 48700 1 0 0 GND-1.sym
C 57600 49400 1 270 0 SPICE_DIODE-1.sym
{
T 58200 49200 5 10 1 1 270 0 1
refdes=D1
T 58700 49300 5 10 0 0 270 0 1
symversion=1.0
T 58900 49300 5 10 0 0 270 0 1
device=DIODE
T 58000 49200 5 10 1 1 270 0 1
model-name=STPS1L40A
}
C 58000 45800 1 90 0 cap-1.sym
{
T 57500 46300 5 10 1 1 90 0 1
refdes=C2
T 57200 46000 5 10 0 0 90 0 1
symversion=1.0
T 57000 46000 5 10 0 0 90 0 1
device=CAPACITOR
T 56800 46000 5 10 0 0 90 0 1
footprint=RCY50
T 57700 46300 5 10 1 1 90 0 1
value=470u
}
C 50800 47500 1 0 0 res-1.sym
{
T 51000 47950 5 10 1 1 0 0 1
refdes=R3
T 51000 48200 5 10 0 0 0 0 1
symversion=1.1
T 51000 48400 5 10 0 0 0 0 1
device=RESISTOR
T 51000 48600 5 10 0 0 0 0 1
footprint=ACY100
T 51000 47750 5 10 1 1 0 0 1
value=7k
}
C 50400 46400 1 90 0 res-1.sym
{
T 49950 46600 5 10 1 1 90 0 1
refdes=R4
T 49700 46600 5 10 0 0 90 0 1
symversion=1.1
T 49500 46600 5 10 0 0 90 0 1
device=RESISTOR
T 49300 46600 5 10 0 0 90 0 1
footprint=ACY100
T 50150 46600 5 10 1 1 90 0 1
value=2k
}
N 50300 47400 50300 49100 4
N 50300 47600 50800 47600 4
N 51800 47600 60600 47600 4
{
T 59800 47650 5 10 1 1 0 0 1
netname=out
}
N 57800 47600 57800 48600 4
C 50100 46000 1 0 0 GND-1.sym
C 57600 45200 1 0 0 GND-1.sym
N 57800 45600 57800 45800 4
C 40800 55500 1 0 0 spice-include-1.sym
{
T 40900 55800 5 10 0 1 0 0 1
device=include
T 40900 55900 5 10 1 1 0 0 1
refdes=A2
T 41300 55600 5 10 1 1 0 0 1
file=ST_POWER_SCHOTTKY_V4.LIB
}
C 59500 46000 1 0 0 GND-1.sym
N 59700 47400 59700 47600 4
C 54100 51000 1 90 0 vdc-1.sym
{
T 53500 51800 5 10 1 1 90 0 1
refdes=VIL
T 52700 51000 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 52500 51000 5 10 0 0 90 0 1
footprint=none
T 53700 51800 5 10 1 1 90 0 1
value=DC 0V
}
N 54100 51400 57800 51400 4
C 60100 47400 1 180 0 idc-1.sym
{
T 60000 47000 5 10 1 1 0 0 1
refdes=Iload
T 60000 46200 5 10 0 0 180 0 1
device=CURRENT_SOURCE
T 60000 46000 5 10 0 0 180 0 1
footprint=none
T 60000 46800 5 10 1 1 0 0 1
value=DC 200mA
}
C 59100 46400 1 90 0 res-1.sym
{
T 58650 46600 5 10 1 1 90 0 1
refdes=R5
T 58400 46600 5 10 0 0 90 0 1
symversion=1.1
T 58200 46600 5 10 0 0 90 0 1
device=RESISTOR
T 58000 46600 5 10 0 0 90 0 1
footprint=ACY100
T 58850 46600 5 10 1 1 90 0 1
value=10k
}
C 58800 46000 1 0 0 GND-1.sym
N 59000 47400 59000 47600 4
C 57900 46600 1 90 0 res-1.sym
{
T 57450 46800 5 10 1 1 90 0 1
refdes=Resr
T 57200 46800 5 10 0 0 90 0 1
symversion=1.1
T 57000 46800 5 10 0 0 90 0 1
device=RESISTOR
T 56800 46800 5 10 0 0 90 0 1
footprint=ACY100
T 57650 46800 5 10 1 1 90 0 1
value=0.08
}
N 57800 46600 57800 46400 4
C 50300 51300 1 0 0 res-1.sym
{
T 50500 51750 5 10 1 1 0 0 1
refdes=Rdc
T 50500 52000 5 10 0 0 0 0 1
symversion=1.1
T 50500 52200 5 10 0 0 0 0 1
device=RESISTOR
T 50500 52400 5 10 0 0 0 0 1
footprint=ACY100
T 50500 51550 5 10 1 1 0 0 1
value=150m
}
N 51300 51400 51400 51400 4
N 50300 50300 50300 51100 4
N 50300 51100 52500 51100 4
N 52500 51100 52500 50300 4
C 54400 49700 1 0 0 SPICE_DIODE-1.sym
{
T 54600 50300 5 10 1 1 0 0 1
refdes=XD2
T 54500 50600 5 10 0 0 0 0 1
symversion=1.0
T 54500 50800 5 10 0 0 0 0 1
device=XDIODE
T 54600 50100 5 10 1 1 0 0 1
model-name=BAW56
T 54400 49600 5 8 1 0 0 0 1
file=BAW56.cir
}
C 55000 49700 1 180 1 SPICE_PNP-1.sym
{
T 55300 50500 5 10 1 1 180 6 1
refdes=Q1
T 55100 48400 5 10 0 0 180 6 1
symversion=1.0
T 55100 48200 5 10 0 0 180 6 1
device=TRANSISTOR
T 55300 50300 5 10 1 1 180 6 1
model-name=QBC807
}
C 49300 50500 1 0 0 res-1.sym
{
T 49500 50950 5 10 1 1 0 0 1
refdes=R1
T 49500 51200 5 10 0 0 0 0 1
symversion=1.1
T 49500 51400 5 10 0 0 0 0 1
device=RESISTOR
T 49500 51600 5 10 0 0 0 0 1
footprint=ACY100
T 49500 50750 5 10 1 1 0 0 1
value=47
}
C 54800 48200 1 90 0 res-1.sym
{
T 54350 48400 5 10 1 1 90 0 1
refdes=R11
T 54100 48400 5 10 0 0 90 0 1
symversion=1.1
T 53900 48400 5 10 0 0 90 0 1
device=RESISTOR
T 53700 48400 5 10 0 0 90 0 1
footprint=ACY100
T 54550 48400 5 10 1 1 90 0 1
value=1k
}
N 55200 49900 56000 49900 4
N 55500 49900 55500 49700 4
N 55000 49200 54200 49200 4
N 54200 49200 54200 49900 4
C 54500 47800 1 0 0 GND-1.sym
C 55300 47800 1 0 0 GND-1.sym
N 55500 48200 55500 48700 4
N 49300 50600 48900 50600 4
C 56000 49600 1 0 0 SPICE_NMOSFET-1.sym
{
T 56800 50200 5 10 1 1 0 0 1
refdes=XT2
T 56200 51200 5 10 0 0 0 0 1
symversion=1.0
T 56200 51400 5 10 0 0 0 0 1
device=TRANSISTOR
T 56800 50000 5 10 1 1 0 0 1
model-name=BSR202N_L0
T 56800 49800 5 8 1 1 0 0 1
file=OptiMOS2_20V.lib
}
C 56300 47800 1 0 0 GND-1.sym
N 56500 48200 56500 49600 4
N 56500 50600 56500 51400 4
C 56100 48200 1 90 0 res-1.sym
{
T 55650 48400 5 10 1 1 90 0 1
refdes=R12
T 55400 48400 5 10 0 0 90 0 1
symversion=1.1
T 55200 48400 5 10 0 0 90 0 1
device=RESISTOR
T 55000 48400 5 10 0 0 90 0 1
footprint=ACY100
T 55850 48400 5 10 1 1 90 0 1
value=1k
}
C 55800 47800 1 0 0 GND-1.sym
N 56000 49200 56000 49900 4
C 40800 54800 1 0 0 spice-include-1.sym
{
T 40900 55100 5 10 0 1 0 0 1
device=include
T 40900 55200 5 10 1 1 0 0 1
refdes=A3
T 41300 54900 5 10 1 1 0 0 1
file=BC807.cir
}
T 49500 58200 9 24 1 0 0 0 1
Transient simulation of the VCC_MEM_SRC boost converter
