// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mlkem_top_mlkem_top_Pipeline_VITIS_LOOP_26_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_q1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_d0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_q1;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0;
output  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_d0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address1;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln26_fu_226_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln26_fu_238_p1;
reg   [2:0] trunc_ln26_reg_369;
reg   [2:0] trunc_ln26_reg_369_pp0_iter1_reg;
reg   [2:0] trunc_ln26_reg_369_pp0_iter2_reg;
reg   [2:0] trunc_ln26_reg_369_pp0_iter3_reg;
reg   [2:0] trunc_ln26_reg_369_pp0_iter4_reg;
reg   [2:0] trunc_ln26_reg_369_pp0_iter5_reg;
reg   [2:0] trunc_ln26_reg_369_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter6_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter1_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter2_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter3_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter4_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter5_reg;
reg   [4:0] mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter6_reg;
wire   [15:0] tmp_1_fu_269_p19;
reg  signed [15:0] tmp_1_reg_422;
wire   [28:0] a_fu_311_p2;
reg   [28:0] a_reg_427;
reg   [28:0] a_reg_427_pp0_iter3_reg;
reg   [28:0] a_reg_427_pp0_iter4_reg;
reg  signed [28:0] a_reg_427_pp0_iter5_reg;
wire  signed [15:0] trunc_ln39_fu_317_p1;
reg  signed [15:0] trunc_ln39_reg_432;
wire   [15:0] u_fu_321_p2;
reg  signed [15:0] u_reg_437;
wire   [63:0] zext_ln26_fu_252_p1;
wire    ap_block_pp0_stage0;
reg   [8:0] i_1_fu_78;
wire   [8:0] add_ln26_fu_232_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_i;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0_local;
wire  signed [15:0] sext_ln41_fu_338_p1;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local;
wire   [4:0] lshr_ln1_fu_242_p4;
wire   [15:0] tmp_1_fu_269_p17;
wire   [12:0] a_fu_311_p1;
wire  signed [12:0] u_fu_321_p1;
wire  signed [28:0] grp_fu_350_p3;
wire   [12:0] trunc_ln4_fu_329_p4;
wire  signed [12:0] grp_fu_350_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_1_fu_269_p1;
wire   [2:0] tmp_1_fu_269_p3;
wire   [2:0] tmp_1_fu_269_p5;
wire   [2:0] tmp_1_fu_269_p7;
wire  signed [2:0] tmp_1_fu_269_p9;
wire  signed [2:0] tmp_1_fu_269_p11;
wire  signed [2:0] tmp_1_fu_269_p13;
wire  signed [2:0] tmp_1_fu_269_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 i_1_fu_78 = 9'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) mlkem_top_sparsemux_17_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_17_3_16_1_1_U10(
    .din0(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_q1),
    .din1(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_q1),
    .din2(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_q1),
    .din3(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_q1),
    .din4(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_q1),
    .din5(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_q1),
    .din6(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_q1),
    .din7(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_q1),
    .def(tmp_1_fu_269_p17),
    .sel(trunc_ln26_reg_369),
    .dout(tmp_1_fu_269_p19)
);

mlkem_top_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_1_U11(
    .din0(tmp_1_reg_422),
    .din1(a_fu_311_p1),
    .dout(a_fu_311_p2)
);

mlkem_top_mul_16s_13s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
mul_16s_13s_16_1_1_U12(
    .din0(trunc_ln39_reg_432),
    .din1(u_fu_321_p1),
    .dout(u_fu_321_p2)
);

mlkem_top_mac_muladd_16s_13s_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_13s_29s_29_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(u_reg_437),
    .din1(grp_fu_350_p1),
    .din2(a_reg_427_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_350_p3)
);

mlkem_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln26_fu_226_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_1_fu_78 <= add_ln26_fu_232_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_78 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_reg_427 <= a_fu_311_p2;
        a_reg_427_pp0_iter3_reg <= a_reg_427;
        a_reg_427_pp0_iter4_reg <= a_reg_427_pp0_iter3_reg;
        a_reg_427_pp0_iter5_reg <= a_reg_427_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter2_reg <= mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter1_reg;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter3_reg <= mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter2_reg;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter4_reg <= mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter3_reg;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter5_reg <= mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter4_reg;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter6_reg <= mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter5_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter2_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter1_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter3_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter2_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter4_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter3_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter5_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter4_reg;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter6_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter5_reg;
        trunc_ln26_reg_369_pp0_iter2_reg <= trunc_ln26_reg_369_pp0_iter1_reg;
        trunc_ln26_reg_369_pp0_iter3_reg <= trunc_ln26_reg_369_pp0_iter2_reg;
        trunc_ln26_reg_369_pp0_iter4_reg <= trunc_ln26_reg_369_pp0_iter3_reg;
        trunc_ln26_reg_369_pp0_iter5_reg <= trunc_ln26_reg_369_pp0_iter4_reg;
        trunc_ln26_reg_369_pp0_iter6_reg <= trunc_ln26_reg_369_pp0_iter5_reg;
        trunc_ln39_reg_432 <= trunc_ln39_fu_317_p1;
        u_reg_437 <= u_fu_321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter1_reg <= mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416 <= zext_ln26_fu_252_p1;
        mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter1_reg <= mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416;
        tmp_1_reg_422 <= tmp_1_fu_269_p19;
        trunc_ln26_reg_369 <= trunc_ln26_fu_238_p1;
        trunc_ln26_reg_369_pp0_iter1_reg <= trunc_ln26_reg_369;
    end
end

always @ (*) begin
    if (((icmp_ln26_fu_226_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 9'd0;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd2))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd3))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd4))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd5))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd6))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd7))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln26_reg_369_pp0_iter6_reg == 3'd0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_311_p1 = 29'd2285;

assign add_ln26_fu_232_p2 = (ap_sig_allocacmp_i + 9'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign grp_fu_350_p1 = 29'd536867583;

assign icmp_ln26_fu_226_p2 = ((ap_sig_allocacmp_i == 9'd256) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_242_p4 = {{ap_sig_allocacmp_i[7:3]}};

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_1_addr_reg_380_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_2_addr_reg_386_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_3_addr_reg_392_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_4_addr_reg_398_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_5_addr_reg_404_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_6_addr_reg_410_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address0 = mlkem_top_int_stream_stream_mlkem_data_0_internal_poly_7_addr_reg_416_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_we0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_addr_reg_374_pp0_iter6_reg;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address1 = zext_ln26_fu_252_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce1_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_d0 = sext_ln41_fu_338_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_we0_local;

assign sext_ln41_fu_338_p1 = $signed(trunc_ln4_fu_329_p4);

assign tmp_1_fu_269_p17 = 'bx;

assign trunc_ln26_fu_238_p1 = ap_sig_allocacmp_i[2:0];

assign trunc_ln39_fu_317_p1 = a_fu_311_p2[15:0];

assign trunc_ln4_fu_329_p4 = {{grp_fu_350_p3[28:16]}};

assign u_fu_321_p1 = 16'd62209;

assign zext_ln26_fu_252_p1 = lshr_ln1_fu_242_p4;

endmodule //mlkem_top_mlkem_top_Pipeline_VITIS_LOOP_26_2
