vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/zero_register.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/subtraction.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/str_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shr_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shra_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shl_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/shla_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/select_and_encode.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ror_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/rol_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/register.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/pc_register.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/out_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/or_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ori_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/not_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/negate_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mux_2_1.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/multiplication_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mflo_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/mfhi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ld_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ldi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/jr_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/jal_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/in_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ff_logic.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/encoder_32_5.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/division.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_4_16.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/decoder_2_4.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/con_logic.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/control_unit.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/bus.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/br_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/booth_multiplier.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/and_bits.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/andi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/alu.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addi_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition_tb.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/addition.v
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/datapath.sdc
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/ram.mem
source_file = 1, C:/intelFPGA_lite/18.1/elec374/cpu_project/phase4/db/datapath.cbx.xml
design_name = datapath
instance = comp, \clock~input , clock~input, datapath, 1
instance = comp, \stop~input , stop~input, datapath, 1
instance = comp, \reset~input , reset~input, datapath, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, datapath, 1
