SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z045
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/xzhai/.Xil/Vivado-36555-cseekdmsim1/coregen/p2_ddr3_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/xzhai/.Xil/Vivado-36555-cseekdmsim1/coregen/p2_ddr3_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name p2_ddr3_mig_7series_0_0
SET_PARAMETER xml_input_file /tools/BESSPIN-GFE/vivado/SoC_p2_zc706/SoC_p2_zc706.srcs/sources_1/bd/p2_ddr3/ip/p2_ddr3_mig_7series_0_0/mig_b.prj
SET_PARAMETER data_dir_path /tools/Xilinx/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /tools/Xilinx/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /tools/Xilinx/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
