###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:55:06 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin ALU_I0/ALU_OUT_reg_0_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_0_/SI (^) checked with  leading edge of 'ALU_clk'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.043
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                          |      |                       |           |       |  Time   |   Time   | 
     |--------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2]                 |           |       |   0.000 |   -0.002 | 
     | ALU_I0/FE_PHC30_SI_2_/A  |  ^   | SI[2]                 | CLKBUFX4M | 0.001 |   0.001 |   -0.001 | 
     | ALU_I0/FE_PHC30_SI_2_/Y  |  ^   | ALU_I0/FE_PHN30_SI_2_ | CLKBUFX4M | 0.042 |   0.043 |    0.041 | 
     | ALU_I0/ALU_OUT_reg_0_/SI |  ^   | ALU_I0/FE_PHN30_SI_2_ | SDFFRQX2M | 0.000 |   0.043 |    0.041 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    0.002 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    0.002 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    0.002 | 
     | ALU_I0/ALU_OUT_reg_0_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    0.002 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin RST_SYNC_I1/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I1/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.500
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.528
  Arrival Time                  0.559
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST                   |           |       |   0.000 |   -0.031 | 
     | mux2X1_U4/U1/A                   |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   -0.031 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan          | MX2X2M    | 0.056 |   0.055 |    0.025 | 
     | FE_PHC31_RST_fun_scan/A          |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.055 |    0.025 | 
     | FE_PHC31_RST_fun_scan/Y          |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.040 |   0.095 |    0.065 | 
     | FE_PHC29_RST_fun_scan/A          |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.095 |    0.065 | 
     | FE_PHC29_RST_fun_scan/Y          |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 0.463 |   0.559 |    0.528 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX2M | 0.000 |   0.559 |    0.528 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+------------+-------+---------+----------| 
     | UART_CLK                         |  ^   | UART_CLK             |            |       |   0.000 |    0.031 | 
     | UART_CLK__L1_I0/A                |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.000 |    0.031 | 
     | UART_CLK__L1_I0/Y                |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.016 |   0.016 |    0.047 | 
     | UART_CLK__L2_I0/A                |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.000 |   0.016 |    0.047 | 
     | UART_CLK__L2_I0/Y                |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.029 |    0.060 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.029 |    0.060 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan        | MX2X8M     | 0.096 |   0.125 |    0.156 | 
     | CLK2_fun_scan__L1_I0/A           |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.125 |    0.156 | 
     | CLK2_fun_scan__L1_I0/Y           |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.154 |    0.185 | 
     | CLK2_fun_scan__L2_I1/A           |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.154 |    0.185 | 
     | CLK2_fun_scan__L2_I1/Y           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.053 |   0.207 |    0.238 | 
     | CLK2_fun_scan__L3_I0/A           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.207 |    0.238 | 
     | CLK2_fun_scan__L3_I0/Y           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.053 |   0.260 |    0.291 | 
     | CLK2_fun_scan__L4_I0/A           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.000 |   0.260 |    0.291 | 
     | CLK2_fun_scan__L4_I0/Y           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.053 |   0.313 |    0.344 | 
     | CLK2_fun_scan__L5_I0/A           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.000 |   0.313 |    0.344 | 
     | CLK2_fun_scan__L5_I0/Y           |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.065 |   0.379 |    0.410 | 
     | CLK2_fun_scan__L6_I0/A           |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.000 |   0.379 |    0.410 | 
     | CLK2_fun_scan__L6_I0/Y           |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.021 |   0.400 |    0.431 | 
     | CLK2_fun_scan__L7_I0/A           |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.400 |    0.431 | 
     | CLK2_fun_scan__L7_I0/Y           |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.056 |   0.456 |    0.487 | 
     | CLK2_fun_scan__L8_I0/A           |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   0.458 |    0.489 | 
     | CLK2_fun_scan__L8_I0/Y           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.025 |   0.483 |    0.514 | 
     | CLK2_fun_scan__L9_I0/A           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   0.485 |    0.516 | 
     | CLK2_fun_scan__L9_I0/Y           |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.015 |   0.500 |    0.531 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX2M  | 0.000 |   0.500 |    0.531 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.500
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.524
  Arrival Time                  0.559
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                             |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST                   |           |       |   0.000 |   -0.035 | 
     | mux2X1_U4/U1/A              |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   -0.035 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan          | MX2X2M    | 0.056 |   0.055 |    0.021 | 
     | FE_PHC31_RST_fun_scan/A     |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.055 |    0.021 | 
     | FE_PHC31_RST_fun_scan/Y     |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.040 |   0.095 |    0.061 | 
     | FE_PHC29_RST_fun_scan/A     |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.095 |    0.061 | 
     | FE_PHC29_RST_fun_scan/Y     |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 0.463 |   0.559 |    0.524 | 
     | RST_SYNC_I1/SYNC_RST_reg/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX1M | 0.000 |   0.559 |    0.524 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                             |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------+------+----------------------+------------+-------+---------+----------| 
     | UART_CLK                    |  ^   | UART_CLK             |            |       |   0.000 |    0.035 | 
     | UART_CLK__L1_I0/A           |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.000 |    0.035 | 
     | UART_CLK__L1_I0/Y           |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.016 |   0.017 |    0.051 | 
     | UART_CLK__L2_I0/A           |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.000 |   0.017 |    0.051 | 
     | UART_CLK__L2_I0/Y           |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.013 |   0.029 |    0.064 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.029 |    0.064 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan        | MX2X8M     | 0.096 |   0.125 |    0.160 | 
     | CLK2_fun_scan__L1_I0/A      |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.125 |    0.160 | 
     | CLK2_fun_scan__L1_I0/Y      |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.029 |   0.154 |    0.189 | 
     | CLK2_fun_scan__L2_I1/A      |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.154 |    0.189 | 
     | CLK2_fun_scan__L2_I1/Y      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.053 |   0.207 |    0.242 | 
     | CLK2_fun_scan__L3_I0/A      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.207 |    0.242 | 
     | CLK2_fun_scan__L3_I0/Y      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.053 |   0.260 |    0.295 | 
     | CLK2_fun_scan__L4_I0/A      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.000 |   0.260 |    0.295 | 
     | CLK2_fun_scan__L4_I0/Y      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.053 |   0.313 |    0.348 | 
     | CLK2_fun_scan__L5_I0/A      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.000 |   0.313 |    0.348 | 
     | CLK2_fun_scan__L5_I0/Y      |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.065 |   0.379 |    0.414 | 
     | CLK2_fun_scan__L6_I0/A      |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.000 |   0.379 |    0.414 | 
     | CLK2_fun_scan__L6_I0/Y      |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.021 |   0.400 |    0.435 | 
     | CLK2_fun_scan__L7_I0/A      |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.400 |    0.435 | 
     | CLK2_fun_scan__L7_I0/Y      |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.056 |   0.456 |    0.491 | 
     | CLK2_fun_scan__L8_I0/A      |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   0.458 |    0.493 | 
     | CLK2_fun_scan__L8_I0/Y      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.025 |   0.483 |    0.518 | 
     | CLK2_fun_scan__L9_I0/A      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   0.485 |    0.520 | 
     | CLK2_fun_scan__L9_I0/Y      |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.015 |   0.500 |    0.535 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX1M  | 0.000 |   0.500 |    0.535 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin RST_SYNC_I0/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I0/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.367
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.395
  Arrival Time                  0.559
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST                   |           |       |   0.000 |   -0.163 | 
     | mux2X1_U4/U1/A                   |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   -0.163 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan          | MX2X2M    | 0.056 |   0.055 |   -0.108 | 
     | FE_PHC31_RST_fun_scan/A          |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.055 |   -0.108 | 
     | FE_PHC31_RST_fun_scan/Y          |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.040 |   0.095 |   -0.068 | 
     | FE_PHC29_RST_fun_scan/A          |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.095 |   -0.068 | 
     | FE_PHC29_RST_fun_scan/Y          |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 0.463 |   0.559 |    0.395 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX2M | 0.000 |   0.559 |    0.395 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK              |            |       |   0.000 |    0.163 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |    0.163 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.017 |   0.017 |    0.180 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |    0.180 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.030 |    0.193 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.030 |    0.193 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan        | MX2X8M     | 0.097 |   0.127 |    0.290 | 
     | CLK1_fun_scan__L1_I0/A           |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.127 |    0.290 | 
     | CLK1_fun_scan__L1_I0/Y           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.030 |   0.156 |    0.320 | 
     | CLK1_fun_scan__L2_I0/A           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.156 |    0.320 | 
     | CLK1_fun_scan__L2_I0/Y           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.027 |   0.183 |    0.347 | 
     | CLK1_fun_scan__L3_I0/A           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.184 |    0.347 | 
     | CLK1_fun_scan__L3_I0/Y           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.207 |    0.371 | 
     | CLK1_fun_scan__L4_I0/A           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.207 |    0.371 | 
     | CLK1_fun_scan__L4_I0/Y           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.021 |   0.228 |    0.391 | 
     | CLK1_fun_scan__L5_I0/A           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.228 |    0.391 | 
     | CLK1_fun_scan__L5_I0/Y           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.272 |    0.436 | 
     | CLK1_fun_scan__L6_I0/A           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.276 |    0.440 | 
     | CLK1_fun_scan__L6_I0/Y           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.030 |   0.307 |    0.470 | 
     | CLK1_fun_scan__L7_I0/A           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.000 |   0.307 |    0.470 | 
     | CLK1_fun_scan__L7_I0/Y           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.032 |   0.339 |    0.502 | 
     | CLK1_fun_scan__L8_I0/A           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.000 |   0.339 |    0.502 | 
     | CLK1_fun_scan__L8_I0/Y           |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.027 |   0.366 |    0.529 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX2M  | 0.001 |   0.367 |    0.531 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.367
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.391
  Arrival Time                  0.559
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                             |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST                   |           |       |   0.000 |   -0.167 | 
     | mux2X1_U4/U1/A              |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   -0.167 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan          | MX2X2M    | 0.056 |   0.055 |   -0.112 | 
     | FE_PHC31_RST_fun_scan/A     |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.055 |   -0.112 | 
     | FE_PHC31_RST_fun_scan/Y     |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.040 |   0.095 |   -0.072 | 
     | FE_PHC29_RST_fun_scan/A     |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.095 |   -0.072 | 
     | FE_PHC29_RST_fun_scan/Y     |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 0.463 |   0.559 |    0.391 | 
     | RST_SYNC_I0/SYNC_RST_reg/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX1M | 0.000 |   0.559 |    0.391 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                             |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK              |            |       |   0.000 |    0.167 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |    0.167 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.017 |   0.017 |    0.184 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.000 |   0.017 |    0.184 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.013 |   0.030 |    0.197 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.030 |    0.197 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan        | MX2X8M     | 0.097 |   0.127 |    0.294 | 
     | CLK1_fun_scan__L1_I0/A      |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.000 |   0.127 |    0.294 | 
     | CLK1_fun_scan__L1_I0/Y      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.030 |   0.156 |    0.324 | 
     | CLK1_fun_scan__L2_I0/A      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.000 |   0.156 |    0.324 | 
     | CLK1_fun_scan__L2_I0/Y      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.027 |   0.183 |    0.350 | 
     | CLK1_fun_scan__L3_I0/A      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.184 |    0.351 | 
     | CLK1_fun_scan__L3_I0/Y      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.023 |   0.207 |    0.375 | 
     | CLK1_fun_scan__L4_I0/A      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.000 |   0.207 |    0.375 | 
     | CLK1_fun_scan__L4_I0/Y      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.021 |   0.228 |    0.395 | 
     | CLK1_fun_scan__L5_I0/A      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.000 |   0.228 |    0.395 | 
     | CLK1_fun_scan__L5_I0/Y      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.044 |   0.272 |    0.439 | 
     | CLK1_fun_scan__L6_I0/A      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.276 |    0.444 | 
     | CLK1_fun_scan__L6_I0/Y      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.030 |   0.307 |    0.474 | 
     | CLK1_fun_scan__L7_I0/A      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.000 |   0.307 |    0.474 | 
     | CLK1_fun_scan__L7_I0/Y      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.032 |   0.339 |    0.506 | 
     | CLK1_fun_scan__L8_I0/A      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.000 |   0.339 |    0.506 | 
     | CLK1_fun_scan__L8_I0/Y      |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.027 |   0.366 |    0.533 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX1M  | 0.001 |   0.367 |    0.534 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK 
Endpoint:   UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/RN (^) checked with  leading 
edge of 'TX_clk'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                       0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.157
  Arrival Time                  0.393
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                                        |      |               |            |       |  Time   |   Time   | 
     |----------------------------------------+------+---------------+------------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst      |            |       |   0.000 |   -0.236 | 
     | mux2X1_U6/U1/B                         |  ^   | scan_rst      | MX2X8M     | 0.000 |   0.000 |   -0.236 | 
     | mux2X1_U6/U1/Y                         |  ^   | RST2_fun_scan | MX2X8M     | 0.342 |   0.342 |    0.106 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/RN |  ^   | RST2_fun_scan | SDFFRHQX8M | 0.051 |   0.393 |    0.157 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                          |      |                                        |             |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                           |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.236 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A        |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.236 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.236 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.236 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.236 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.236 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.236 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK   |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRHQX8M  | 0.000 |   0.000 |    0.236 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_
1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.393
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                          |  ^   | scan_rst      |           |       |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/B                                    |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.352 | 
     | mux2X1_U6/U1/Y                                    |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.010 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.051 |   0.393 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.352 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.352 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.352 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.352 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.352 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.352 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.352 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_1_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.352 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_
/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.398
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst      |           |       |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/B                                   |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/Y                                   |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.015 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.056 |   0.398 |    0.041 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_1_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.357 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/busy_reg/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/busy_reg/RN (^) checked with  leading edge 
of 'TX_clk'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.398
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                      |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                             |  ^   | scan_rst      |           |       |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/B                       |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/Y                       |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.015 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.398 |    0.041 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                          |      |                                        |             |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                           |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A        |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/UART_TX_I0/FSM_I/busy_reg/CK     |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.357 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_1_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.398
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.016 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.398 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_1_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.357 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_
reg/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.399
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                 |      |               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                        |  ^   | scan_rst      |           |       |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/B                                  |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.357 | 
     | mux2X1_U6/U1/Y                                  |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.016 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.057 |   0.399 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                 |      |                                        |             |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                  |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A               |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y               |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y        |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A        |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.357 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/par_bit_reg/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.357 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_6_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.358 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.358 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_6_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.358 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_7_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.358 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.358 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_7_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.358 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.358 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.358 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.358 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_2_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.358 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_1_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_1_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_3_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_3_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_0_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_0_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_
0_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                          |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                    |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                    |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/RN |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_0_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_0_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.017 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.058 |   0.400 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_0_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_6_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.400 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_6_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_7_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.400 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_7_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_2_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.400 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_2_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_5_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.400
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.400 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_5_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_4_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.401
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.401 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_4_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_4_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.401
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.401 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_4_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/input_data_
reg_5_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                             (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.401
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.359 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.401 |    0.041 | 
     | RN                                                 |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.359 | 
     | UART_I0/UART_TX_I0/serializer_I/input_data_reg_5_/ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.359 | 
     | CK                                                 |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin UART_I0/UART_TX_I0/Parity_Calc_I/input_data_
reg_3_/CK 
Endpoint:   UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_/RN (^) checked 
with  leading edge of 'TX_clk'
Beginpoint: scan_rst                                              (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.401
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |               |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst      |           |       |   0.000 |   -0.360 | 
     | mux2X1_U6/U1/B                                     |  ^   | scan_rst      | MX2X8M    | 0.000 |   0.000 |   -0.360 | 
     | mux2X1_U6/U1/Y                                     |  ^   | RST2_fun_scan | MX2X8M    | 0.342 |   0.342 |   -0.018 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | RST2_fun_scan | SDFFRQX2M | 0.059 |   0.401 |    0.041 | 
     | /RN                                                |      |               |           |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                    |      |                                        |             |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                     |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.360 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                  |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.360 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.360 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.360 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.360 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.360 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.360 | 
     | UART_I0/UART_TX_I0/Parity_Calc_I/input_data_reg_3_ |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M   | 0.000 |   0.000 |    0.360 | 
     | /CK                                                |      |                                        |             |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_
0_/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.396
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                  |      |               |          |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst      |          |       |   0.000 |   -0.362 | 
     | mux2X1_U6/U1/B                                   |  ^   | scan_rst      | MX2X8M   | 0.000 |   0.000 |   -0.362 | 
     | mux2X1_U6/U1/Y                                   |  ^   | RST2_fun_scan | MX2X8M   | 0.342 |   0.342 |   -0.021 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/RN |  ^   | RST2_fun_scan | SDFFRX1M | 0.054 |   0.396 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.362 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.362 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.362 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.362 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.362 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.362 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.362 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_0_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.000 |   0.000 |    0.362 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin UART_I0/UART_TX_I0/FSM_I/current_state_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.396
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                  |      |               |          |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst      |          |       |   0.000 |   -0.363 | 
     | mux2X1_U6/U1/B                                   |  ^   | scan_rst      | MX2X8M   | 0.000 |   0.000 |   -0.363 | 
     | mux2X1_U6/U1/Y                                   |  ^   | RST2_fun_scan | MX2X8M   | 0.342 |   0.342 |   -0.021 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/RN |  ^   | RST2_fun_scan | SDFFRX1M | 0.055 |   0.396 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                  |      |                                        |             |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                   |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.363 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.363 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.363 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.363 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.363 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A         |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.363 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y         |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.363 | 
     | UART_I0/UART_TX_I0/FSM_I/current_state_reg_2_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.000 |   0.000 |    0.363 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin UART_I0/UART_TX_I0/serializer_I/Counter_reg_
2_/CK 
Endpoint:   UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/RN (^) checked with  
leading edge of 'TX_clk'
Beginpoint: scan_rst                                          (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  0.400
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                                   |      |               |          |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+----------+-------+---------+----------| 
     | scan_rst                                          |  ^   | scan_rst      |          |       |   0.000 |   -0.367 | 
     | mux2X1_U6/U1/B                                    |  ^   | scan_rst      | MX2X8M   | 0.000 |   0.000 |   -0.367 | 
     | mux2X1_U6/U1/Y                                    |  ^   | RST2_fun_scan | MX2X8M   | 0.342 |   0.342 |   -0.025 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/RN |  ^   | RST2_fun_scan | SDFFRX1M | 0.058 |   0.400 |    0.033 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                   |      |                                        |             |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-------------+-------+---------+----------| 
     | UART_I0/TX_CLK                                    |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   0.000 |    0.367 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A                 |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   0.000 |    0.367 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.000 |   0.000 |    0.367 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   0.000 |    0.367 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.367 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.367 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.000 |   0.000 |    0.367 | 
     | UART_I0/UART_TX_I0/serializer_I/Counter_reg_2_/CK |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRX1M    | 0.000 |   0.000 |    0.367 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_0_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_0_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.080
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.712 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.327 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.027 | 
     | ALU_I0/ALU_OUT_reg_0_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.014 |   1.080 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/ALU_OUT_reg_0_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_1_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_1_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.080
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.712 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.327 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.027 | 
     | ALU_I0/ALU_OUT_reg_1_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.014 |   1.080 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/ALU_OUT_reg_1_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_2_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_2_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.080
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.712 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.327 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.027 | 
     | ALU_I0/ALU_OUT_reg_2_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.014 |   1.080 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/ALU_OUT_reg_2_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_3_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_3_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.080
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.712 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.027 | 
     | ALU_I0/ALU_OUT_reg_3_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.014 |   1.080 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/ALU_OUT_reg_3_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_4_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_4_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.080
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.039 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.712 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.027 | 
     | ALU_I0/ALU_OUT_reg_4_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.014 |   1.080 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.039 | 
     | ALU_I0/ALU_OUT_reg_4_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.039 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_8_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_8_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_8_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_8_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_9_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_9_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_9_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_9_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_6_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_6_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.358 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_6_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_6_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_7_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_7_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.709 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_7_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_7_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_10_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_10_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.710 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_10_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_10_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_11_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_11_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.710 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_11_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_11_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_12_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_12_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.710 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_12_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_12_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_13_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_13_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.710 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_13_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_13_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_14_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_14_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.710 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_14_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_14_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_15_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_15_/RN (^) checked with  leading edge of 'ALU_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  1.081
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                           |      |                        |           |       |  Time   |   Time   | 
     |---------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                  |  ^   | scan_rst               |           |       |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/B            |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.040 | 
     | mux2X1_U5/U1/Y            |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/A  |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.710 | 
     | FE_OFC24_RST1_fun_scan/Y  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.359 | 
     | FE_OFC25_RST1_fun_scan/A  |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.328 | 
     | FE_OFC25_RST1_fun_scan/Y  |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.026 | 
     | ALU_I0/ALU_OUT_reg_15_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX2M | 0.015 |   1.081 |    0.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.040 | 
     | ALU_I0/ALU_OUT_reg_15_/CK        |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX2M  | 0.000 |   0.000 |    1.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin ALU_I0/ALU_OUT_reg_5_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_5_/RN (^) checked with  leading edge of 'ALU_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.081
  Slack Time                    1.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                          |      |                        |           |       |  Time   |   Time   | 
     |--------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_rst                 |  ^   | scan_rst               |           |       |   0.000 |   -1.043 | 
     | mux2X1_U5/U1/B           |  ^   | scan_rst               | MX2X6M    | 0.000 |   0.000 |   -1.043 | 
     | mux2X1_U5/U1/Y           |  ^   | RST1_fun_scan          | MX2X6M    | 0.327 |   0.327 |   -0.716 | 
     | FE_OFC24_RST1_fun_scan/A |  ^   | RST1_fun_scan          | BUFX8M    | 0.003 |   0.330 |   -0.713 | 
     | FE_OFC24_RST1_fun_scan/Y |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.351 |   0.681 |   -0.362 | 
     | FE_OFC25_RST1_fun_scan/A |  ^   | FE_OFN24_RST1_fun_scan | BUFX8M    | 0.030 |   0.712 |   -0.332 | 
     | FE_OFC25_RST1_fun_scan/Y |  ^   | FE_OFN25_RST1_fun_scan | BUFX8M    | 0.354 |   1.066 |    0.023 | 
     | ALU_I0/ALU_OUT_reg_5_/RN |  ^   | FE_OFN25_RST1_fun_scan | SDFFRQX1M | 0.015 |   1.081 |    0.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                                |            |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                       |  ^   | CLK4_fun_scan                  | ALU_test_1 |       |   0.000 |    1.043 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/A |  ^   | CLK4_fun_scan                  | CLKBUFX40M | 0.000 |   0.000 |    1.043 | 
     | ALU_I0/CLK4_fun_scan__Fence_I0/Y |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | CLKBUFX40M | 0.000 |   0.000 |    1.043 | 
     | ALU_I0/ALU_OUT_reg_5_/CK         |  ^   | ALU_I0/CLK4_fun_scan__Fence_N0 | SDFFRQX1M  | 0.000 |   0.000 |    1.043 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
3_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (v) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.496
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.508
  Arrival Time                20833.447
  Slack Time                  20832.939
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time          20833.314
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  | Required | 
     |                                                    |      |                                        |            |       |   Time    |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+----------| 
     | RX_IN                                              |  v   | RX_IN                                  |            |       | 20833.314 |    0.375 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  v   | RX_IN                                  | INVX2M     | 0.002 | 20833.316 |    0.377 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.100 | 20833.416 |    0.477 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/B0          |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.416 |    0.477 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/Y           |  v   | UART_I0/UART_RX_I0/data_sampling_I/n41 | OAI2BB2X1M | 0.031 | 20833.447 |    0.508 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  v   | UART_I0/UART_RX_I0/data_sampling_I/n41 | SDFFRQX2M  | 0.000 | 20833.447 |    0.508 | 
     | g/D                                                |      |                                        |            |       |           |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.004 | 20832.943 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.004 | 20832.943 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.016 |   0.020 | 20832.959 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.000 |   0.020 | 20832.959 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.013 |   0.031 | 20832.971 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.031 | 20832.971 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.096 |   0.127 | 20833.066 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.127 | 20833.066 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.029 |   0.156 | 20833.096 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.156 | 20833.096 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.053 |   0.209 | 20833.148 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.209 | 20833.148 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.053 |   0.262 | 20833.201 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.000 |   0.262 | 20833.201 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.053 |   0.314 | 20833.254 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.000 |   0.314 | 20833.254 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.065 |   0.379 | 20833.318 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.000 |   0.379 | 20833.318 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.021 |   0.400 | 20833.340 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.400 | 20833.340 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.049 |   0.449 | 20833.389 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   0.449 | 20833.389 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.022 |   0.471 | 20833.410 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.000 |   0.471 | 20833.410 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.025 |   0.496 | 20833.436 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   0.496 | 20833.436 | 
     | g/CK                                               |      |                                        |            |       |         |           | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
2_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_reg/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (v) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.496
+ Hold                         -0.088
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.508
  Arrival Time                20833.449
  Slack Time                  20832.941
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time          20833.314
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  | Required | 
     |                                                    |      |                                        |            |       |   Time    |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+----------| 
     | RX_IN                                              |  v   | RX_IN                                  |            |       | 20833.314 |    0.373 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  v   | RX_IN                                  | INVX2M     | 0.002 | 20833.316 |    0.375 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.100 | 20833.416 |    0.475 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/B0          |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.416 |    0.475 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/Y           |  v   | UART_I0/UART_RX_I0/data_sampling_I/n42 | OAI2BB2X1M | 0.033 | 20833.449 |    0.508 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  v   | UART_I0/UART_RX_I0/data_sampling_I/n42 | SDFFRQX2M  | 0.000 | 20833.449 |    0.508 | 
     | g/D                                                |      |                                        |            |       |           |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.004 | 20832.945 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.004 | 20832.945 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.016 |   0.020 | 20832.961 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.000 |   0.020 | 20832.961 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.013 |   0.031 | 20832.973 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.031 | 20832.973 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.096 |   0.127 | 20833.068 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.127 | 20833.068 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.029 |   0.156 | 20833.098 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.156 | 20833.098 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.053 |   0.209 | 20833.150 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.209 | 20833.150 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.053 |   0.262 | 20833.203 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.000 |   0.262 | 20833.203 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.053 |   0.314 | 20833.256 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.000 |   0.314 | 20833.256 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.065 |   0.379 | 20833.320 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.000 |   0.379 | 20833.320 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.021 |   0.400 | 20833.342 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.400 | 20833.342 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.049 |   0.449 | 20833.391 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   0.449 | 20833.391 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.022 |   0.471 | 20833.412 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.000 |   0.471 | 20833.412 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.025 |   0.496 | 20833.437 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   0.496 | 20833.437 | 
     | g/CK                                               |      |                                        |            |       |         |           | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
1_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_reg/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (v) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.496
+ Hold                         -0.089
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.507
  Arrival Time                20833.461
  Slack Time                  20832.953
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time          20833.314
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  | Required | 
     |                                                    |      |                                        |            |       |   Time    |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+----------| 
     | RX_IN                                              |  v   | RX_IN                                  |            |       | 20833.314 |    0.361 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  v   | RX_IN                                  | INVX2M     | 0.002 | 20833.316 |    0.363 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.100 | 20833.416 |    0.463 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/B1          |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.416 |    0.463 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/Y           |  v   | UART_I0/UART_RX_I0/data_sampling_I/n40 | OAI2BB2X1M | 0.045 | 20833.461 |    0.508 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  v   | UART_I0/UART_RX_I0/data_sampling_I/n40 | SDFFRQX2M  | 0.000 | 20833.461 |    0.507 | 
     | g/D                                                |      |                                        |            |       |           |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.004 | 20832.957 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.004 | 20832.957 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.016 |   0.020 | 20832.973 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.000 |   0.020 | 20832.973 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.013 |   0.031 | 20832.984 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.031 | 20832.984 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.096 |   0.127 | 20833.080 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.127 | 20833.080 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.029 |   0.156 | 20833.109 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.156 | 20833.109 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.053 |   0.209 | 20833.162 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.209 | 20833.162 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.053 |   0.262 | 20833.215 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.000 |   0.262 | 20833.215 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.053 |   0.314 | 20833.268 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.000 |   0.314 | 20833.268 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.065 |   0.379 | 20833.332 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.000 |   0.379 | 20833.332 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.021 |   0.400 | 20833.354 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.400 | 20833.354 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.049 |   0.449 | 20833.402 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   0.449 | 20833.402 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.022 |   0.471 | 20833.424 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.000 |   0.471 | 20833.424 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.025 |   0.496 | 20833.449 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   0.496 | 20833.449 | 
     | g/CK                                               |      |                                        |            |       |         |           | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/
CK 
Endpoint:   UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D (^) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                            (v) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_hold_analysis_view
Other End Arrival Time          0.496
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.542
  Arrival Time                20833.510
  Slack Time                  20832.967
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.114
     = Beginpoint Arrival Time          20833.314
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                   Net                   |   Cell    |  Delay |  Arrival  | Required | 
     |                                                  |      |                                         |           |        |   Time    |   Time   | 
     |--------------------------------------------------+------+-----------------------------------------+-----------+--------+-----------+----------| 
     | RX_IN                                            |  v   | RX_IN                                   |           |        | 20833.314 |    0.348 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                  |  v   | RX_IN                                   | NOR4X1M   |  0.002 | 20833.316 |    0.350 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                  |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22           | NOR4X1M   |  0.168 | 20833.484 |    0.518 | 
     | UART_I0/UART_RX_I0/RX_FSM/U9/C0                  |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22           | AOI221XLM |  0.000 | 20833.484 |    0.518 | 
     | UART_I0/UART_RX_I0/RX_FSM/U9/Y                   |  v   | UART_I0/UART_RX_I0/RX_FSM/n20           | AOI221XLM | -0.035 | 20833.449 |    0.482 | 
     | UART_I0/UART_RX_I0/RX_FSM/U8/C0                  |  v   | UART_I0/UART_RX_I0/RX_FSM/n20           | OAI211X2M |  0.000 | 20833.449 |    0.482 | 
     | UART_I0/UART_RX_I0/RX_FSM/U8/Y                   |  ^   | UART_I0/UART_RX_I0/RX_FSM/next_state[0] | OAI211X2M |  0.061 | 20833.510 |    0.543 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D |  ^   | UART_I0/UART_RX_I0/RX_FSM/next_state[0] | SDFFRQX2M |  0.000 | 20833.510 |    0.542 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required | 
     |                                                   |      |                                        |            |       |  Time   |   Time    | 
     |---------------------------------------------------+------+----------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                          |  ^   | UART_CLK                               |            |       |   0.004 | 20832.971 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.004 | 20832.971 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.016 |   0.020 | 20832.986 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.000 |   0.020 | 20832.986 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.013 |   0.031 | 20832.998 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.031 | 20832.998 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.096 |   0.127 | 20833.094 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.127 | 20833.094 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.029 |   0.156 | 20833.123 | 
     | CLK2_fun_scan__L2_I1/A                            |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.156 | 20833.123 | 
     | CLK2_fun_scan__L2_I1/Y                            |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.053 |   0.209 | 20833.176 | 
     | CLK2_fun_scan__L3_I0/A                            |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.209 | 20833.176 | 
     | CLK2_fun_scan__L3_I0/Y                            |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.053 |   0.262 | 20833.229 | 
     | CLK2_fun_scan__L4_I0/A                            |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.000 |   0.262 | 20833.229 | 
     | CLK2_fun_scan__L4_I0/Y                            |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.053 |   0.314 | 20833.281 | 
     | CLK2_fun_scan__L5_I0/A                            |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.000 |   0.314 | 20833.281 | 
     | CLK2_fun_scan__L5_I0/Y                            |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.065 |   0.379 | 20833.346 | 
     | CLK2_fun_scan__L6_I0/A                            |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.000 |   0.379 | 20833.346 | 
     | CLK2_fun_scan__L6_I0/Y                            |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.021 |   0.400 | 20833.367 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                 |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.400 | 20833.367 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.049 |   0.449 | 20833.416 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   0.449 | 20833.416 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.022 |   0.471 | 20833.437 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.000 |   0.471 | 20833.437 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.025 |   0.496 | 20833.463 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   0.496 | 20833.463 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 

