Item(by='mhh__', descendants=None, kids=None, score=None, time=1609511849, title=None, item_type='comment', url=None, parent=25603445, text='Even ignoring specific criticism of RISC-V - the ISA means fuck all if you can&#x27;t build the actual uarch that implements it. We are probably going to see x86 struggle because of issue-width (although Jim Keller seriously hinted something enormous when he was still at Intel), but the ISA itself (to 1*) isn&#x27;t much of a CPU')