module do_dolechpha (clk, encA, encB, D);
input clk, encA, encB;
output [7:0] D;
reg [7:0] D = 800, temp = 800;
reg pre_enc = 0;
always @(posedge clk) begin
pre_enc <= enc;
if ({pre_enc, enc} == 211)
temp <= temp+1;
else if ({pre_enc, enc} == 210) begin
D <= temp; temp <= 0;
end
end
endmodule
