#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008f92a0 .scope module, "gateq2_tb" "gateq2_tb" 2 3;
 .timescale 0 0;
v00000000010d6b10_0 .var "a", 0 0;
v00000000010d6bb0_0 .var "b", 0 0;
v00000000010d6c50_0 .var "c", 0 0;
v00000000010d6cf0_0 .net "o1", 0 0, L_00000000010d3ac0;  1 drivers
v000000000111d840_0 .net "o2", 0 0, L_00000000010d39e0;  1 drivers
v000000000111d8e0_0 .net "q", 0 0, L_00000000010d3f90;  1 drivers
S_00000000010d68e0 .scope module, "gate" "gateq2" 2 8, 3 1 0, S_00000000008f92a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "o1";
    .port_info 4 /OUTPUT 1 "o2";
    .port_info 5 /OUTPUT 1 "q";
L_00000000010d3ac0 .functor NAND 1, v00000000010d6b10_0, v00000000010d6bb0_0, C4<1>, C4<1>;
L_00000000010d39e0 .functor NOR 1, v00000000010d6b10_0, v00000000010d6bb0_0, C4<0>, C4<0>;
L_00000000010d3f90 .functor AND 1, L_00000000010d3ac0, L_00000000010d39e0, v00000000010d6c50_0, C4<1>;
v00000000010a33c0_0 .net "a", 0 0, v00000000010d6b10_0;  1 drivers
v00000000008fbda0_0 .net "b", 0 0, v00000000010d6bb0_0;  1 drivers
v00000000010a3120_0 .net "c", 0 0, v00000000010d6c50_0;  1 drivers
v00000000008f9430_0 .net "o1", 0 0, L_00000000010d3ac0;  alias, 1 drivers
v00000000008f94d0_0 .net "o2", 0 0, L_00000000010d39e0;  alias, 1 drivers
v00000000010d6a70_0 .net "q", 0 0, L_00000000010d3f90;  alias, 1 drivers
    .scope S_00000000008f92a0;
T_0 ;
    %vpi_call 2 13 "$monitor", "[T=%0t a=%0b b=%0b c=%0b q=%0b]", $time, v00000000010d6b10_0, v00000000010d6bb0_0, v00000000010d6c50_0, v000000000111d8e0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d6c50_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gateq2_tb.vl";
    "./gateq2.vl";
