# Digital_Design


Link for interview sets 
https://www.chipverify.com/tutorials/verilog

Another link i have found in a whatsapp group
https://hdlbits.01xz.net/wiki/Problem_sets#Verilog_Language 




you didnt do the UART TX or the AYSNC fifo correclty 
whenever you are free make them 
