================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.2
  Build 1909853 on Thu Jun 15 18:55:24 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/local/eda/xilinx/vivado_hls/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oezkan' on host 'codesign89.informatik.uni-erlangen.de' (Linux_x86_64 version 4.4.0-109-generic) on Sat Apr 14 18:04:43 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1'
INFO: [HLS 200-10] Opening project '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project'.
INFO: [HLS 200-10] Adding design file 'hipacc_run.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-10] Opening solution '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/csim/build'
   Compiling ../../../../main.cc in debug mode
   Compiling ../../../../hipacc_run.cc in debug mode
   Generating csim.exe
make[1]: Leaving directory `/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/csim/build'
Calculating reference ...
Comparing results ...
Reference Input 
       103       198       105       115        81       255        74       236        41       205       186       171       242       251       227
        43       140       182       135        27       100       245        97       171        28       231       144        91       144        30
       183       244       136       121        44       240       189       132       254       145        66        77       100        96        68
       193        87       224        48       140         5       221       239       157       125        23       165       188       166        40
       177       212        88        89       218       216       179        90        24        94       159        64       185       100       199
        99       113        35       165       190       240        50       214        36        17       243        33       122       231       182
       162       252       249        18       229       251       244       146       119       213        83        87       107       152        83
        23       168        14       214        11       162       201        56       206       212       233        46        90        82        20
       131       133       213       174       220         8         5       216        22       159       126       193       144       238       209
       115       164       220       248        58        28        37       213         4       188       131       182       227        32       189
       143       133       243       166        95        11        95       160        52       117       215       146       116       240       234
        38        85       237       128       218        43       102       151        61       199       121       116       217        45        79
Reference Output 
   6760306   6937794   6784836   6633436   6610167   7424895   7932524   7958768   7628327   7793419   8169342   8795691   8923709   8585570   7808909
   7421197   7422902   7012040   6577659   6533973   7343404   8161871   8370814   7892109   7557172   7524384   7852203   7915282   7711911   7162662
   8132790   7887814   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8290810   7822347   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8397537   7772678   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7651926   7241570   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   7209243   7117884   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   6886403   7260369   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   7061255   7769074   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   6774538   7797533   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   6623453   7660453   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6282383   6959143   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
   Hipacc Output 
   6760306   6937794   6784836   6633436   6610167   7424895   7932524   7958768   7628327   7793419   8169342   8795691   8923709   8585570   7808909
   7421197   7422902   7012040   6577659   6533973   7343404   8161871   8370814   7892109   7557172   7524384   7852203   7915282   7711911   7162662
   8132790   7887814   7260199   6615604   6657104   7403676   8312112   8413611   7730852   6925462   6652371   6753995   6792928   6733068   6520652
   8290810   7822347   7216265   6813273   7077248   7771445   8299835   7951067   7131907   6233960   6006878   6290049   6576842   6713416   6712696
   8397537   7772678   7319668   7348187   7876022   8561295   8502230   7552449   6627453   5894920   5804115   6322174   6833402   7156645   7195975
   7651926   7241570   7167881   7572738   8250856   8901501   8528138   7415104   6670116   6211199   6132240   6422559   6669719   6915561   6991925
   7209243   7117884   7349523   7784199   8191027   8580332   8133190   7379177   7055339   6890244   6681569   6611478   6511799   6680783   6764675
   6886403   7260369   7746425   7815946   7465766   7348428   7036149   7069856   7327595   7469495   7316282   7156591   6788457   6708103   6586682
   7061255   7769074   8343735   7913136   6721651   6001724   5679215   6237945   6981787   7508409   7703172   7828975   7554393   7272091   6957122
   6774538   7797533   8599798   8012690   6336658   5172883   4741378   5447688   6447628   7216013   7752914   8237570   8145221   7680104   7127001
   6623453   7660453   8500086   7901578   6214715   4942157   4460417   5095507   6024631   6727410   7354901   7982087   8131592   7766772   7067889
   6282383   6959143   7543380   7210085   6199079   5344762   4920546   5317492   6012490   6508636   6930883   7174928   7248049   7025715   6628918
Test PASSED
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hipacc_run.cc' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 342.910 ; gain = 13.043 ; free physical = 7094 ; free virtual = 40583
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 342.910 ; gain = 13.043 ; free physical = 7093 ; free virtual = 40582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3719).
INFO: [XFORM 203-603] Inlining function 'getNewCoords' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3712).
INFO: [XFORM 203-603] Inlining function 'ccGaussianFilterGKernelKernel::operator()' into 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:3729).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 742.664 ; gain = 412.797 ; free physical = 6796 ; free virtual = 40286
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 870.113 ; gain = 540.246 ; free physical = 6673 ; free virtual = 40163
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (../../include/hipacc_vivado_filter.hpp:3661) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../include/hipacc_vivado_filter.hpp:3676) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../include/hipacc_vivado_filter.hpp:3678) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LINE_BUFF_1' (../../include/hipacc_vivado_filter.hpp:3689) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../include/hipacc_vivado_filter.hpp:3710) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (../../include/hipacc_vivado_filter.hpp:3711) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (../../include/hipacc_vivado_filter.hpp:3717) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (../../include/hipacc_vivado_filter.hpp:3718) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' completely.
INFO: [XFORM 203-101] Partitioning array 'lineBuff' (../../include/hipacc_vivado_filter.hpp:3648) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.0' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.1' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.2' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.3' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.4' (../../include/hipacc_vivado_filter.hpp:3650) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.0' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.1' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.2' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.3' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win_tmp.4' (../../include/hipacc_vivado_filter.hpp:3652) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'hipaccRun' (hipacc_run.cc:14), detected/extracted 1 process function(s):
	 'ccGaussianFilterGKernel'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../include/hipacc_vivado_filter.hpp:76:53) to (../../include/hipacc_vivado_filter.hpp:3728:7) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>'... converting 106 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1142.664 ; gain = 812.797 ; free physical = 6414 ; free virtual = 39903
INFO: [XFORM 203-541] Flattening a loop nest 'process_main_loop' (../../include/hipacc_vivado_filter.hpp:3660:67) in function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>'.
WARNING: [XFORM 203-631] Renaming function 'process<1, 1024, 1024, 5, 5, float, float, ccGaussianFilterGKernelKernel>' (../../include/hipacc_vivado_filter.hpp:15:60) into process.
WARNING: [XFORM 203-631] Renaming function 'ccGaussianFilterGKernel' (./ccGaussianFilterG.cc:97:1) into ccGaussianFilterGKer.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1156.512 ; gain = 826.645 ; free physical = 6306 ; free virtual = 39796
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hipaccRun' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'process_main_loop_L'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 134.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.11 seconds; current allocated memory: 780.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 35446.2
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     345    173    35446.2 
INFO: [BIND 205-100]   1     44     44      0      0     345    173    35446.2 
INFO: [BIND 205-100]   2     43     43      0      0     345    173    35446.2 
INFO: [BIND 205-100]   3     44     44      0      0     345    173    35446.2 
INFO: [BIND 205-100] Final cost: 35446.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.84127 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 784.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 784.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 35268
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      35268  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      35268  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      35268  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      35268  
INFO: [BIND 205-100] Final cost: 35268
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.534514 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 784.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 785.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 35268
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0      1      0      35268  
INFO: [BIND 205-100]   1      0      0      0      0      1      0      35268  
INFO: [BIND 205-100]   2      0      0      0      0      1      0      35268  
INFO: [BIND 205-100]   3      0      0      0      0      1      0      35268  
INFO: [BIND 205-100] Final cost: 35268
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.53306 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 785.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_0' to 'process_r_lineBufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_1' to 'process_r_lineBufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_2' to 'process_r_lineBufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'process_r_lineBuff_3' to 'process_r_lineBufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_fadd_32ns_32ns_32_5_full_dsp' to 'hipaccRun_fadd_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_fmul_32ns_32ns_32_4_max_dsp' to 'hipaccRun_fmul_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hipaccRun_mux_53_32_1' to 'hipaccRun_mux_53_hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'process_r' is 49424 from HDL expression: (ap_block_pp0_stage0_flag00011001 == 1'b0)
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_fadd_32fYi': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_fmul_32g8j': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hipaccRun_mux_53_hbi': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 793.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ccGaussianFilterGKer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ccGaussianFilterGKer'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 800.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hipaccRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmOut0_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hipaccRun/p_strmIN_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hipaccRun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hipaccRun'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 800.854 MB.
INFO: [RTMG 210-278] Implementing memory 'process_r_lineBufbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1270.664 ; gain = 940.797 ; free physical = 6388 ; free virtual = 39799
INFO: [SYSC 207-301] Generating SystemC RTL for hipaccRun.
INFO: [VHDL 208-304] Generating VHDL RTL for hipaccRun.
INFO: [VLOG 209-307] Generating Verilog RTL for hipaccRun.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 18:05:58 2018...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/local/eda/xilinx/vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'hipaccRun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hipaccRun_ap_fmul_2_max_dsp_32'...
[Sat Apr 14 18:06:11 2018] Launched synth_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Apr 14 18:06:11 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log hipaccRun.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hipaccRun.tcl

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: synth_design -top hipaccRun -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20002 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1198.945 ; gain = 73.754 ; free physical = 5865 ; free virtual = 39292
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hipaccRun' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
INFO: [Synth 8-638] synthesizing module 'ccGaussianFilterGKer' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:50]
INFO: [Synth 8-638] synthesizing module 'process_r' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:48]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'process_r_lineBufbkb_ram' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb_ram' (1#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'process_r_lineBufbkb' (2#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r_lineBufbkb.v:54]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_fadd_32fYi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fadd_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_ap_fadd_3_full_dsp_32' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_3_full_dsp_32/synth/hipaccRun_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_3_full_dsp_32/synth/hipaccRun_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_ap_fadd_3_full_dsp_32' (20#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fadd_3_full_dsp_32/synth/hipaccRun_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_fadd_32fYi' (21#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fadd_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_fmul_32g8j' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_ap_fmul_2_max_dsp_32' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_ap_fmul_2_max_dsp_32' (29#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/synth/hipaccRun_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_fmul_32g8j' (30#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'hipaccRun_mux_53_hbi' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_hbi.v:11]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun_mux_53_hbi' (31#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_mux_53_hbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:8260]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7011]
WARNING: [Synth 8-6014] Unused sequential element in_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7435]
WARNING: [Synth 8-6014] Unused sequential element out_s_V_blk_n_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7547]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7597]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state135_pp0_stage0_iter133_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7685]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_pp0_stage0_iter1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7745]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_344_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2687]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_348_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2702]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_352_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2717]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_356_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2732]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_360_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2747]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_364_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2762]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_368_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2777]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_372_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2792]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_376_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2807]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_380_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2822]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_384_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2837]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_388_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2852]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_392_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2867]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_396_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2882]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_400_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2897]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_404_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2912]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_408_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2927]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_412_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2942]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_416_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2957]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_420_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2972]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_424_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2987]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_428_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3002]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_432_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3017]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_436_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3032]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_440_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3047]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_445_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3062]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_450_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3077]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_455_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3092]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_460_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3107]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_465_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3122]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_470_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3137]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_475_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3152]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_480_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3167]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_485_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3182]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_490_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3197]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_495_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3212]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_500_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3227]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_505_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3242]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_510_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3257]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_515_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3272]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_520_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3287]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_525_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3302]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_530_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3317]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_535_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3332]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_540_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3347]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_545_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3362]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_550_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3377]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_555_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3392]
WARNING: [Synth 8-6014] Unused sequential element grp_fu_560_ce_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3407]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2621]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2624]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2625]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2637]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2640]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2641]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce0_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2653]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_ce1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2656]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_we1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2657]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7605]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_reg_2256_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:6688]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2462_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:6701]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2323_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:6734]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_reg_2256_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7964]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2323_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7966]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2462_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7934]
INFO: [Synth 8-256] done synthesizing module 'process_r' (32#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:10]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:188]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call2_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ccGaussianFilterGKer' (33#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/ccGaussianFilterGKer.v:10]
INFO: [Synth 8-256] done synthesizing module 'hipaccRun' (34#1) [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1364.449 ; gain = 239.258 ; free physical = 5782 ; free virtual = 39211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1364.449 ; gain = 239.258 ; free physical = 5803 ; free virtual = 39232
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2750 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  FDE => FDRE: 75 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1882.613 ; gain = 20.000 ; free physical = 5301 ; free virtual = 38730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.863 ; gain = 757.672 ; free physical = 5591 ; free virtual = 39020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.863 ; gain = 757.672 ; free physical = 5591 ; free virtual = 39020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U15/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U16/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U17/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U18/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U19/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U20/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U21/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U23/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U24/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U6/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U7/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U8/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U9/hipaccRun_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U26/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U27/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U28/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U29/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U30/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U31/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U32/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U33/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U34/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U35/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U36/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U37/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U38/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U39/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U40/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U41/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U42/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U43/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U44/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U45/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U46/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U47/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U48/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U49/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fmul_32g8j_U50/hipaccRun_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1882.863 ; gain = 757.672 ; free physical = 5516 ; free virtual = 38945
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'lineBuff_1_addr_reg_2388_reg[9:0]' into 'lineBuff_0_addr_reg_2424_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2623]
INFO: [Synth 8-4471] merging register 'lineBuff_2_addr_reg_2418_reg[9:0]' into 'lineBuff_0_addr_reg_2424_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2639]
INFO: [Synth 8-4471] merging register 'lineBuff_3_addr_reg_2406_reg[9:0]' into 'lineBuff_0_addr_reg_2424_reg[9:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2655]
INFO: [Synth 8-4471] merging register 'win_tmp_0_4_1_fu_214_reg[31:0]' into 'win_tmp_0_3_fu_174_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3446]
INFO: [Synth 8-4471] merging register 'win_tmp_1_4_1_fu_210_reg[31:0]' into 'win_tmp_1_3_fu_178_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3426]
INFO: [Synth 8-4471] merging register 'win_tmp_2_4_1_fu_206_reg[31:0]' into 'win_tmp_2_3_fu_182_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3466]
INFO: [Synth 8-4471] merging register 'win_tmp_3_4_1_fu_202_reg[31:0]' into 'win_tmp_3_3_fu_186_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3486]
INFO: [Synth 8-4471] merging register 'win_tmp_4_4_1_fu_198_reg[31:0]' into 'win_tmp_4_3_fu_190_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3506]
INFO: [Synth 8-4471] merging register 'phitmp4_mid1_reg_2323_reg[0:0]' into 'phitmp4_reg_2256_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7966]
INFO: [Synth 8-4471] merging register 'phitmp2_reg_2462_reg[0:0]' into 'phitmp4_reg_2256_reg[0:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7934]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_1_addr_reg_2388_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2623]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_2_addr_reg_2418_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2639]
WARNING: [Synth 8-6014] Unused sequential element lineBuff_3_addr_reg_2406_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:2655]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_0_4_1_fu_214_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3446]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_1_4_1_fu_210_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3426]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_2_4_1_fu_206_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3466]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_3_4_1_fu_202_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3486]
WARNING: [Synth 8-6014] Unused sequential element win_tmp_4_4_1_fu_198_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:3506]
WARNING: [Synth 8-6014] Unused sequential element phitmp4_mid1_reg_2323_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7966]
WARNING: [Synth 8-6014] Unused sequential element phitmp2_reg_2462_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:7934]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_699_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_711_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp2_fu_637_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_64_3_4_fu_687_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp7_fu_1090_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "phitmp1_fu_1124_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_902_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_mid1_fu_1015_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_908_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp22_mid1_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_914_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_mid1_fu_1041_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_57_0_3_fu_1118_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp5_fu_965_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp8_fu_1379_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1412_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_1418_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1424_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp4_fu_765_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "phitmp5_fu_693_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phitmp5_mid1_fu_825_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_64_3_4_mid1_fu_819_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_306_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/process_r.v:4985]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1882.863 ; gain = 757.672 ; free physical = 5542 ; free virtual = 38971
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fadd_3_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'hipaccRun_ap_fadd_3_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'hipaccRun_ap_fmul_2_max_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     33750|
|2     |process_r__GB1            |           1|     11487|
|3     |process_r__GB2            |           1|     11589|
|4     |process_r__GB3            |           1|     15490|
|5     |process_r__GB4            |           1|     23699|
|6     |ccGaussianFilterGKer__GC0 |           1|        23|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ccGaussianFilterGKer_U0i_5/ap_done_reg_reg)
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U29/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U27/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U30/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U26/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U36/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U28/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U39/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U37/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fadd_32fYi_U1/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U28/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U38/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U27/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U27/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hipaccRun_fmul_32g8j_U27/din1_buf1_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U35/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U41/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U31/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[26]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[27]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[28]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[29]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[30]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U32/din1_buf1_reg[31]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[0]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[1]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[2]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[3]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[4]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[5]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[6]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[7]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[8]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[9]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[10]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[11]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[12]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[13]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[14]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[15]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[16]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[17]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[18]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[19]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[20]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[21]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[22]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[23]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[24]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'hipaccRun_fmul_32g8j_U33/din1_buf1_reg[25]' (FDE) to 'hipaccRun_fmul_32g8j_U46/din1_buf1_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.srcs/sources_1/ip/hipaccRun_ap_fmul_2_max_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'hipaccRun_fmul_32g8j_U47/din1_buf1_reg[31:0]' into 'hipaccRun_fmul_32g8j_U49/din1_buf1_reg[31:0]' [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun_fmul_32g8j.v:54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 1886.535 ; gain = 761.344 ; free physical = 3602 ; free virtual = 37037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     32047|
|2     |process_r__GB1            |           1|     11272|
|3     |process_r__GB2            |           1|     10929|
|4     |process_r__GB3            |           1|     14947|
|5     |process_r__GB4            |           1|     22855|
|6     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1886.535 ; gain = 761.344 ; free physical = 3346 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:24 . Memory (MB): peak = 1897.629 ; gain = 772.438 ; free physical = 3235 ; free virtual = 36669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |process_r__GB0            |           1|     32047|
|2     |process_r__GB1            |           1|     11272|
|3     |process_r__GB2            |           1|     10929|
|4     |process_r__GB3            |           1|     14947|
|5     |process_r__GB4            |           1|     22855|
|6     |ccGaussianFilterGKer__GC0 |           1|        20|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance grp_process_r_fu_18i_0/ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_1_U/process_r_lineBufbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_process_r_fu_18i_0/ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_2_U/process_r_lineBufbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_process_r_fu_18i_0/ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:44 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2514 ; free virtual = 35952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |process_r__GB0 |           1|     23556|
|2     |process_r__GB1 |           1|      9456|
|3     |process_r__GB2 |           1|      8217|
|4     |process_r__GB3 |           1|     11965|
|5     |process_r__GB4 |           1|     19681|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_1_U/process_r_lineBufbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_2_U/process_r_lineBufbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ccGaussianFilterGKer_U0/grp_process_r_fu_18/lineBuff_3_U/process_r_lineBufbkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2554 ; free virtual = 35992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:50 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2554 ; free virtual = 35992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2500 ; free virtual = 35938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2500 ; free virtual = 35938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:55 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2499 ; free virtual = 35937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:55 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2499 ; free virtual = 35937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    81|
|2     |DSP48E1    |    25|
|3     |DSP48E1_1  |    25|
|4     |DSP48E1_2  |    25|
|5     |DSP48E1_3  |    25|
|6     |DSP48E1_4  |    25|
|7     |LUT1       |   124|
|8     |LUT2       |  1069|
|9     |LUT3       |  3037|
|10    |LUT4       |  1952|
|11    |LUT5       |  2386|
|12    |LUT6       |  2545|
|13    |MUXCY      |  1850|
|14    |MUXF7      |    32|
|15    |RAMB36E1   |     3|
|16    |RAMB36E1_1 |     1|
|17    |SRL16E     |   122|
|18    |SRLC32E    |  1796|
|19    |XORCY      |   625|
|20    |FDE        |    75|
|21    |FDRE       |  9909|
|22    |FDSE       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:55 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 2499 ; free virtual = 35937
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 543 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:47 . Memory (MB): peak = 1918.566 ; gain = 274.961 ; free physical = 5296 ; free virtual = 38734
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:59 . Memory (MB): peak = 1918.566 ; gain = 793.375 ; free physical = 5305 ; free virtual = 38733
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 575 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 500 instances
  FDE => FDRE: 75 instances

426 Infos, 293 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:06 . Memory (MB): peak = 1920.906 ; gain = 808.543 ; free physical = 5311 ; free virtual = 38739
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/synth_1/hipaccRun.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1926.672 ; gain = 0.000 ; free physical = 5302 ; free virtual = 38737
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 18:08:30 2018...
[Sat Apr 14 18:08:33 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:02:22 . Memory (MB): peak = 1221.270 ; gain = 7.770 ; free physical = 6048 ; free virtual = 39481
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1582.305 ; gain = 361.035 ; free physical = 5708 ; free virtual = 39142
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1582.305 ; gain = 0.000 ; free physical = 5706 ; free virtual = 39140
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2122.855 ; gain = 540.551 ; free physical = 5253 ; free virtual = 38686
[Sat Apr 14 18:08:53 2018] Launched impl_1...
Run output will be captured here: /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sat Apr 14 18:08:53 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hipaccRun.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hipaccRun.tcl -notrace

error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory
error reading package index file /local/eda/xilinx/vivado/2017.2/tps/tcl/tcl8.5/pkgIndex.tcl: couldn't read file "/usr/local/eda/xilinx/vivado/tincr/tincr/pkgIndex.tcl": no such file or directory

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hipaccRun.tcl -notrace
Command: open_checkpoint /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1077.348 ; gain = 0.000 ; free physical = 5102 ; free virtual = 38543
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-20412-codesign89/dcp3/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-20412-codesign89/dcp3/hipaccRun.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1484.852 ; gain = 407.504 ; free physical = 4718 ; free virtual = 38159
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1511.883 ; gain = 27.031 ; free physical = 4709 ; free virtual = 38150
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 25 inverter(s) to 425 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eebc3088

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2029.402 ; gain = 14.027 ; free physical = 4327 ; free virtual = 37768
INFO: [Opt 31-389] Phase Retarget created 288 cells and removed 335 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14358c3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.402 ; gain = 14.027 ; free physical = 4316 ; free virtual = 37756
INFO: [Opt 31-389] Phase Constant propagation created 822 cells and removed 1385 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b065bfd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2029.402 ; gain = 14.027 ; free physical = 4313 ; free virtual = 37753
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 251 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b065bfd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.402 ; gain = 14.027 ; free physical = 4313 ; free virtual = 37754
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b065bfd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.402 ; gain = 14.027 ; free physical = 4313 ; free virtual = 37754
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2029.402 ; gain = 0.000 ; free physical = 4313 ; free virtual = 37754
Ending Logic Optimization Task | Checksum: b065bfd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.402 ; gain = 14.027 ; free physical = 4313 ; free virtual = 37753

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1b24b9fef

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2211.551 ; gain = 0.000 ; free physical = 4283 ; free virtual = 37723
Ending Power Optimization Task | Checksum: 1b24b9fef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2211.551 ; gain = 182.148 ; free physical = 4293 ; free virtual = 37734
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2211.551 ; gain = 726.699 ; free physical = 4293 ; free virtual = 37734
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_opt.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U10/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U11/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U12/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U13/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U14/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U15/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U16/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U17/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U18/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U19/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U2/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U20/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U21/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U23/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U24/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U25/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U3/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U4/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U5/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U6/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U7/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U8/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U9/hipaccRun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 25 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4243 ; free virtual = 37691
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c7d25367

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4243 ; free virtual = 37691
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4279 ; free virtual = 37727

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a728ccb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4239 ; free virtual = 37686

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 146f92319

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4209 ; free virtual = 37656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 146f92319

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4209 ; free virtual = 37656
Phase 1 Placer Initialization | Checksum: 146f92319

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2211.555 ; gain = 0.000 ; free physical = 4209 ; free virtual = 37656

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14e4b2ae2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4180 ; free virtual = 37628

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14e4b2ae2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4180 ; free virtual = 37628

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2d875af

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4176 ; free virtual = 37623

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aa8d7401

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4175 ; free virtual = 37623

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20c575925

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4175 ; free virtual = 37623

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b6901ee0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4175 ; free virtual = 37623

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 198bdc157

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4164 ; free virtual = 37612

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dcba3c23

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4164 ; free virtual = 37612

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dcba3c23

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4164 ; free virtual = 37612
Phase 3 Detail Placement | Checksum: 1dcba3c23

Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4164 ; free virtual = 37612

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d9df31c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net ccGaussianFilterGKer_U0/grp_process_r_fu_18/hipaccRun_fadd_32fYi_U22/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d9df31c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4159 ; free virtual = 37607
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.132. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13e6e8bd5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4159 ; free virtual = 37607
Phase 4.1 Post Commit Optimization | Checksum: 13e6e8bd5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4159 ; free virtual = 37607

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e6e8bd5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4161 ; free virtual = 37608

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e6e8bd5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4161 ; free virtual = 37608

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14f973f29

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4161 ; free virtual = 37608
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14f973f29

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4161 ; free virtual = 37608
Ending Placer Task | Checksum: 14ea77834

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4176 ; free virtual = 37624
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2219.566 ; gain = 8.012 ; free physical = 4182 ; free virtual = 37630
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.566 ; gain = 0.000 ; free physical = 4142 ; free virtual = 37619
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2219.570 ; gain = 0.000 ; free physical = 4161 ; free virtual = 37618
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2219.570 ; gain = 0.000 ; free physical = 4169 ; free virtual = 37626
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2219.570 ; gain = 0.000 ; free physical = 4154 ; free virtual = 37610
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2219.570 ; gain = 0.000 ; free physical = 4068 ; free virtual = 37555
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d251e7ca ConstDB: 0 ShapeSum: 7c55906a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmOut0_V_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmOut0_V_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_strmIN_V_dout[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_strmIN_V_dout[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1bf4a763c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.238 ; gain = 27.668 ; free physical = 4003 ; free virtual = 37470

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bf4a763c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.242 ; gain = 27.672 ; free physical = 4004 ; free virtual = 37471

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bf4a763c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2276.238 ; gain = 56.668 ; free physical = 3974 ; free virtual = 37441

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bf4a763c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2276.238 ; gain = 56.668 ; free physical = 3974 ; free virtual = 37441
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 177c4dea4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2319.039 ; gain = 99.469 ; free physical = 3947 ; free virtual = 37414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.101  | TNS=0.000  | WHS=-0.207 | THS=-182.267|

Phase 2 Router Initialization | Checksum: 186a55562

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2319.039 ; gain = 99.469 ; free physical = 3946 ; free virtual = 37413

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7296b551

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3939 ; free virtual = 37406

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1492
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.937  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18daa214b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.937  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f53aca53

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403
Phase 4 Rip-up And Reroute | Checksum: 1f53aca53

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f53aca53

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f53aca53

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403
Phase 5 Delay and Skew Optimization | Checksum: 1f53aca53

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2107643c6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.052  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28af2db01

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403
Phase 6 Post Hold Fix | Checksum: 28af2db01

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.61826 %
  Global Horizontal Routing Utilization  = 6.61494 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22468758b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3935 ; free virtual = 37402

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22468758b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3935 ; free virtual = 37402

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 200ae7d41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3934 ; free virtual = 37401

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.052  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 200ae7d41

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3936 ; free virtual = 37403
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2351.953 ; gain = 132.383 ; free physical = 3982 ; free virtual = 37449

Routing Is Done.
89 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2351.957 ; gain = 132.387 ; free physical = 3982 ; free virtual = 37449
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2351.957 ; gain = 0.000 ; free physical = 3933 ; free virtual = 37439
INFO: [Common 17-1381] The checkpoint '/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_routed.dcp' has been generated.
Command: report_drc -file hipaccRun_drc_routed.rpt -pb hipaccRun_drc_routed.pb -rpx hipaccRun_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file hipaccRun_methodology_drc_routed.rpt -rpx hipaccRun_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/project.runs/impl_1/hipaccRun_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file hipaccRun_power_routed.rpt -pb hipaccRun_power_summary_routed.pb -rpx hipaccRun_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 18:10:52 2018...
[Sat Apr 14 18:10:56 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:02:02 . Memory (MB): peak = 2149.867 ; gain = 7.996 ; free physical = 5204 ; free virtual = 38696
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-19892-codesign89/dcp4/hipaccRun.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/hipaccRun.xdc:2]
Finished Parsing XDC File [/scratch-local/action/saarland/temp_repos/hipacc_generated_codes/vivado_gen/gauss_1024_float_mirror_v1/hipacc_project/solution1/impl/verilog/.Xil/Vivado-19892-codesign89/dcp4/hipaccRun.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2327.766 ; gain = 28.844 ; free physical = 4973 ; free virtual = 38508
Restored from archive | CPU: 0.860000 secs | Memory: 25.153038 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2327.766 ; gain = 28.844 ; free physical = 4973 ; free virtual = 38508
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  SRLC32E => SRL16E: 288 instances

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2507.785 ; gain = 0.000 ; free physical = 4928 ; free virtual = 38420


Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 18:11:03 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         3970
LUT:          10641
FF:            9776
DSP:            125
BRAM:             8
SRL:           1870
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.120
CP achieved post-implementation:    8.947
Timing met
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 18:11:03 2018...
INFO: [HLS 200-112] Total elapsed time: 380.59 seconds; peak allocated memory: 800.854 MB.
