
*** Running vivado
    with args -log unidad_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source unidad_control.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source unidad_control.tcl -notrace
Command: synth_design -top unidad_control -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5004
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'unidad_control' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:14]
INFO: [Synth 8-3491] module 'MFunCode' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/MFunCode.vhd:6' bound to instance 'MFC' of component 'MFunCode' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:97]
INFO: [Synth 8-638] synthesizing module 'MFunCode' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/MFunCode.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MFunCode' (1#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/MFunCode.vhd:14]
INFO: [Synth 8-3491] module 'MOpCode' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/MOpCode.vhd:6' bound to instance 'MOC' of component 'MOpCode' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:104]
INFO: [Synth 8-638] synthesizing module 'MOpCode' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/MOpCode.vhd:14]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MOpCode' (2#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/MOpCode.vhd:14]
INFO: [Synth 8-3491] module 'condicion' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/condicion.vhd:4' bound to instance 'COND' of component 'condicion' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:111]
INFO: [Synth 8-638] synthesizing module 'condicion' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/condicion.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'condicion' (3#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/condicion.vhd:16]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/control.vhd:4' bound to instance 'CONTR' of component 'control' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:123]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/control.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/control.vhd:13]
INFO: [Synth 8-3491] module 'decodificador' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/decodificador.vhd:5' bound to instance 'DECO' of component 'decodificador' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:146]
INFO: [Synth 8-638] synthesizing module 'decodificador' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/decodificador.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'decodificador' (5#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/decodificador.vhd:18]
INFO: [Synth 8-3491] module 'mux5bits' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/mux5bits.vhd:4' bound to instance 'MUX5' of component 'mux5bits' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:159]
INFO: [Synth 8-638] synthesizing module 'mux5bits' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/mux5bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux5bits' (6#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/mux5bits.vhd:12]
INFO: [Synth 8-3491] module 'mux20bits' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/mux20bits.vhd:4' bound to instance 'MUX20' of component 'mux20bits' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:167]
INFO: [Synth 8-638] synthesizing module 'mux20bits' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/mux20bits.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux20bits' (7#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/mux20bits.vhd:13]
INFO: [Synth 8-3491] module 'nivel' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/nivel.vhd:4' bound to instance 'NIV' of component 'nivel' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:176]
INFO: [Synth 8-638] synthesizing module 'nivel' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/nivel.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'nivel' (8#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/nivel.vhd:10]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/registro.vhd:4' bound to instance 'REG' of component 'registro' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:184]
INFO: [Synth 8-638] synthesizing module 'registro' [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/registro.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'registro' (9#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/registro.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'unidad_control' (10#1) [C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.srcs/sources_1/new/unidad_control.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |     2|
|5     |LUT4 |     3|
|6     |LUT5 |     9|
|7     |LUT6 |    25|
|8     |FDCE |     4|
|9     |IBUF |    14|
|10    |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    82|
|2     |  NIV    |nivel    |    12|
|3     |  REG    |registro |     8|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 1009.207 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1009.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 1009.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ERNESTO/Documents/DANIEL/IPN/ESCOM/Quinto_Semestre/ARQUI/UnidadDeControl/UnidadDeControl.runs/synth_1/unidad_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file unidad_control_utilization_synth.rpt -pb unidad_control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 16:54:39 2021...
