Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:33:05 2022
****************************************


  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          3.9507                     2.0464 &   4.0464 r
  la_data_in[31] (net)                                   2   0.3491 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0464 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8611   3.9620   0.9500  -1.5960  -1.5484 &   2.4980 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   0.9500            0.0061 &   2.5041 r
  mprj/buf_i[159] (net)                                  1   0.0081 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1068   0.9500   0.0000   0.0001 &   2.5042 r
  data arrival time                                                                                                  2.5042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1390   1.0500   0.0000   1.6661 &   3.4253 r
  clock reconvergence pessimism                                                                           0.0000     3.4253
  clock uncertainty                                                                                       0.1000     3.5253
  library hold time                                                                     1.0000            0.1180     3.6433
  data required time                                                                                                 3.6433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6433
  data arrival time                                                                                                 -2.5042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1631 
  total derate : arrival time                                                                             0.0868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (VIOLATED)                                                               -1.1391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8891 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             3.9310                     2.0178 &   4.0178 r
  la_oenb[43] (net)                                      2   0.3462 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0178 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7195   3.9453   0.9500  -1.5009  -1.4321 &   2.5857 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1339   0.9500            0.0332 &   2.6189 r
  mprj/buf_i[107] (net)                                  2   0.0314 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0670   0.1339   0.9500  -0.0321  -0.0331 &   2.5858 r
  data arrival time                                                                                                  2.5858

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6542 &   3.4133 r
  clock reconvergence pessimism                                                                           0.0000     3.4133
  clock uncertainty                                                                                       0.1000     3.5133
  library hold time                                                                     1.0000            0.1148     3.6281
  data required time                                                                                                 3.6281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6281
  data arrival time                                                                                                 -2.5858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (VIOLATED)                                                               -1.0424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7939 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             3.4183                     1.7844 &   3.7844 r
  la_oenb[24] (net)                                      2   0.3025 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7844 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0787   3.4250   0.9500  -1.2089  -1.1753 &   2.6092 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1021   0.9500            0.0338 &   2.6430 r
  mprj/buf_i[88] (net)                                   2   0.0102 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0117   0.1021   0.9500  -0.0050  -0.0052 &   2.6378 r
  data arrival time                                                                                                  2.6378

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1387   1.0500   0.0000   1.6704 &   3.4296 r
  clock reconvergence pessimism                                                                           0.0000     3.4296
  clock uncertainty                                                                                       0.1000     3.5296
  library hold time                                                                     1.0000            0.1188     3.6484
  data required time                                                                                                 3.6484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6484
  data arrival time                                                                                                 -2.6378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1633 
  total derate : arrival time                                                                             0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2307 

  slack (with derating applied) (VIOLATED)                                                               -1.0106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7798 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             3.3215                     1.7325 &   3.7325 r
  la_oenb[22] (net)                                      2   0.2937 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7325 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0213   3.3283   0.9500  -1.1568  -1.1231 &   2.6094 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1173   0.9500            0.0536 &   2.6629 r
  mprj/buf_i[86] (net)                                   2   0.0244 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0337   0.1173   0.9500  -0.0164  -0.0167 &   2.6462 r
  data arrival time                                                                                                  2.6462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1384   1.0500   0.0000   1.6750 &   3.4341 r
  clock reconvergence pessimism                                                                           0.0000     3.4341
  clock uncertainty                                                                                       0.1000     3.5341
  library hold time                                                                     1.0000            0.1167     3.6508
  data required time                                                                                                 3.6508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6508
  data arrival time                                                                                                 -2.6462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1635 
  total derate : arrival time                                                                             0.0663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (VIOLATED)                                                               -1.0047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7748 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          3.4566                     1.8027 &   3.8027 r
  la_data_in[24] (net)                                   2   0.3058 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8027 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1311   3.4637   0.9500  -1.2266  -1.1921 &   2.6106 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1067   0.9500            0.0362 &   2.6468 r
  mprj/buf_i[152] (net)                                  2   0.0131 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1067   0.9500   0.0000   0.0002 &   2.6470 r
  data arrival time                                                                                                  2.6470

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1389   1.0500   0.0000   1.6677 &   3.4269 r
  clock reconvergence pessimism                                                                           0.0000     3.4269
  clock uncertainty                                                                                       0.1000     3.5269
  library hold time                                                                     1.0000            0.1181     3.6449
  data required time                                                                                                 3.6449
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6449
  data arrival time                                                                                                 -2.6470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1632 
  total derate : arrival time                                                                             0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2315 

  slack (with derating applied) (VIOLATED)                                                               -0.9979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7665 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          3.4332                     1.7887 &   3.7887 r
  la_data_in[25] (net)                                   2   0.3036 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7887 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0759   3.4406   0.9500  -1.1911  -1.1541 &   2.6346 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1033   0.9500            0.0341 &   2.6687 r
  mprj/buf_i[153] (net)                                  2   0.0109 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0279   0.1033   0.9500  -0.0127  -0.0132 &   2.6555 r
  data arrival time                                                                                                  2.6555

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1385   1.0500   0.0000   1.6739 &   3.4330 r
  clock reconvergence pessimism                                                                           0.0000     3.4330
  clock uncertainty                                                                                       0.1000     3.5330
  library hold time                                                                     1.0000            0.1186     3.6516
  data required time                                                                                                 3.6516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6516
  data arrival time                                                                                                 -2.6555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9962

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1635 
  total derate : arrival time                                                                             0.0671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2305 

  slack (with derating applied) (VIOLATED)                                                               -0.9962 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7656 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             3.3203                     1.7320 &   3.7320 r
  la_oenb[23] (net)                                      2   0.2936 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7320 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9954   3.3270   0.9500  -1.1541  -1.1205 &   2.6116 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1106   0.9500            0.0478 &   2.6593 r
  mprj/buf_i[87] (net)                                   2   0.0183 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1106   0.9500   0.0000   0.0003 &   2.6596 r
  data arrival time                                                                                                  2.6596

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1389   1.0500   0.0000   1.6686 &   3.4277 r
  clock reconvergence pessimism                                                                           0.0000     3.4277
  clock uncertainty                                                                                       0.1000     3.5277
  library hold time                                                                     1.0000            0.1175     3.6453
  data required time                                                                                                 3.6453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6453
  data arrival time                                                                                                 -2.6596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1632 
  total derate : arrival time                                                                             0.0650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (VIOLATED)                                                               -0.9857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7574 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          3.5953                     1.8740 &   3.8740 r
  la_data_in[34] (net)                                   2   0.3181 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8740 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1472   3.6030   0.9500  -1.2509  -1.2091 &   2.6649 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1074   0.9500            0.0285 &   2.6935 r
  mprj/buf_i[162] (net)                                  2   0.0122 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1074   0.9500   0.0000   0.0001 &   2.6936 r
  data arrival time                                                                                                  2.6936

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1393   1.0500   0.0000   1.6597 &   3.4188 r
  clock reconvergence pessimism                                                                           0.0000     3.4188
  clock uncertainty                                                                                       0.1000     3.5188
  library hold time                                                                     1.0000            0.1179     3.6368
  data required time                                                                                                 3.6368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6368
  data arrival time                                                                                                 -2.6936
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (VIOLATED)                                                               -0.9432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7108 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             2.4883                     1.3031 &   3.3031 r
  la_oenb[15] (net)                                      2   0.2179 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3031 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4928   2.4939   0.9500  -0.8465  -0.8203 &   2.4828 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0978   0.9500            0.0844 &   2.5673 r
  mprj/buf_i[79] (net)                                   2   0.0175 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0125   0.0978   0.9500  -0.0031  -0.0031 &   2.5642 r
  data arrival time                                                                                                  2.5642

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1304   1.0500   0.0000   1.5067 &   3.2658 r
  clock reconvergence pessimism                                                                           0.0000     3.2658
  clock uncertainty                                                                                       0.1000     3.3658
  library hold time                                                                     1.0000            0.1193     3.4851
  data required time                                                                                                 3.4851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4851
  data arrival time                                                                                                 -2.5642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2061 

  slack (with derating applied) (VIOLATED)                                                               -0.9209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7148 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             3.3936                     1.7725 &   3.7725 r
  la_oenb[27] (net)                                      2   0.3003 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7725 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1262   3.4003   0.9500  -1.2605  -1.2308 &   2.5416 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1113   0.9500            0.0442 &   2.5858 r
  mprj/buf_i[91] (net)                                   2   0.0180 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0570   0.1113   0.9500  -0.0259  -0.0270 &   2.5588 r
  data arrival time                                                                                                  2.5588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1307   1.0500   0.0000   1.4939 &   3.2530 r
  clock reconvergence pessimism                                                                           0.0000     3.2530
  clock uncertainty                                                                                       0.1000     3.3530
  library hold time                                                                     1.0000            0.1174     3.4704
  data required time                                                                                                 3.4704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4704
  data arrival time                                                                                                 -2.5588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1549 
  total derate : arrival time                                                                             0.0715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2264 

  slack (with derating applied) (VIOLATED)                                                               -0.9116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6852 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.6364                     0.3465 &   2.3465 f
  io_in[19] (net)                                        2   0.0912 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.3465 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.6377   0.9500   0.0000   0.0159 &   2.3624 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0873   0.9500            0.2704 &   2.6328 f
  mprj/buf_i[211] (net)                                  2   0.0422 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0875   0.9500   0.0000   0.0024 &   2.6352 f
  data arrival time                                                                                                  2.6352

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5247 &   3.2839 r
  clock reconvergence pessimism                                                                           0.0000     3.2839
  clock uncertainty                                                                                       0.1000     3.3839
  library hold time                                                                     1.0000            0.1605     3.5444
  data required time                                                                                                 3.5444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5444
  data arrival time                                                                                                 -2.6352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1564 
  total derate : arrival time                                                                             0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (VIOLATED)                                                               -0.9092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7376 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             3.2531                     1.7061 &   3.7061 r
  la_oenb[20] (net)                                      2   0.2860 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7061 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0638   3.2594   0.9500  -1.1847  -1.1574 &   2.5487 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1091   0.9500            0.0503 &   2.5989 r
  mprj/buf_i[84] (net)                                   2   0.0178 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0441   0.1091   0.9500  -0.0202  -0.0210 &   2.5780 r
  data arrival time                                                                                                  2.5780

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1305   1.0500   0.0000   1.5056 &   3.2648 r
  clock reconvergence pessimism                                                                           0.0000     3.2648
  clock uncertainty                                                                                       0.1000     3.3648
  library hold time                                                                     1.0000            0.1177     3.4825
  data required time                                                                                                 3.4825
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4825
  data arrival time                                                                                                 -2.5780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2229 

  slack (with derating applied) (VIOLATED)                                                               -0.9045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6816 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          3.2679                     1.7178 &   3.7178 r
  la_data_in[21] (net)                                   2   0.2877 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7178 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0760   3.2734   0.9500  -1.1914  -1.1675 &   2.5503 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1079   0.9500            0.0484 &   2.5987 r
  mprj/buf_i[149] (net)                                  2   0.0165 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0298   0.1079   0.9500  -0.0135  -0.0140 &   2.5847 r
  data arrival time                                                                                                  2.5847

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1306   1.0500   0.0000   1.5012 &   3.2603 r
  clock reconvergence pessimism                                                                           0.0000     3.2603
  clock uncertainty                                                                                       0.1000     3.3603
  library hold time                                                                     1.0000            0.1179     3.4782
  data required time                                                                                                 3.4782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4782
  data arrival time                                                                                                 -2.5847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2225 

  slack (with derating applied) (VIOLATED)                                                               -0.8935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6710 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          3.3061                     1.6993 &   3.6993 r
  la_data_in[35] (net)                                   2   0.2909 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6993 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7512   3.3174   0.9500  -1.0170  -0.9543 &   2.7449 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0984   0.9500            0.0365 &   2.7815 r
  mprj/buf_i[163] (net)                                  2   0.0086 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0984   0.9500   0.0000   0.0001 &   2.7815 r
  data arrival time                                                                                                  2.7815

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1393   1.0500   0.0000   1.6597 &   3.4188 r
  clock reconvergence pessimism                                                                           0.0000     3.4188
  clock uncertainty                                                                                       0.1000     3.5188
  library hold time                                                                     1.0000            0.1192     3.6380
  data required time                                                                                                 3.6380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6380
  data arrival time                                                                                                 -2.7815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2216 

  slack (with derating applied) (VIOLATED)                                                               -0.8565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6349 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             3.3972                     1.7865 &   3.7865 r
  la_oenb[21] (net)                                      2   0.2992 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7865 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0841   3.4027   0.9500  -1.2050  -1.1790 &   2.6075 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1074   0.9500            0.0406 &   2.6481 r
  mprj/buf_i[85] (net)                                   2   0.0144 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0344   0.1074   0.9500  -0.0163  -0.0170 &   2.6311 r
  data arrival time                                                                                                  2.6311

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1306   1.0500   0.0000   1.5019 &   3.2610 r
  clock reconvergence pessimism                                                                           0.0000     3.2610
  clock uncertainty                                                                                       0.1000     3.3610
  library hold time                                                                     1.0000            0.1179     3.4790
  data required time                                                                                                 3.4790
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4790
  data arrival time                                                                                                 -2.6311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2230 

  slack (with derating applied) (VIOLATED)                                                               -0.8478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6248 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             3.5426                     1.8415 &   3.8415 r
  la_oenb[13] (net)                                      2   0.3131 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8415 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2967   3.5510   0.9500  -1.2846  -1.2437 &   2.5978 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1195   0.9500            0.0428 &   2.6406 r
  mprj/buf_i[77] (net)                                   2   0.0235 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0129   0.1195   0.9500  -0.0067  -0.0067 &   2.6339 r
  data arrival time                                                                                                  2.6339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1306   1.0500   0.0000   1.5013 &   3.2604 r
  clock reconvergence pessimism                                                                           0.0000     3.2604
  clock uncertainty                                                                                       0.1000     3.3604
  library hold time                                                                     1.0000            0.1165     3.4769
  data required time                                                                                                 3.4769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4769
  data arrival time                                                                                                 -2.6339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2276 

  slack (with derating applied) (VIOLATED)                                                               -0.8430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6154 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           4.3686                     2.2398 &   4.2398 r
  la_data_in[3] (net)                                    2   0.3850 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2398 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2623   4.3859   0.9500  -1.7905  -1.7161 &   2.5236 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1181   0.9500           -0.0083 &   2.5153 r
  mprj/buf_i[131] (net)                                  2   0.0119 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1181   0.9500   0.0000   0.0001 &   2.5154 r
  data arrival time                                                                                                  2.5154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1019   1.0500   0.0000   1.3211 &   3.0802 r
  clock reconvergence pessimism                                                                           0.0000     3.0802
  clock uncertainty                                                                                       0.1000     3.1802
  library hold time                                                                     1.0000            0.1166     3.2969
  data required time                                                                                                 3.2969
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2969
  data arrival time                                                                                                 -2.5154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2452 

  slack (with derating applied) (VIOLATED)                                                               -0.7814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5362 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               0.8099                     0.4338 &   2.4338 f
  io_in[20] (net)                                        2   0.1168 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4338 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8129   0.9500   0.0000   0.0285 &   2.4622 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0948   0.9500            0.3055 &   2.7677 f
  mprj/buf_i[212] (net)                                  2   0.0434 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0951   0.9500   0.0000   0.0030 &   2.7707 f
  data arrival time                                                                                                  2.7707

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5245 &   3.2837 r
  clock reconvergence pessimism                                                                           0.0000     3.2837
  clock uncertainty                                                                                       0.1000     3.3837
  library hold time                                                                     1.0000            0.1579     3.5416
  data required time                                                                                                 3.5416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5416
  data arrival time                                                                                                 -2.7707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1564 
  total derate : arrival time                                                                             0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1741 

  slack (with derating applied) (VIOLATED)                                                               -0.7709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5968 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               0.8541                     0.4631 &   2.4631 f
  io_in[18] (net)                                        2   0.1238 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4631 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8563   0.9500   0.0000   0.0261 &   2.4891 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0871   0.9500            0.3080 &   2.7972 f
  mprj/buf_i[210] (net)                                  2   0.0349 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0871   0.9500   0.0000   0.0009 &   2.7981 f
  data arrival time                                                                                                  2.7981

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5243 &   3.2834 r
  clock reconvergence pessimism                                                                           0.0000     3.2834
  clock uncertainty                                                                                       0.1000     3.3834
  library hold time                                                                     1.0000            0.1606     3.5441
  data required time                                                                                                 3.5441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5441
  data arrival time                                                                                                 -2.7981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1564 
  total derate : arrival time                                                                             0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1740 

  slack (with derating applied) (VIOLATED)                                                               -0.7460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5720 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          2.2777                     1.1904 &   3.1904 r
  la_data_in[20] (net)                                   2   0.1991 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1904 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9186   2.2831   0.9500  -0.5285  -0.4916 &   2.6989 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0955   0.9500            0.0945 &   2.7933 r
  mprj/buf_i[148] (net)                                  2   0.0181 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0327   0.0955   0.9500  -0.0159  -0.0164 &   2.7769 r
  data arrival time                                                                                                  2.7769

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1305   1.0500   0.0000   1.5056 &   3.2648 r
  clock reconvergence pessimism                                                                           0.0000     3.2648
  clock uncertainty                                                                                       0.1000     3.3648
  library hold time                                                                     1.0000            0.1194     3.4842
  data required time                                                                                                 3.4842
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4842
  data arrival time                                                                                                 -2.7769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1910 

  slack (with derating applied) (VIOLATED)                                                               -0.7073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5163 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             3.8653                     2.0054 &   4.0054 r
  la_oenb[36] (net)                                      2   0.3416 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0054 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8924   3.8754   0.9500  -1.1353  -1.0710 &   2.9344 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1169   0.9500            0.0217 &   2.9561 r
  mprj/buf_i[100] (net)                                  2   0.0168 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0501   0.1169   0.9500  -0.0226  -0.0235 &   2.9326 r
  data arrival time                                                                                                  2.9326

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1392   1.0500   0.0000   1.6614 &   3.4206 r
  clock reconvergence pessimism                                                                           0.0000     3.4206
  clock uncertainty                                                                                       0.1000     3.5206
  library hold time                                                                     1.0000            0.1168     3.6374
  data required time                                                                                                 3.6374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6374
  data arrival time                                                                                                 -2.9326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1629 
  total derate : arrival time                                                                             0.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2283 

  slack (with derating applied) (VIOLATED)                                                               -0.7047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4764 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.1465                     0.6060 &   2.6060 f
  la_oenb[29] (net)                                      2   0.1652 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6060 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0891   1.1554   0.9500  -0.0195   0.0368 &   2.6427 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0812   0.9500            0.3470 &   2.9897 f
  mprj/buf_i[93] (net)                                   2   0.0145 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0181   0.0812   0.9500  -0.0018  -0.0017 &   2.9881 f
  data arrival time                                                                                                  2.9881

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1395   1.0500   0.0000   1.6540 &   3.4131 r
  clock reconvergence pessimism                                                                           0.0000     3.4131
  clock uncertainty                                                                                       0.1000     3.5131
  library hold time                                                                     1.0000            0.1626     3.6758
  data required time                                                                                                 3.6758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6758
  data arrival time                                                                                                 -2.9881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1849 

  slack (with derating applied) (VIOLATED)                                                               -0.6877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5028 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             3.5331                     1.8306 &   3.8306 r
  la_oenb[12] (net)                                      2   0.3118 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8306 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9600   3.5423   0.9500  -1.1103  -1.0562 &   2.7744 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1159   0.9500            0.0401 &   2.8145 r
  mprj/buf_i[76] (net)                                   2   0.0203 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0359   0.1159   0.9500  -0.0171  -0.0176 &   2.7969 r
  data arrival time                                                                                                  2.7969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1304   1.0500   0.0000   1.5070 &   3.2662 r
  clock reconvergence pessimism                                                                           0.0000     3.2662
  clock uncertainty                                                                                       0.1000     3.3662
  library hold time                                                                     1.0000            0.1169     3.4831
  data required time                                                                                                 3.4831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4831
  data arrival time                                                                                                 -2.7969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2198 

  slack (with derating applied) (VIOLATED)                                                               -0.6862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4664 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[16] (in)                                                          1.4174                     0.7496 &   2.7496 f
  la_data_in[16] (net)                                   2   0.2041 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7496 f
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5835   1.4266   0.9500  -0.3442  -0.2928 &   2.4568 f
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0893   0.9500            0.3934 &   2.8502 f
  mprj/buf_i[144] (net)                                  2   0.0153 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0893   0.9500   0.0000   0.0002 &   2.8505 f
  data arrival time                                                                                                  2.8505

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5072 &   3.2663 r
  clock reconvergence pessimism                                                                           0.0000     3.2663
  clock uncertainty                                                                                       0.1000     3.3663
  library hold time                                                                     1.0000            0.1599     3.5263
  data required time                                                                                                 3.5263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5263
  data arrival time                                                                                                 -2.8505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1971 

  slack (with derating applied) (VIOLATED)                                                               -0.6758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4787 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          1.1642                     0.6154 &   2.6154 f
  la_data_in[23] (net)                                   2   0.1677 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6154 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1728   0.9500   0.0000   0.0568 &   2.6722 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0863   0.9500            0.3545 &   3.0267 f
  mprj/buf_i[151] (net)                                  2   0.0205 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0165   0.0863   0.9500  -0.0017  -0.0014 &   3.0253 f
  data arrival time                                                                                                  3.0253

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1384   1.0500   0.0000   1.6747 &   3.4339 r
  clock reconvergence pessimism                                                                           0.0000     3.4339
  clock uncertainty                                                                                       0.1000     3.5339
  library hold time                                                                     1.0000            0.1609     3.6948
  data required time                                                                                                 3.6948
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6948
  data arrival time                                                                                                 -3.0253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1635 
  total derate : arrival time                                                                             0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1853 

  slack (with derating applied) (VIOLATED)                                                               -0.6695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4842 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.2449                     0.6566 &   2.6566 f
  la_oenb[28] (net)                                      2   0.1793 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6566 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1144   1.2549   0.9500  -0.0376   0.0238 &   2.6804 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0772   0.9500            0.3576 &   3.0380 f
  mprj/buf_i[92] (net)                                   1   0.0087 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0158   0.0772   0.9500  -0.0015  -0.0015 &   3.0365 f
  data arrival time                                                                                                  3.0365

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1382   1.0500   0.0000   1.6775 &   3.4366 r
  clock reconvergence pessimism                                                                           0.0000     3.4366
  clock uncertainty                                                                                       0.1000     3.5366
  library hold time                                                                     1.0000            0.1640     3.7006
  data required time                                                                                                 3.7006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7006
  data arrival time                                                                                                 -3.0365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1636 
  total derate : arrival time                                                                             0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1878 

  slack (with derating applied) (VIOLATED)                                                               -0.6641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4763 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          3.2781                     1.6943 &   3.6943 r
  la_data_in[13] (net)                                   2   0.2889 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6943 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6658   3.2876   0.9500  -0.9705  -0.9149 &   2.7794 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1093   0.9500            0.0489 &   2.8283 r
  mprj/buf_i[141] (net)                                  2   0.0176 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0046   0.1093   0.9500  -0.0004  -0.0001 &   2.8282 r
  data arrival time                                                                                                  2.8282

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5070 &   3.2662 r
  clock reconvergence pessimism                                                                           0.0000     3.2662
  clock uncertainty                                                                                       0.1000     3.3662
  library hold time                                                                     1.0000            0.1177     3.4839
  data required time                                                                                                 3.4839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4839
  data arrival time                                                                                                 -2.8282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2121 

  slack (with derating applied) (VIOLATED)                                                               -0.6557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4435 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             2.4917                     1.3047 &   3.3047 r
  la_oenb[19] (net)                                      2   0.2182 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3047 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2280   2.4975   0.9500  -0.6932  -0.6581 &   2.6466 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0908   0.9500            0.0780 &   2.7245 r
  mprj/buf_i[83] (net)                                   2   0.0116 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0165   0.0908   0.9500  -0.0079  -0.0081 &   2.7164 r
  data arrival time                                                                                                  2.7164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1050   1.0500   0.0000   1.3922 &   3.1514 r
  clock reconvergence pessimism                                                                           0.0000     3.1514
  clock uncertainty                                                                                       0.1000     3.2514
  library hold time                                                                     1.0000            0.1196     3.3710
  data required time                                                                                                 3.3710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3710
  data arrival time                                                                                                 -2.7164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1501 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1929 

  slack (with derating applied) (VIOLATED)                                                               -0.6546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4617 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          3.4644                     1.8182 &   3.8182 r
  la_data_in[19] (net)                                   2   0.3049 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8182 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0315   3.4709   0.9500  -1.1750  -1.1405 &   2.6777 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1109   0.9500            0.0397 &   2.7174 r
  mprj/buf_i[147] (net)                                  2   0.0166 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0366   0.1109   0.9500  -0.0171  -0.0177 &   2.6997 r
  data arrival time                                                                                                  2.6997

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0995   1.0500   0.0000   1.3624 &   3.1216 r
  clock reconvergence pessimism                                                                           0.0000     3.1216
  clock uncertainty                                                                                       0.1000     3.2216
  library hold time                                                                     1.0000            0.1175     3.3390
  data required time                                                                                                 3.3390
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3390
  data arrival time                                                                                                 -2.6997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1486 
  total derate : arrival time                                                                             0.0666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2153 

  slack (with derating applied) (VIOLATED)                                                               -0.6393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4241 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               1.1995                     0.6444 &   2.6444 f
  io_in[21] (net)                                        2   0.1740 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6444 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2414   1.2040   0.9500  -0.1481  -0.1092 &   2.5352 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1008   0.9500            0.3738 &   2.9091 f
  mprj/buf_i[213] (net)                                  2   0.0389 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1009   0.9500   0.0000   0.0013 &   2.9104 f
  data arrival time                                                                                                  2.9104

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5235 &   3.2827 r
  clock reconvergence pessimism                                                                           0.0000     3.2827
  clock uncertainty                                                                                       0.1000     3.3827
  library hold time                                                                     1.0000            0.1560     3.5387
  data required time                                                                                                 3.5387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5387
  data arrival time                                                                                                 -2.9104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1563 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1859 

  slack (with derating applied) (VIOLATED)                                                               -0.6284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4425 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             3.1070                     1.5756 &   3.5756 r
  la_oenb[51] (net)                                      2   0.2722 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5756 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1993   3.1244   0.9500  -0.6882  -0.5905 &   2.9851 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1364   0.9500            0.0819 &   3.0670 r
  mprj/buf_i[115] (net)                                  2   0.0448 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0688   0.1364   0.9500  -0.0361  -0.0368 &   3.0302 r
  data arrival time                                                                                                  3.0302

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1381   1.0500   0.0000   1.6786 &   3.4378 r
  clock reconvergence pessimism                                                                           0.0000     3.4378
  clock uncertainty                                                                                       0.1000     3.5378
  library hold time                                                                     1.0000            0.1145     3.6523
  data required time                                                                                                 3.6523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6523
  data arrival time                                                                                                 -3.0302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1637 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2112 

  slack (with derating applied) (VIOLATED)                                                               -0.6220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4108 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          2.9333                     1.4966 &   3.4966 r
  la_data_in[44] (net)                                   2   0.2562 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4966 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0780   2.9480   0.9500  -0.6223  -0.5363 &   2.9603 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1265   0.9500            0.0832 &   3.0435 r
  mprj/buf_i[172] (net)                                  2   0.0380 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0735   0.1265   0.9500  -0.0354  -0.0365 &   3.0070 r
  data arrival time                                                                                                  3.0070

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6542 &   3.4134 r
  clock reconvergence pessimism                                                                           0.0000     3.4134
  clock uncertainty                                                                                       0.1000     3.5134
  library hold time                                                                     1.0000            0.1157     3.6290
  data required time                                                                                                 3.6290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6290
  data arrival time                                                                                                 -3.0070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2060 

  slack (with derating applied) (VIOLATED)                                                               -0.6220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4160 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.2912                     0.6831 &   2.6831 f
  la_data_in[29] (net)                                   2   0.1821 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6831 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1324   1.2998   0.9500  -0.0487   0.0123 &   2.6953 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0776   0.9500            0.3644 &   3.0597 f
  mprj/buf_i[157] (net)                                  1   0.0080 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0776   0.9500   0.0000   0.0001 &   3.0598 f
  data arrival time                                                                                                  3.0598

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6542 &   3.4134 r
  clock reconvergence pessimism                                                                           0.0000     3.4134
  clock uncertainty                                                                                       0.1000     3.5134
  library hold time                                                                     1.0000            0.1639     3.6772
  data required time                                                                                                 3.6772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6772
  data arrival time                                                                                                 -3.0598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1875 

  slack (with derating applied) (VIOLATED)                                                               -0.6174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4299 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             3.8103                     2.0030 &   4.0030 r
  la_oenb[58] (net)                                      2   0.3359 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0030 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0988   3.8170   0.9500  -1.2562  -1.2048 &   2.7982 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1715   0.9500            0.0693 &   2.8675 r
  mprj/buf_i[122] (net)                                  2   0.0644 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0892   0.1718   0.9500  -0.0463  -0.0440 &   2.8235 r
  data arrival time                                                                                                  2.8235

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1293   1.0500   0.0000   1.4663 &   3.2254 r
  clock reconvergence pessimism                                                                           0.0000     3.2254
  clock uncertainty                                                                                       0.1000     3.3254
  library hold time                                                                     1.0000            0.1104     3.4358
  data required time                                                                                                 3.4358
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4358
  data arrival time                                                                                                 -2.8235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1536 
  total derate : arrival time                                                                             0.0750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (VIOLATED)                                                               -0.6123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3837 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             3.9881                     2.0943 &   4.0943 r
  la_oenb[56] (net)                                      2   0.3514 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0943 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2382   3.9958   0.9500  -1.3039  -1.2464 &   2.8478 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1754   0.9500            0.0630 &   2.9108 r
  mprj/buf_i[120] (net)                                  2   0.0657 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1081   0.1758   0.9500  -0.0574  -0.0559 &   2.8549 r
  data arrival time                                                                                                  2.8549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1299   1.0500   0.0000   1.4721 &   3.2312 r
  clock reconvergence pessimism                                                                           0.0000     3.2312
  clock uncertainty                                                                                       0.1000     3.3312
  library hold time                                                                     1.0000            0.1100     3.4412
  data required time                                                                                                 3.4412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4412
  data arrival time                                                                                                 -2.8549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1539 
  total derate : arrival time                                                                             0.0781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2319 

  slack (with derating applied) (VIOLATED)                                                               -0.5863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3543 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.4597                     0.7582 &   2.7582 f
  la_data_in[37] (net)                                   2   0.2086 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7582 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2055   1.4754   0.9500  -0.1300  -0.0516 &   2.7066 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0859   0.9500            0.3972 &   3.1037 f
  mprj/buf_i[165] (net)                                  2   0.0112 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.0859   0.9500  -0.0005  -0.0004 &   3.1033 f
  data arrival time                                                                                                  3.1033

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1392   1.0500   0.0000   1.6611 &   3.4203 r
  clock reconvergence pessimism                                                                           0.0000     3.4203
  clock uncertainty                                                                                       0.1000     3.5203
  library hold time                                                                     1.0000            0.1610     3.6813
  data required time                                                                                                 3.6813
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6813
  data arrival time                                                                                                 -3.1033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1629 
  total derate : arrival time                                                                             0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1948 

  slack (with derating applied) (VIOLATED)                                                               -0.5780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3832 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          1.7454                     0.8898 &   2.8898 f
  la_data_in[36] (net)                                   2   0.2475 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8898 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5739   1.7620   0.9500  -0.3182  -0.2202 &   2.6697 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   0.9500            0.4385 &   3.1081 f
  mprj/buf_i[164] (net)                                  1   0.0083 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0138   0.0881   0.9500  -0.0014  -0.0014 &   3.1067 f
  data arrival time                                                                                                  3.1067

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1393   1.0500   0.0000   1.6596 &   3.4187 r
  clock reconvergence pessimism                                                                           0.0000     3.4187
  clock uncertainty                                                                                       0.1000     3.5187
  library hold time                                                                     1.0000            0.1603     3.6791
  data required time                                                                                                 3.6791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6791
  data arrival time                                                                                                 -3.1067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2079 

  slack (with derating applied) (VIOLATED)                                                               -0.5724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3645 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.2979                     0.6859 &   2.6859 f
  la_oenb[30] (net)                                      2   0.1853 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6859 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3077   0.9500   0.0000   0.0661 &   2.7520 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0806   0.9500            0.3683 &   3.1202 f
  mprj/buf_i[94] (net)                                   2   0.0103 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0086   0.0806   0.9500  -0.0007  -0.0007 &   3.1196 f
  data arrival time                                                                                                  3.1196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1390   1.0500   0.0000   1.6661 &   3.4253 r
  clock reconvergence pessimism                                                                           0.0000     3.4253
  clock uncertainty                                                                                       0.1000     3.5253
  library hold time                                                                     1.0000            0.1629     3.6881
  data required time                                                                                                 3.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6881
  data arrival time                                                                                                 -3.1196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1631 
  total derate : arrival time                                                                             0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1860 

  slack (with derating applied) (VIOLATED)                                                               -0.5685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3825 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             1.4795                     0.7687 &   2.7687 f
  la_oenb[38] (net)                                      2   0.2115 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7687 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2280   1.4954   0.9500  -0.1346  -0.0546 &   2.7141 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0905   0.9500            0.4040 &   3.1181 f
  mprj/buf_i[102] (net)                                  2   0.0148 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0211   0.0905   0.9500  -0.0020  -0.0019 &   3.1162 f
  data arrival time                                                                                                  3.1162

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6569 &   3.4161 r
  clock reconvergence pessimism                                                                           0.0000     3.4161
  clock uncertainty                                                                                       0.1000     3.5161
  library hold time                                                                     1.0000            0.1595     3.6756
  data required time                                                                                                 3.6756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6756
  data arrival time                                                                                                 -3.1162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1627 
  total derate : arrival time                                                                             0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1953 

  slack (with derating applied) (VIOLATED)                                                               -0.5594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3640 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.6692                     0.8653 &   2.8653 f
  la_data_in[32] (net)                                   2   0.2387 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8653 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4137   1.6887   0.9500  -0.2520  -0.1642 &   2.7011 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0823   0.9500            0.4232 &   3.1243 f
  mprj/buf_i[160] (net)                                  1   0.0050 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0823   0.9500   0.0000   0.0001 &   3.1243 f
  data arrival time                                                                                                  3.1243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1392   1.0500   0.0000   1.6617 &   3.4209 r
  clock reconvergence pessimism                                                                           0.0000     3.4209
  clock uncertainty                                                                                       0.1000     3.5209
  library hold time                                                                     1.0000            0.1623     3.6831
  data required time                                                                                                 3.6831
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6831
  data arrival time                                                                                                 -3.1243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1629 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2031 

  slack (with derating applied) (VIOLATED)                                                               -0.5588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3557 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          1.7426                     0.8904 &   2.8905 f
  la_data_in[47] (net)                                   2   0.2473 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8905 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4597   1.7586   0.9500  -0.2675  -0.1675 &   2.7229 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1267   0.9500            0.4766 &   3.1996 f
  mprj/buf_i[175] (net)                                  2   0.0520 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1052   0.1268   0.9500  -0.0556  -0.0572 &   3.1424 f
  data arrival time                                                                                                  3.1424

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1384   1.0500   0.0000   1.6750 &   3.4341 r
  clock reconvergence pessimism                                                                           0.0000     3.4341
  clock uncertainty                                                                                       0.1000     3.5341
  library hold time                                                                     1.0000            0.1494     3.6835
  data required time                                                                                                 3.6835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6835
  data arrival time                                                                                                 -3.1424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1635 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2108 

  slack (with derating applied) (VIOLATED)                                                               -0.5411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3303 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          1.7553                     0.8943 &   2.8943 f
  la_data_in[45] (net)                                   2   0.2488 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8943 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5088   1.7716   0.9500  -0.2922  -0.1910 &   2.7033 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1225   0.9500            0.4741 &   3.1775 f
  mprj/buf_i[173] (net)                                  2   0.0466 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0769   0.1225   0.9500  -0.0324  -0.0328 &   3.1447 f
  data arrival time                                                                                                  3.1447

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1384   1.0500   0.0000   1.6755 &   3.4347 r
  clock reconvergence pessimism                                                                           0.0000     3.4347
  clock uncertainty                                                                                       0.1000     3.5347
  library hold time                                                                     1.0000            0.1504     3.6851
  data required time                                                                                                 3.6851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6851
  data arrival time                                                                                                 -3.1447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1636 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2109 

  slack (with derating applied) (VIOLATED)                                                               -0.5405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3296 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[30] (in)                                                          2.8932                     1.4932 &   3.4932 r
  la_data_in[30] (net)                                   2   0.2536 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4932 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9285   2.9040   0.9500  -0.5292  -0.4531 &   3.0401 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0946   0.9500            0.0575 &   3.0977 r
  mprj/buf_i[158] (net)                                  2   0.0101 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0115   0.0946   0.9500  -0.0044  -0.0045 &   3.0932 r
  data arrival time                                                                                                  3.0932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6536 &   3.4128 r
  clock reconvergence pessimism                                                                           0.0000     3.4128
  clock uncertainty                                                                                       0.1000     3.5128
  library hold time                                                                     1.0000            0.1194     3.6322
  data required time                                                                                                 3.6322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6322
  data arrival time                                                                                                 -3.0932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1976 

  slack (with derating applied) (VIOLATED)                                                               -0.5390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3414 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          1.7005                     0.8693 &   2.8693 f
  la_data_in[41] (net)                                   2   0.2413 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8693 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4513   1.7159   0.9500  -0.2677  -0.1724 &   2.6969 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0895   0.9500            0.4334 &   3.1303 f
  mprj/buf_i[169] (net)                                  2   0.0101 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0108   0.0895   0.9500  -0.0010  -0.0009 &   3.1294 f
  data arrival time                                                                                                  3.1294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1396   1.0500   0.0000   1.6487 &   3.4078 r
  clock reconvergence pessimism                                                                           0.0000     3.4078
  clock uncertainty                                                                                       0.1000     3.5078
  library hold time                                                                     1.0000            0.1598     3.6677
  data required time                                                                                                 3.6677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6677
  data arrival time                                                                                                 -3.1294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1623 
  total derate : arrival time                                                                             0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2042 

  slack (with derating applied) (VIOLATED)                                                               -0.5382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3340 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             1.2884                     0.6841 &   2.6841 f
  la_oenb[26] (net)                                      2   0.1819 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6841 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1930   1.2973   0.9500  -0.1153  -0.0590 &   2.6251 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0759   0.9500            0.3625 &   2.9876 f
  mprj/buf_i[90] (net)                                   1   0.0067 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0109   0.0759   0.9500  -0.0010  -0.0010 &   2.9866 f
  data arrival time                                                                                                  2.9866

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1307   1.0500   0.0000   1.4966 &   3.2557 r
  clock reconvergence pessimism                                                                           0.0000     3.2557
  clock uncertainty                                                                                       0.1000     3.3557
  library hold time                                                                     1.0000            0.1644     3.5202
  data required time                                                                                                 3.5202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5202
  data arrival time                                                                                                 -2.9866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1550 
  total derate : arrival time                                                                             0.0282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1832 

  slack (with derating applied) (VIOLATED)                                                               -0.5335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3503 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.5569                     0.8065 &   2.8065 f
  la_oenb[40] (net)                                      2   0.2224 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8065 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2684   1.5746   0.9500  -0.1659  -0.0804 &   2.7261 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0867   0.9500            0.4115 &   3.1376 f
  mprj/buf_i[104] (net)                                  2   0.0102 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.0867   0.9500  -0.0011  -0.0011 &   3.1365 f
  data arrival time                                                                                                  3.1365

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1396   1.0500   0.0000   1.6487 &   3.4078 r
  clock reconvergence pessimism                                                                           0.0000     3.4078
  clock uncertainty                                                                                       0.1000     3.5078
  library hold time                                                                     1.0000            0.1608     3.6686
  data required time                                                                                                 3.6686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6686
  data arrival time                                                                                                 -3.1365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1623 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1972 

  slack (with derating applied) (VIOLATED)                                                               -0.5320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3348 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               0.9463                     0.5030 &   2.5030 f
  io_in[17] (net)                                        2   0.1365 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5030 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9510   0.9500   0.0000   0.0395 &   2.5425 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0951   0.9500            0.3310 &   2.8736 f
  mprj/buf_i[209] (net)                                  2   0.0417 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0952   0.9500   0.0000   0.0013 &   2.8748 f
  data arrival time                                                                                                  2.8748

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1041   1.0500   0.0000   1.3884 &   3.1476 r
  clock reconvergence pessimism                                                                           0.0000     3.1476
  clock uncertainty                                                                                       0.1000     3.2476
  library hold time                                                                     1.0000            0.1579     3.4055
  data required time                                                                                                 3.4055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4055
  data arrival time                                                                                                 -2.8748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1499 
  total derate : arrival time                                                                             0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1695 

  slack (with derating applied) (VIOLATED)                                                               -0.5307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3612 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          3.3483                     1.7329 &   3.7329 r
  la_data_in[28] (net)                                   2   0.2953 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7329 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1463   3.3574   0.9500  -0.7046  -0.6352 &   3.0977 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1075   0.9500            0.0432 &   3.1410 r
  mprj/buf_i[156] (net)                                  2   0.0150 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0311   0.1075   0.9500  -0.0146  -0.0151 &   3.1259 r
  data arrival time                                                                                                  3.1259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1385   1.0500   0.0000   1.6745 &   3.4336 r
  clock reconvergence pessimism                                                                           0.0000     3.4336
  clock uncertainty                                                                                       0.1000     3.5336
  library hold time                                                                     1.0000            0.1179     3.6515
  data required time                                                                                                 3.6515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6515
  data arrival time                                                                                                 -3.1259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1635 
  total derate : arrival time                                                                             0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2073 

  slack (with derating applied) (VIOLATED)                                                               -0.5257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3184 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          1.5767                     0.8159 &   2.8159 f
  la_data_in[40] (net)                                   2   0.2252 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8159 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2949   1.5953   0.9500  -0.1700  -0.0823 &   2.7336 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0954   0.9500            0.4225 &   3.1561 f
  mprj/buf_i[168] (net)                                  2   0.0181 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0565   0.0954   0.9500  -0.0126  -0.0130 &   3.1430 f
  data arrival time                                                                                                  3.1430

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1396   1.0500   0.0000   1.6486 &   3.4078 r
  clock reconvergence pessimism                                                                           0.0000     3.4078
  clock uncertainty                                                                                       0.1000     3.5078
  library hold time                                                                     1.0000            0.1578     3.6656
  data required time                                                                                                 3.6656
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6656
  data arrival time                                                                                                 -3.1430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1623 
  total derate : arrival time                                                                             0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1987 

  slack (with derating applied) (VIOLATED)                                                               -0.5226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3239 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          1.7059                     0.8717 &   2.8717 f
  la_data_in[49] (net)                                   2   0.2421 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8717 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4244   1.7213   0.9500  -0.2372  -0.1377 &   2.7340 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   0.9500            0.4590 &   3.1930 f
  mprj/buf_i[177] (net)                                  2   0.0382 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0569   0.1144   0.9500  -0.0144  -0.0142 &   3.1788 f
  data arrival time                                                                                                  3.1788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1382   1.0500   0.0000   1.6776 &   3.4368 r
  clock reconvergence pessimism                                                                           0.0000     3.4368
  clock uncertainty                                                                                       0.1000     3.5368
  library hold time                                                                     1.0000            0.1525     3.6893
  data required time                                                                                                 3.6893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6893
  data arrival time                                                                                                 -3.1788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1637 
  total derate : arrival time                                                                             0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2063 

  slack (with derating applied) (VIOLATED)                                                               -0.5105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3042 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             1.6000                     0.8310 &   2.8310 f
  la_oenb[47] (net)                                      2   0.2289 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8310 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2642   1.6172   0.9500  -0.1490  -0.0590 &   2.7720 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1306   0.9500            0.4584 &   3.2304 f
  mprj/buf_i[111] (net)                                  2   0.0575 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0978   0.1308   0.9500  -0.0516  -0.0514 &   3.1790 f
  data arrival time                                                                                                  3.1790

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1384   1.0500   0.0000   1.6755 &   3.4347 r
  clock reconvergence pessimism                                                                           0.0000     3.4347
  clock uncertainty                                                                                       0.1000     3.5347
  library hold time                                                                     1.0000            0.1483     3.6830
  data required time                                                                                                 3.6830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6830
  data arrival time                                                                                                 -3.1790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1636 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2030 

  slack (with derating applied) (VIOLATED)                                                               -0.5040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3010 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          1.6968                     0.8676 &   2.8676 f
  la_data_in[52] (net)                                   2   0.2408 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8676 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4171   1.7124   0.9500  -0.2371  -0.1373 &   2.7303 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1288   0.9500            0.4695 &   3.1998 f
  mprj/buf_i[180] (net)                                  2   0.0525 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0550   0.1290   0.9500  -0.0188  -0.0172 &   3.1827 f
  data arrival time                                                                                                  3.1827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1381   1.0500   0.0000   1.6785 &   3.4376 r
  clock reconvergence pessimism                                                                           0.0000     3.4376
  clock uncertainty                                                                                       0.1000     3.5376
  library hold time                                                                     1.0000            0.1488     3.6864
  data required time                                                                                                 3.6864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6864
  data arrival time                                                                                                 -3.1827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1637 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2072 

  slack (with derating applied) (VIOLATED)                                                               -0.5038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2966 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          2.9764                     1.5125 &   3.5125 r
  la_data_in[46] (net)                                   2   0.2607 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5125 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1678   2.9918   0.9500  -0.6588  -0.5707 &   2.9417 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1358   0.9500            0.0888 &   3.0306 r
  mprj/buf_i[174] (net)                                  2   0.0461 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1023   0.1359   0.9500  -0.0519  -0.0534 &   2.9771 r
  data arrival time                                                                                                  2.9771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4908 &   3.2499 r
  clock reconvergence pessimism                                                                           0.0000     3.2499
  clock uncertainty                                                                                       0.1000     3.3499
  library hold time                                                                     1.0000            0.1146     3.4645
  data required time                                                                                                 3.4645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4645
  data arrival time                                                                                                 -2.9771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1548 
  total derate : arrival time                                                                             0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2014 

  slack (with derating applied) (VIOLATED)                                                               -0.4874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2860 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          1.6474                     0.8447 &   2.8447 f
  la_data_in[48] (net)                                   2   0.2341 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8447 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3223   1.6618   0.9500  -0.1786  -0.0816 &   2.7631 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1183   0.9500            0.4550 &   3.2181 f
  mprj/buf_i[176] (net)                                  2   0.0448 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0529   0.1183   0.9500  -0.0145  -0.0140 &   3.2040 f
  data arrival time                                                                                                  3.2040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1383   1.0500   0.0000   1.6766 &   3.4357 r
  clock reconvergence pessimism                                                                           0.0000     3.4357
  clock uncertainty                                                                                       0.1000     3.5357
  library hold time                                                                     1.0000            0.1515     3.6873
  data required time                                                                                                 3.6873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6873
  data arrival time                                                                                                 -3.2040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1636 
  total derate : arrival time                                                                             0.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (VIOLATED)                                                               -0.4832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2804 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                             4.4093                     2.2963 &   4.2963 r
  la_oenb[60] (net)                                      2   0.3907 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2963 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6886   4.4193   0.9500  -1.5006  -1.4306 &   2.8657 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2067   0.9500            0.0607 &   2.9264 r
  mprj/buf_i[124] (net)                                  2   0.0875 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1717   0.2074   0.9500  -0.0873  -0.0847 &   2.8417 r
  data arrival time                                                                                                  2.8417

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0989   1.0500   0.0000   1.3588 &   3.1180 r
  clock reconvergence pessimism                                                                           0.0000     3.1180
  clock uncertainty                                                                                       0.1000     3.2180
  library hold time                                                                     1.0000            0.1063     3.3243
  data required time                                                                                                 3.3243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3243
  data arrival time                                                                                                 -2.8417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1485 
  total derate : arrival time                                                                             0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (VIOLATED)                                                               -0.4826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2435 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.3011                     0.6926 &   2.6926 f
  la_data_in[14] (net)                                   2   0.1866 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6926 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1283   1.3095   0.9500  -0.0866  -0.0277 &   2.6649 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0908   0.9500            0.3784 &   3.0434 f
  mprj/buf_i[142] (net)                                  2   0.0214 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0908   0.9500   0.0000   0.0003 &   3.0437 f
  data arrival time                                                                                                  3.0437

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1306   1.0500   0.0000   1.5013 &   3.2604 r
  clock reconvergence pessimism                                                                           0.0000     3.2604
  clock uncertainty                                                                                       0.1000     3.3604
  library hold time                                                                     1.0000            0.1594     3.5198
  data required time                                                                                                 3.5198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5198
  data arrival time                                                                                                 -3.0437
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (VIOLATED)                                                               -0.4762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2933 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              3.5051                     1.8058 &   3.8058 r
  la_oenb[2] (net)                                       2   0.3088 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8058 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7664   3.5161   0.9500  -1.0683  -1.0035 &   2.8022 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   0.9500            0.0284 &   2.8306 r
  mprj/buf_i[66] (net)                                   2   0.0093 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0085   0.1022   0.9500  -0.0035  -0.0035 &   2.8271 r
  data arrival time                                                                                                  2.8271

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1019   1.0500   0.0000   1.3213 &   3.0805 r
  clock reconvergence pessimism                                                                           0.0000     3.0805
  clock uncertainty                                                                                       0.1000     3.1805
  library hold time                                                                     1.0000            0.1188     3.2993
  data required time                                                                                                 3.2993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2993
  data arrival time                                                                                                 -2.8271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2080 

  slack (with derating applied) (VIOLATED)                                                               -0.4722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2642 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.6477                     0.8547 &   2.8547 f
  la_oenb[44] (net)                                      2   0.2356 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8547 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3222   1.6663   0.9500  -0.1691  -0.0755 &   2.7793 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1123   0.9500            0.4495 &   3.2288 f
  mprj/buf_i[108] (net)                                  2   0.0373 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0306   0.1123   0.9500  -0.0032  -0.0024 &   3.2264 f
  data arrival time                                                                                                  3.2264

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1382   1.0500   0.0000   1.6775 &   3.4367 r
  clock reconvergence pessimism                                                                           0.0000     3.4367
  clock uncertainty                                                                                       0.1000     3.5367
  library hold time                                                                     1.0000            0.1531     3.6898
  data required time                                                                                                 3.6898
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6898
  data arrival time                                                                                                 -3.2264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1637 
  total derate : arrival time                                                                             0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2013 

  slack (with derating applied) (VIOLATED)                                                               -0.4633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2620 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[18] (in)                                                          2.5274                     1.3269 &   3.3269 r
  la_data_in[18] (net)                                   2   0.2217 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3269 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0130   2.5328   0.9500  -0.6003  -0.5610 &   2.7659 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   0.9500            0.0733 &   2.8392 r
  mprj/buf_i[146] (net)                                  2   0.0092 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0036   0.0881   0.9500  -0.0003  -0.0002 &   2.8390 r
  data arrival time                                                                                                  2.8390

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1020   1.0500   0.0000   1.3189 &   3.0781 r
  clock reconvergence pessimism                                                                           0.0000     3.0781
  clock uncertainty                                                                                       0.1000     3.1781
  library hold time                                                                     1.0000            0.1198     3.2978
  data required time                                                                                                 3.2978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2978
  data arrival time                                                                                                 -2.8390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1841 

  slack (with derating applied) (VIOLATED)                                                               -0.4589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2747 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             3.6311                     1.8838 &   3.8838 r
  la_oenb[11] (net)                                      2   0.3207 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8838 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6766   3.6403   0.9500  -0.9414  -0.8774 &   3.0065 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1180   0.9500            0.0363 &   3.0428 r
  mprj/buf_i[75] (net)                                   2   0.0209 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0352   0.1180   0.9500  -0.0165  -0.0170 &   3.0257 r
  data arrival time                                                                                                  3.0257

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1304   1.0500   0.0000   1.5074 &   3.2665 r
  clock reconvergence pessimism                                                                           0.0000     3.2665
  clock uncertainty                                                                                       0.1000     3.3665
  library hold time                                                                     1.0000            0.1167     3.4832
  data required time                                                                                                 3.4832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4832
  data arrival time                                                                                                 -3.0257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2112 

  slack (with derating applied) (VIOLATED)                                                               -0.4575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2463 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               2.7473                     1.4260 &   3.4260 r
  io_in[22] (net)                                        2   0.2412 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4260 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0046   2.7539   0.9500  -0.5318  -0.4766 &   2.9495 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1233   0.9500            0.0914 &   3.0409 r
  mprj/buf_i[214] (net)                                  2   0.0380 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0012   0.1233   0.9500  -0.0001   0.0011 &   3.0420 r
  data arrival time                                                                                                  3.0420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5226 &   3.2818 r
  clock reconvergence pessimism                                                                           0.0000     3.2818
  clock uncertainty                                                                                       0.1000     3.3818
  library hold time                                                                     1.0000            0.1160     3.4978
  data required time                                                                                                 3.4978
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4978
  data arrival time                                                                                                 -3.0420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1563 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1920 

  slack (with derating applied) (VIOLATED)                                                               -0.4558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2638 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             3.4015                     1.7641 &   3.7641 r
  la_oenb[39] (net)                                      2   0.3003 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7641 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2785   3.4108   0.9500  -0.6872  -0.6103 &   3.1538 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1066   0.9500            0.0393 &   3.1931 r
  mprj/buf_i[103] (net)                                  2   0.0136 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0137   0.1066   0.9500  -0.0078  -0.0080 &   3.1850 r
  data arrival time                                                                                                  3.1850

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6569 &   3.4161 r
  clock reconvergence pessimism                                                                           0.0000     3.4161
  clock uncertainty                                                                                       0.1000     3.5161
  library hold time                                                                     1.0000            0.1181     3.6341
  data required time                                                                                                 3.6341
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6341
  data arrival time                                                                                                 -3.1850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1627 
  total derate : arrival time                                                                             0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2053 

  slack (with derating applied) (VIOLATED)                                                               -0.4491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2438 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               3.3408                     1.7005 &   3.7005 r
  io_in[28] (net)                                        2   0.2932 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7005 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2278   3.3573   0.9500  -0.7237  -0.6260 &   3.0745 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1328   0.9500            0.0658 &   3.1403 r
  mprj/buf_i[220] (net)                                  2   0.0385 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1328   0.9500   0.0000   0.0012 &   3.1415 r
  data arrival time                                                                                                  3.1415

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6124 &   3.3716 r
  clock reconvergence pessimism                                                                           0.0000     3.3716
  clock uncertainty                                                                                       0.1000     3.4716
  library hold time                                                                     1.0000            0.1149     3.5865
  data required time                                                                                                 3.5865
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5865
  data arrival time                                                                                                 -3.1415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1606 
  total derate : arrival time                                                                             0.0468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2073 

  slack (with derating applied) (VIOLATED)                                                               -0.4450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2377 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.5660                     0.8051 &   2.8051 f
  la_oenb[50] (net)                                      2   0.2226 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8051 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1573   1.5787   0.9500  -0.0921   0.0032 &   2.8082 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1037   0.9500            0.4289 &   3.2371 f
  mprj/buf_i[114] (net)                                  2   0.0292 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0080   0.1038   0.9500  -0.0007   0.0000 &   3.2371 f
  data arrival time                                                                                                  3.2371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1397   1.0500   0.0000   1.6447 &   3.4039 r
  clock reconvergence pessimism                                                                           0.0000     3.4039
  clock uncertainty                                                                                       0.1000     3.5039
  library hold time                                                                     1.0000            0.1553     3.6592
  data required time                                                                                                 3.6592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6592
  data arrival time                                                                                                 -3.2371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1621 
  total derate : arrival time                                                                             0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1946 

  slack (with derating applied) (VIOLATED)                                                               -0.4220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2275 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          1.7003                     0.8689 &   2.8689 f
  la_data_in[43] (net)                                   2   0.2413 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8689 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3228   1.7155   0.9500  -0.1791  -0.0777 &   2.7912 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1086   0.9500            0.4523 &   3.2435 f
  mprj/buf_i[171] (net)                                  2   0.0312 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0397   0.1086   0.9500  -0.0041  -0.0036 &   3.2399 f
  data arrival time                                                                                                  3.2399

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1397   1.0500   0.0000   1.6472 &   3.4064 r
  clock reconvergence pessimism                                                                           0.0000     3.4064
  clock uncertainty                                                                                       0.1000     3.5064
  library hold time                                                                     1.0000            0.1540     3.6604
  data required time                                                                                                 3.6604
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6604
  data arrival time                                                                                                 -3.2399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1622 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2010 

  slack (with derating applied) (VIOLATED)                                                               -0.4205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2195 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          1.2777                     0.6775 &   2.6775 f
  la_data_in[17] (net)                                   2   0.1806 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6775 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2860   0.9500   0.0000   0.0617 &   2.7392 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0856   0.9500            0.3698 &   3.1090 f
  mprj/buf_i[145] (net)                                  2   0.0155 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0077   0.0856   0.9500  -0.0006  -0.0004 &   3.1086 f
  data arrival time                                                                                                  3.1086

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5072 &   3.2663 r
  clock reconvergence pessimism                                                                           0.0000     3.2663
  clock uncertainty                                                                                       0.1000     3.3663
  library hold time                                                                     1.0000            0.1612     3.5275
  data required time                                                                                                 3.5275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5275
  data arrival time                                                                                                 -3.1086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1783 

  slack (with derating applied) (VIOLATED)                                                               -0.4189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2406 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             1.4949                     0.7750 &   2.7750 f
  la_oenb[37] (net)                                      2   0.2136 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7750 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5117   0.9500   0.0000   0.0885 &   2.8634 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0869   0.9500            0.4030 &   3.2664 f
  mprj/buf_i[101] (net)                                  2   0.0114 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0043   0.0869   0.9500  -0.0004  -0.0002 &   3.2662 f
  data arrival time                                                                                                  3.2662

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1393   1.0500   0.0000   1.6603 &   3.4195 r
  clock reconvergence pessimism                                                                           0.0000     3.4195
  clock uncertainty                                                                                       0.1000     3.5195
  library hold time                                                                     1.0000            0.1607     3.6802
  data required time                                                                                                 3.6802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6802
  data arrival time                                                                                                 -3.2662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1887 

  slack (with derating applied) (VIOLATED)                                                               -0.4141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2254 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             1.7451                     0.8900 &   2.8900 f
  la_oenb[49] (net)                                      2   0.2475 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8900 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3817   1.7616   0.9500  -0.2103  -0.1041 &   2.7860 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1139   0.9500            0.4640 &   3.2500 f
  mprj/buf_i[113] (net)                                  2   0.0365 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0443   0.1140   0.9500  -0.0043  -0.0035 &   3.2465 f
  data arrival time                                                                                                  3.2465

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1397   1.0500   0.0000   1.6472 &   3.4064 r
  clock reconvergence pessimism                                                                           0.0000     3.4064
  clock uncertainty                                                                                       0.1000     3.5064
  library hold time                                                                     1.0000            0.1527     3.6590
  data required time                                                                                                 3.6590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6590
  data arrival time                                                                                                 -3.2465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1622 
  total derate : arrival time                                                                             0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2035 

  slack (with derating applied) (VIOLATED)                                                               -0.4126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2090 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             3.5152                     1.8207 &   3.8207 r
  la_oenb[32] (net)                                      2   0.3102 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8207 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1754   3.5248   0.9500  -0.6809  -0.6038 &   3.2168 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1049   0.9500            0.0307 &   3.2475 r
  mprj/buf_i[96] (net)                                   1   0.0112 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0366   0.1049   0.9500  -0.0171  -0.0178 &   3.2298 r
  data arrival time                                                                                                  3.2298

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1392   1.0500   0.0000   1.6617 &   3.4209 r
  clock reconvergence pessimism                                                                           0.0000     3.4209
  clock uncertainty                                                                                       0.1000     3.5209
  library hold time                                                                     1.0000            0.1183     3.6392
  data required time                                                                                                 3.6392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6392
  data arrival time                                                                                                 -3.2298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1629 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2053 

  slack (with derating applied) (VIOLATED)                                                               -0.4095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2042 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          1.8330                     0.9326 &   2.9326 f
  la_data_in[39] (net)                                   2   0.2598 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9326 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4393   1.8510   0.9500  -0.2229  -0.1123 &   2.8203 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0934   0.9500            0.4555 &   3.2758 f
  mprj/buf_i[167] (net)                                  2   0.0109 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0195   0.0934   0.9500  -0.0018  -0.0018 &   3.2740 f
  data arrival time                                                                                                  3.2740

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6576 &   3.4167 r
  clock reconvergence pessimism                                                                           0.0000     3.4167
  clock uncertainty                                                                                       0.1000     3.5167
  library hold time                                                                     1.0000            0.1585     3.6752
  data required time                                                                                                 3.6752
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6752
  data arrival time                                                                                                 -3.2740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1627 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2043 

  slack (with derating applied) (VIOLATED)                                                               -0.4012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1969 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             4.6140                     2.3818 &   4.3818 r
  la_oenb[55] (net)                                      2   0.4077 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3818 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4232   4.6283   0.9500  -1.3800  -1.2838 &   3.0981 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1818   0.9500            0.0343 &   3.1324 r
  mprj/buf_i[119] (net)                                  2   0.0635 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1387   0.1821   0.9500  -0.0719  -0.0715 &   3.0609 r
  data arrival time                                                                                                  3.0609

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1307   1.0500   0.0000   1.4808 &   3.2400 r
  clock reconvergence pessimism                                                                           0.0000     3.2400
  clock uncertainty                                                                                       0.1000     3.3400
  library hold time                                                                     1.0000            0.1092     3.4492
  data required time                                                                                                 3.4492
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4492
  data arrival time                                                                                                 -3.0609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1543 
  total derate : arrival time                                                                             0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2376 

  slack (with derating applied) (VIOLATED)                                                               -0.3883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1508 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          1.5676                     0.8044 &   2.8044 f
  la_data_in[51] (net)                                   2   0.2228 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8044 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1615   1.5812   0.9500  -0.0542   0.0453 &   2.8497 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1153   0.9500            0.4410 &   3.2907 f
  mprj/buf_i[179] (net)                                  2   0.0434 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0586   0.1153   0.9500  -0.0193  -0.0194 &   3.2714 f
  data arrival time                                                                                                  3.2714

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1397   1.0500   0.0000   1.6436 &   3.4028 r
  clock reconvergence pessimism                                                                           0.0000     3.4028
  clock uncertainty                                                                                       0.1000     3.5028
  library hold time                                                                     1.0000            0.1523     3.6551
  data required time                                                                                                 3.6551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6551
  data arrival time                                                                                                 -3.2714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1620 
  total derate : arrival time                                                                             0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1944 

  slack (with derating applied) (VIOLATED)                                                               -0.3838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1894 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          1.3281                     0.6970 &   2.6970 f
  la_data_in[12] (net)                                   2   0.1893 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6970 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0463   1.3407   0.9500  -0.0038   0.0690 &   2.7659 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0868   0.9500            0.3789 &   3.1448 f
  mprj/buf_i[140] (net)                                  2   0.0152 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0151   0.0868   0.9500  -0.0014  -0.0012 &   3.1435 f
  data arrival time                                                                                                  3.1435

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5072 &   3.2664 r
  clock reconvergence pessimism                                                                           0.0000     3.2664
  clock uncertainty                                                                                       0.1000     3.3664
  library hold time                                                                     1.0000            0.1607     3.5271
  data required time                                                                                                 3.5271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5271
  data arrival time                                                                                                 -3.1435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1796 

  slack (with derating applied) (VIOLATED)                                                               -0.3836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2040 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          1.7360                     0.8888 &   2.8888 f
  la_data_in[42] (net)                                   2   0.2465 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8888 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2723   1.7516   0.9500  -0.1525  -0.0501 &   2.8387 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0994   0.9500            0.4477 &   3.2864 f
  mprj/buf_i[170] (net)                                  2   0.0188 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0488   0.0994   0.9500  -0.0046  -0.0046 &   3.2818 f
  data arrival time                                                                                                  3.2818

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1396   1.0500   0.0000   1.6486 &   3.4078 r
  clock reconvergence pessimism                                                                           0.0000     3.4078
  clock uncertainty                                                                                       0.1000     3.5078
  library hold time                                                                     1.0000            0.1565     3.6643
  data required time                                                                                                 3.6643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6643
  data arrival time                                                                                                 -3.2818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1623 
  total derate : arrival time                                                                             0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1995 

  slack (with derating applied) (VIOLATED)                                                               -0.3825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1830 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          1.4955                     0.7727 &   2.7727 f
  la_data_in[50] (net)                                   2   0.2135 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7727 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5133   0.9500   0.0000   0.0945 &   2.8672 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1085   0.9500            0.4249 &   3.2921 f
  mprj/buf_i[178] (net)                                  2   0.0370 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0470   0.1085   0.9500  -0.0063  -0.0058 &   3.2863 f
  data arrival time                                                                                                  3.2863

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1397   1.0500   0.0000   1.6472 &   3.4064 r
  clock reconvergence pessimism                                                                           0.0000     3.4064
  clock uncertainty                                                                                       0.1000     3.5064
  library hold time                                                                     1.0000            0.1541     3.6604
  data required time                                                                                                 3.6604
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6604
  data arrival time                                                                                                 -3.2863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1622 
  total derate : arrival time                                                                             0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1899 

  slack (with derating applied) (VIOLATED)                                                               -0.3741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1842 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.3097                     0.6868 &   2.6868 f
  io_in[26] (net)                                        2   0.1842 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6868 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3219   0.9500   0.0000   0.0733 &   2.7600 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   0.9500            0.4013 &   3.1613 f
  mprj/buf_i[218] (net)                                  2   0.0480 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1146   0.9500   0.0000   0.0025 &   3.1638 f
  data arrival time                                                                                                  3.1638

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5213 &   3.2805 r
  clock reconvergence pessimism                                                                           0.0000     3.2805
  clock uncertainty                                                                                       0.1000     3.3805
  library hold time                                                                     1.0000            0.1525     3.5330
  data required time                                                                                                 3.5330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5330
  data arrival time                                                                                                 -3.1638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3692

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1562 
  total derate : arrival time                                                                             0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1813 

  slack (with derating applied) (VIOLATED)                                                               -0.3692 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1879 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             3.6192                     1.8739 &   3.8739 r
  la_oenb[33] (net)                                      2   0.3195 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8739 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1756   3.6292   0.9500  -0.6847  -0.6033 &   3.2705 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1038   0.9500            0.0232 &   3.2937 r
  mprj/buf_i[97] (net)                                   1   0.0093 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0343   0.1038   0.9500  -0.0160  -0.0167 &   3.2770 r
  data arrival time                                                                                                  3.2770

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1393   1.0500   0.0000   1.6597 &   3.4188 r
  clock reconvergence pessimism                                                                           0.0000     3.4188
  clock uncertainty                                                                                       0.1000     3.5188
  library hold time                                                                     1.0000            0.1185     3.6374
  data required time                                                                                                 3.6374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6374
  data arrival time                                                                                                 -3.2770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2051 

  slack (with derating applied) (VIOLATED)                                                               -0.3604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1552 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             1.5486                     0.8037 &   2.8037 f
  la_oenb[52] (net)                                      2   0.2213 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8037 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5651   0.9500   0.0000   0.0952 &   2.8989 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1242   0.9500            0.4447 &   3.3436 f
  mprj/buf_i[116] (net)                                  2   0.0513 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0553   0.1244   0.9500  -0.0155  -0.0133 &   3.3303 f
  data arrival time                                                                                                  3.3303

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1382   1.0500   0.0000   1.6783 &   3.4374 r
  clock reconvergence pessimism                                                                           0.0000     3.4374
  clock uncertainty                                                                                       0.1000     3.5374
  library hold time                                                                     1.0000            0.1500     3.6874
  data required time                                                                                                 3.6874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6874
  data arrival time                                                                                                 -3.3303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1637 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1930 

  slack (with derating applied) (VIOLATED)                                                               -0.3572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1641 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             3.4095                     1.7680 &   3.7680 r
  la_oenb[31] (net)                                      2   0.3010 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7680 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9860   3.4183   0.9500  -0.5786  -0.5028 &   3.2652 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0935   0.9500            0.0253 &   3.2905 r
  mprj/buf_i[95] (net)                                   1   0.0040 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0935   0.9500   0.0000   0.0000 &   3.2905 r
  data arrival time                                                                                                  3.2905

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1390   1.0500   0.0000   1.6659 &   3.4251 r
  clock reconvergence pessimism                                                                           0.0000     3.4251
  clock uncertainty                                                                                       0.1000     3.5251
  library hold time                                                                     1.0000            0.1195     3.6446
  data required time                                                                                                 3.6446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6446
  data arrival time                                                                                                 -3.2905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1631 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1989 

  slack (with derating applied) (VIOLATED)                                                               -0.3541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1552 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              1.3682                     0.7209 &   2.7209 f
  la_oenb[3] (net)                                       2   0.1966 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7209 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2717   1.3780   0.9500  -0.1658  -0.1015 &   2.6193 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0787   0.9500            0.3768 &   2.9961 f
  mprj/buf_i[67] (net)                                   1   0.0074 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0787   0.9500   0.0000   0.0001 &   2.9962 f
  data arrival time                                                                                                  2.9962

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1019   1.0500   0.0000   1.3211 &   3.0803 r
  clock reconvergence pessimism                                                                           0.0000     3.0803
  clock uncertainty                                                                                       0.1000     3.1803
  library hold time                                                                     1.0000            0.1635     3.3438
  data required time                                                                                                 3.3438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3438
  data arrival time                                                                                                 -2.9962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1786 

  slack (with derating applied) (VIOLATED)                                                               -0.3476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1689 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.3624                     0.7077 &   2.7077 f
  io_in[25] (net)                                        2   0.1948 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7077 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3771   0.9500   0.0000   0.0825 &   2.7903 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1105   0.9500            0.4082 &   3.1985 f
  mprj/buf_i[217] (net)                                  2   0.0444 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1106   0.9500   0.0000   0.0013 &   3.1997 f
  data arrival time                                                                                                  3.1997

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5211 &   3.2803 r
  clock reconvergence pessimism                                                                           0.0000     3.2803
  clock uncertainty                                                                                       0.1000     3.3803
  library hold time                                                                     1.0000            0.1535     3.5338
  data required time                                                                                                 3.5338
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5338
  data arrival time                                                                                                 -3.1997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3341

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1562 
  total derate : arrival time                                                                             0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1821 

  slack (with derating applied) (VIOLATED)                                                               -0.3341 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1520 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               1.6541                     0.8641 &   2.8641 f
  io_in[23] (net)                                        2   0.2370 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8641 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3163   1.6692   0.9500  -0.1882  -0.1037 &   2.7604 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1140   0.9500            0.4517 &   3.2121 f
  mprj/buf_i[215] (net)                                  2   0.0394 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1140   0.9500   0.0000   0.0011 &   3.2132 f
  data arrival time                                                                                                  3.2132

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5230 &   3.2821 r
  clock reconvergence pessimism                                                                           0.0000     3.2821
  clock uncertainty                                                                                       0.1000     3.3821
  library hold time                                                                     1.0000            0.1526     3.5348
  data required time                                                                                                 3.5348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5348
  data arrival time                                                                                                 -3.2132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1563 
  total derate : arrival time                                                                             0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1945 

  slack (with derating applied) (VIOLATED)                                                               -0.3215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1271 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             3.3161                     1.7134 &   3.7134 r
  la_oenb[34] (net)                                      2   0.2923 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7134 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8678   3.3260   0.9500  -0.5076  -0.4247 &   3.2887 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1138   0.9500            0.0506 &   3.3393 r
  mprj/buf_i[98] (net)                                   2   0.0212 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0140   0.1138   0.9500  -0.0063  -0.0063 &   3.3331 r
  data arrival time                                                                                                  3.3331

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1390   1.0500   0.0000   1.6657 &   3.4249 r
  clock reconvergence pessimism                                                                           0.0000     3.4249
  clock uncertainty                                                                                       0.1000     3.5249
  library hold time                                                                     1.0000            0.1171     3.6420
  data required time                                                                                                 3.6420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6420
  data arrival time                                                                                                 -3.3331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1631 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1972 

  slack (with derating applied) (VIOLATED)                                                               -0.3090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1118 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             3.2445                     1.6775 &   3.6775 r
  la_oenb[35] (net)                                      2   0.2860 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6775 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7751   3.2542   0.9500  -0.4636  -0.3802 &   3.2973 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0922   0.9500            0.0340 &   3.3313 r
  mprj/buf_i[99] (net)                                   1   0.0047 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0922   0.9500   0.0000   0.0000 &   3.3313 r
  data arrival time                                                                                                  3.3313

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1393   1.0500   0.0000   1.6596 &   3.4188 r
  clock reconvergence pessimism                                                                           0.0000     3.4188
  clock uncertainty                                                                                       0.1000     3.5188
  library hold time                                                                     1.0000            0.1196     3.6383
  data required time                                                                                                 3.6383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6383
  data arrival time                                                                                                 -3.3313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1934 

  slack (with derating applied) (VIOLATED)                                                               -0.3070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1136 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          3.6066                     1.8750 &   3.8750 r
  la_data_in[33] (net)                                   2   0.3188 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8750 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0626   3.6153   0.9500  -0.6348  -0.5582 &   3.3168 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0978   0.9500            0.0177 &   3.3345 r
  mprj/buf_i[161] (net)                                  1   0.0051 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0978   0.9500   0.0000   0.0001 &   3.3346 r
  data arrival time                                                                                                  3.3346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1393   1.0500   0.0000   1.6597 &   3.4188 r
  clock reconvergence pessimism                                                                           0.0000     3.4188
  clock uncertainty                                                                                       0.1000     3.5188
  library hold time                                                                     1.0000            0.1193     3.6381
  data required time                                                                                                 3.6381
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6381
  data arrival time                                                                                                 -3.3346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1628 
  total derate : arrival time                                                                             0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2012 

  slack (with derating applied) (VIOLATED)                                                               -0.3035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1023 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          1.5597                     0.8080 &   2.8080 f
  la_data_in[26] (net)                                   2   0.2228 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8080 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1269   1.5774   0.9500  -0.0777   0.0123 &   2.8204 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0816   0.9500            0.4073 &   3.2277 f
  mprj/buf_i[154] (net)                                  1   0.0062 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0128   0.0816   0.9500  -0.0011  -0.0011 &   3.2266 f
  data arrival time                                                                                                  3.2266

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1306   1.0500   0.0000   1.4992 &   3.2584 r
  clock reconvergence pessimism                                                                           0.0000     3.2584
  clock uncertainty                                                                                       0.1000     3.3584
  library hold time                                                                     1.0000            0.1625     3.5209
  data required time                                                                                                 3.5209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5209
  data arrival time                                                                                                 -3.2266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1552 
  total derate : arrival time                                                                             0.0303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1855 

  slack (with derating applied) (VIOLATED)                                                               -0.2943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1088 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          3.3508                     1.7494 &   3.7494 r
  la_data_in[22] (net)                                   2   0.2964 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7494 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1000   3.3573   0.9500  -0.6619  -0.6045 &   3.1449 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1112   0.9500            0.0466 &   3.1914 r
  mprj/buf_i[150] (net)                                  2   0.0185 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0159   0.1112   0.9500  -0.0079  -0.0080 &   3.1835 r
  data arrival time                                                                                                  3.1835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1307   1.0500   0.0000   1.4969 &   3.2560 r
  clock reconvergence pessimism                                                                           0.0000     3.2560
  clock uncertainty                                                                                       0.1000     3.3560
  library hold time                                                                     1.0000            0.1174     3.4735
  data required time                                                                                                 3.4735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4735
  data arrival time                                                                                                 -3.1835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1550 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1958 

  slack (with derating applied) (VIOLATED)                                                               -0.2900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0942 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[10] (in)                                                             1.6038                     0.8542 &   2.8542 f
  la_oenb[10] (net)                                      2   0.2317 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8542 f
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4895   1.6128   0.9500  -0.2834  -0.2217 &   2.6325 f
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   0.9500            0.4253 &   3.0578 f
  mprj/buf_i[74] (net)                                   2   0.0182 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0041   0.0958   0.9500  -0.0003  -0.0001 &   3.0578 f
  data arrival time                                                                                                  3.0578

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1020   1.0500   0.0000   1.3201 &   3.0793 r
  clock reconvergence pessimism                                                                           0.0000     3.0793
  clock uncertainty                                                                                       0.1000     3.1793
  library hold time                                                                     1.0000            0.1577     3.3370
  data required time                                                                                                 3.3370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3370
  data arrival time                                                                                                 -3.0578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1872 

  slack (with derating applied) (VIOLATED)                                                               -0.2792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0920 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              3.6881                     1.9127 &   3.9127 r
  la_oenb[0] (net)                                       2   0.3258 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9127 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1135   3.6972   0.9500  -1.2553  -1.2016 &   2.7110 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1029   0.9500            0.0181 &   2.7292 r
  mprj/buf_i[64] (net)                                   1   0.0080 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0107   0.1029   0.9500  -0.0046  -0.0047 &   2.7244 r
  data arrival time                                                                                                  2.7244

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9843   1.0500   0.0000   1.0223 &   2.7814 r
  clock reconvergence pessimism                                                                           0.0000     2.7814
  clock uncertainty                                                                                       0.1000     2.8814
  library hold time                                                                     1.0000            0.1186     3.0001
  data required time                                                                                                 3.0001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0001
  data arrival time                                                                                                 -2.7244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1324 
  total derate : arrival time                                                                             0.0701 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2025 

  slack (with derating applied) (VIOLATED)                                                               -0.2756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0731 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           3.5343                     1.8055 &   3.8055 r
  la_data_in[8] (net)                                    2   0.3106 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8055 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5403   3.5499   0.9500  -0.8514  -0.7551 &   3.0504 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   0.9500            0.0240 &   3.0744 r
  mprj/buf_i[136] (net)                                  1   0.0073 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0263   0.1000   0.9500  -0.0121  -0.0127 &   3.0617 r
  data arrival time                                                                                                  3.0617

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0989   1.0500   0.0000   1.3588 &   3.1180 r
  clock reconvergence pessimism                                                                           0.0000     3.1180
  clock uncertainty                                                                                       0.1000     3.2180
  library hold time                                                                     1.0000            0.1191     3.3371
  data required time                                                                                                 3.3371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3371
  data arrival time                                                                                                 -3.0617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1485 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2002 

  slack (with derating applied) (VIOLATED)                                                               -0.2753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0751 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.4206                     0.7413 &   2.7413 f
  la_data_in[11] (net)                                   2   0.2033 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7413 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2453   1.4344   0.9500  -0.1403  -0.0685 &   2.6728 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0886   0.9500            0.3939 &   3.0667 f
  mprj/buf_i[139] (net)                                  2   0.0142 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0886   0.9500   0.0000   0.0002 &   3.0669 f
  data arrival time                                                                                                  3.0669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1020   1.0500   0.0000   1.3203 &   3.0794 r
  clock reconvergence pessimism                                                                           0.0000     3.0794
  clock uncertainty                                                                                       0.1000     3.1794
  library hold time                                                                     1.0000            0.1601     3.3396
  data required time                                                                                                 3.3396
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3396
  data arrival time                                                                                                 -3.0669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1785 

  slack (with derating applied) (VIOLATED)                                                               -0.2727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0941 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             1.5496                     0.7946 &   2.7946 f
  la_oenb[46] (net)                                      2   0.2201 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7946 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1705   1.5629   0.9500  -0.0711   0.0254 &   2.8199 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1286   0.9500            0.4490 &   3.2690 f
  mprj/buf_i[110] (net)                                  2   0.0569 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0830   0.1288   0.9500  -0.0410  -0.0403 &   3.2287 f
  data arrival time                                                                                                  3.2287

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4869 &   3.2461 r
  clock reconvergence pessimism                                                                           0.0000     3.2461
  clock uncertainty                                                                                       0.1000     3.3461
  library hold time                                                                     1.0000            0.1488     3.4949
  data required time                                                                                                 3.4949
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4949
  data arrival time                                                                                                 -3.2287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1546 
  total derate : arrival time                                                                             0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1892 

  slack (with derating applied) (VIOLATED)                                                               -0.2662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0770 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          1.4282                     0.7416 &   2.7416 f
  la_data_in[54] (net)                                   2   0.2042 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7416 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4439   0.9500   0.0000   0.0877 &   2.8293 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1287   0.9500            0.4319 &   3.2612 f
  mprj/buf_i[182] (net)                                  2   0.0603 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0632   0.1292   0.9500  -0.0258  -0.0231 &   3.2382 f
  data arrival time                                                                                                  3.2382

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4855 &   3.2447 r
  clock reconvergence pessimism                                                                           0.0000     3.2447
  clock uncertainty                                                                                       0.1000     3.3447
  library hold time                                                                     1.0000            0.1487     3.4934
  data required time                                                                                                 3.4934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4934
  data arrival time                                                                                                 -3.2382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1545 
  total derate : arrival time                                                                             0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1834 

  slack (with derating applied) (VIOLATED)                                                               -0.2552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0719 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             1.4644                     0.7581 &   2.7581 f
  la_oenb[45] (net)                                      2   0.2091 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7581 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4810   0.9500   0.0000   0.0902 &   2.8483 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1038   0.9500            0.4158 &   3.2641 f
  mprj/buf_i[109] (net)                                  2   0.0321 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0161   0.1038   0.9500  -0.0016  -0.0009 &   3.2632 f
  data arrival time                                                                                                  3.2632

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4913 &   3.2504 r
  clock reconvergence pessimism                                                                           0.0000     3.2504
  clock uncertainty                                                                                       0.1000     3.3504
  library hold time                                                                     1.0000            0.1553     3.5057
  data required time                                                                                                 3.5057
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5057
  data arrival time                                                                                                 -3.2632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1548 
  total derate : arrival time                                                                             0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1815 

  slack (with derating applied) (VIOLATED)                                                               -0.2425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0610 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          1.7374                     0.8845 &   2.8845 f
  la_data_in[55] (net)                                   2   0.2463 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8845 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3760   1.7543   0.9500  -0.2182  -0.1107 &   2.7738 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1300   0.9500            0.4758 &   3.2496 f
  mprj/buf_i[183] (net)                                  2   0.0522 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0121   0.1303   0.9500  -0.0011   0.0023 &   3.2519 f
  data arrival time                                                                                                  3.2519

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4835 &   3.2426 r
  clock reconvergence pessimism                                                                           0.0000     3.2426
  clock uncertainty                                                                                       0.1000     3.3426
  library hold time                                                                     1.0000            0.1485     3.4911
  data required time                                                                                                 3.4911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4911
  data arrival time                                                                                                 -3.2519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1544 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1968 

  slack (with derating applied) (VIOLATED)                                                               -0.2392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0424 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.5272                     0.8034 &   2.8034 f
  la_oenb[8] (net)                                       2   0.2193 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8034 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5393   0.9500   0.0000   0.0799 &   2.8833 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0884   0.9500            0.4082 &   3.2915 f
  mprj/buf_i[72] (net)                                   2   0.0122 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0102   0.0884   0.9500  -0.0009  -0.0008 &   3.2907 f
  data arrival time                                                                                                  3.2907

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1304   1.0500   0.0000   1.5071 &   3.2663 r
  clock reconvergence pessimism                                                                           0.0000     3.2663
  clock uncertainty                                                                                       0.1000     3.3663
  library hold time                                                                     1.0000            0.1602     3.5265
  data required time                                                                                                 3.5265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5265
  data arrival time                                                                                                 -3.2907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1813 

  slack (with derating applied) (VIOLATED)                                                               -0.2358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0545 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           1.6396                     0.8416 &   2.8416 f
  la_data_in[2] (net)                                    2   0.2329 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8416 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4013   1.6532   0.9500  -0.2372  -0.1484 &   2.6932 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0884   0.9500            0.4238 &   3.1170 f
  mprj/buf_i[130] (net)                                  2   0.0102 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0884   0.9500   0.0000   0.0001 &   3.1171 f
  data arrival time                                                                                                  3.1171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1019   1.0500   0.0000   1.3214 &   3.0806 r
  clock reconvergence pessimism                                                                           0.0000     3.0806
  clock uncertainty                                                                                       0.1000     3.1806
  library hold time                                                                     1.0000            0.1602     3.3408
  data required time                                                                                                 3.3408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3408
  data arrival time                                                                                                 -3.1171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1862 

  slack (with derating applied) (VIOLATED)                                                               -0.2237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0376 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             1.5482                     0.7948 &   2.7948 f
  la_oenb[59] (net)                                      2   0.2200 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7948 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1102   1.5609   0.9500  -0.0154   0.0848 &   2.8797 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1499   0.9500            0.4648 &   3.3445 f
  mprj/buf_i[123] (net)                                  2   0.0844 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1111   0.1505   0.9500  -0.0583  -0.0551 &   3.2894 f
  data arrival time                                                                                                  3.2894

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5072 &   3.2663 r
  clock reconvergence pessimism                                                                           0.0000     3.2663
  clock uncertainty                                                                                       0.1000     3.3663
  library hold time                                                                     1.0000            0.1432     3.5096
  data required time                                                                                                 3.5096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5096
  data arrival time                                                                                                 -3.2894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1893 

  slack (with derating applied) (VIOLATED)                                                               -0.2202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0308 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              1.5197                     0.8029 &   2.8029 f
  la_oenb[6] (net)                                       2   0.2188 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8029 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3453   1.5307   0.9500  -0.1940  -0.1238 &   2.6791 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0799   0.9500            0.3994 &   3.0785 f
  mprj/buf_i[70] (net)                                   1   0.0056 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0101   0.0799   0.9500  -0.0010  -0.0009 &   3.0775 f
  data arrival time                                                                                                  3.0775

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0942   1.0500   0.0000   1.2673 &   3.0265 r
  clock reconvergence pessimism                                                                           0.0000     3.0265
  clock uncertainty                                                                                       0.1000     3.1265
  library hold time                                                                     1.0000            0.1631     3.2896
  data required time                                                                                                 3.2896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2896
  data arrival time                                                                                                 -3.0775
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1441 
  total derate : arrival time                                                                             0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1791 

  slack (with derating applied) (VIOLATED)                                                               -0.2120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0329 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          1.7657                     0.9122 &   2.9122 f
  la_data_in[38] (net)                                   2   0.2521 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9122 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7852   0.9500   0.0000   0.1063 &   3.0185 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0918   0.9500            0.4450 &   3.4635 f
  mprj/buf_i[166] (net)                                  2   0.0108 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0135   0.0918   0.9500  -0.0012  -0.0012 &   3.4623 f
  data arrival time                                                                                                  3.4623

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1395   1.0500   0.0000   1.6530 &   3.4121 r
  clock reconvergence pessimism                                                                           0.0000     3.4121
  clock uncertainty                                                                                       0.1000     3.5121
  library hold time                                                                     1.0000            0.1590     3.6712
  data required time                                                                                                 3.6712
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6712
  data arrival time                                                                                                 -3.4623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1625 
  total derate : arrival time                                                                             0.0291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1916 

  slack (with derating applied) (VIOLATED)                                                               -0.2088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0173 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[4] (in)                                                           3.0281                     1.5414 &   3.5414 r
  la_data_in[4] (net)                                    2   0.2655 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5414 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0455   3.0436   0.9500  -0.5782  -0.4834 &   3.0580 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0924   0.9500            0.0469 &   3.1049 r
  mprj/buf_i[132] (net)                                  1   0.0070 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0257   0.0924   0.9500  -0.0116  -0.0121 &   3.0929 r
  data arrival time                                                                                                  3.0929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1019   1.0500   0.0000   1.3211 &   3.0803 r
  clock reconvergence pessimism                                                                           0.0000     3.0803
  clock uncertainty                                                                                       0.1000     3.1803
  library hold time                                                                     1.0000            0.1195     3.2998
  data required time                                                                                                 3.2998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2998
  data arrival time                                                                                                 -3.0929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1852 

  slack (with derating applied) (VIOLATED)                                                               -0.2070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0218 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          1.4822                     0.7669 &   2.7669 f
  la_data_in[56] (net)                                   2   0.2117 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7669 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4998   0.9500   0.0000   0.0947 &   2.8615 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1158   0.9500            0.4272 &   3.2887 f
  mprj/buf_i[184] (net)                                  2   0.0430 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0221   0.1161   0.9500  -0.0022   0.0007 &   3.2894 f
  data arrival time                                                                                                  3.2894

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1306   1.0500   0.0000   1.4792 &   3.2384 r
  clock reconvergence pessimism                                                                           0.0000     3.2384
  clock uncertainty                                                                                       0.1000     3.3384
  library hold time                                                                     1.0000            0.1521     3.4905
  data required time                                                                                                 3.4905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4905
  data arrival time                                                                                                 -3.2894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1542 
  total derate : arrival time                                                                             0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1819 

  slack (with derating applied) (VIOLATED)                                                               -0.2011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0191 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               1.5657                     0.8001 &   2.8001 f
  io_in[24] (net)                                        2   0.2222 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8001 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5801   0.9500   0.0000   0.1057 &   2.9058 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1126   0.9500            0.4382 &   3.3440 f
  mprj/buf_i[216] (net)                                  2   0.0404 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1127   0.9500   0.0000   0.0012 &   3.3452 f
  data arrival time                                                                                                  3.3452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5230 &   3.2822 r
  clock reconvergence pessimism                                                                           0.0000     3.2822
  clock uncertainty                                                                                       0.1000     3.3822
  library hold time                                                                     1.0000            0.1530     3.5352
  data required time                                                                                                 3.5352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5352
  data arrival time                                                                                                 -3.3452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1563 
  total derate : arrival time                                                                             0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1850 

  slack (with derating applied) (VIOLATED)                                                               -0.1899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0049 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[18] (in)                                                             1.4029                     0.7392 &   2.7392 f
  la_oenb[18] (net)                                      2   0.2017 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7392 f
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4127   0.9500   0.0000   0.0698 &   2.8090 f
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0901   0.9500            0.3923 &   3.2013 f
  mprj/buf_i[82] (net)                                   2   0.0168 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0247   0.0901   0.9500  -0.0023  -0.0022 &   3.1991 f
  data arrival time                                                                                                  3.1991

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0995   1.0500   0.0000   1.3625 &   3.1216 r
  clock reconvergence pessimism                                                                           0.0000     3.1216
  clock uncertainty                                                                                       0.1000     3.2216
  library hold time                                                                     1.0000            0.1596     3.3812
  data required time                                                                                                 3.3812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3812
  data arrival time                                                                                                 -3.1991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1486 
  total derate : arrival time                                                                             0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1731 

  slack (with derating applied) (VIOLATED)                                                               -0.1822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0091 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             1.5419                     0.7926 &   2.7926 f
  la_oenb[53] (net)                                      2   0.2193 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7926 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0184   1.5549   0.9500  -0.0101   0.0887 &   2.8812 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1292   0.9500            0.4482 &   3.3294 f
  mprj/buf_i[117] (net)                                  2   0.0575 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0494   0.1295   0.9500  -0.0145  -0.0119 &   3.3176 f
  data arrival time                                                                                                  3.3176

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4863 &   3.2454 r
  clock reconvergence pessimism                                                                           0.0000     3.2454
  clock uncertainty                                                                                       0.1000     3.3454
  library hold time                                                                     1.0000            0.1487     3.4941
  data required time                                                                                                 3.4941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4941
  data arrival time                                                                                                 -3.3176
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1545 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1848 

  slack (with derating applied) (VIOLATED)                                                               -0.1765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0082 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             3.7549                     1.9147 &   3.9147 r
  la_oenb[48] (net)                                      2   0.3299 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9147 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0276   3.7713   0.9500  -0.5874  -0.4687 &   3.4460 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1363   0.9500            0.0454 &   3.4914 r
  mprj/buf_i[112] (net)                                  2   0.0361 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0192   0.1363   0.9500  -0.0119  -0.0116 &   3.4799 r
  data arrival time                                                                                                  3.4799

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1382   1.0500   0.0000   1.6783 &   3.4374 r
  clock reconvergence pessimism                                                                           0.0000     3.4374
  clock uncertainty                                                                                       0.1000     3.5374
  library hold time                                                                     1.0000            0.1145     3.6520
  data required time                                                                                                 3.6520
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6520
  data arrival time                                                                                                 -3.4799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1637 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2039 

  slack (with derating applied) (VIOLATED)                                                               -0.1721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0318 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          1.7945                     0.9153 &   2.9153 f
  la_data_in[53] (net)                                   2   0.2545 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9153 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8114   0.9500   0.0000   0.1187 &   3.0340 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1274   0.9500            0.4812 &   3.5152 f
  mprj/buf_i[181] (net)                                  2   0.0477 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0188   0.1277   0.9500  -0.0020   0.0010 &   3.5161 f
  data arrival time                                                                                                  3.5161

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1383   1.0500   0.0000   1.6767 &   3.4358 r
  clock reconvergence pessimism                                                                           0.0000     3.4358
  clock uncertainty                                                                                       0.1000     3.5358
  library hold time                                                                     1.0000            0.1491     3.6849
  data required time                                                                                                 3.6849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6849
  data arrival time                                                                                                 -3.5161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1636 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1954 

  slack (with derating applied) (VIOLATED)                                                               -0.1688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0266 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          3.2432                     1.6874 &   3.6874 r
  la_data_in[27] (net)                                   2   0.2865 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6874 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7921   3.2504   0.9500  -0.4762  -0.4069 &   3.2804 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1041   0.9500            0.0464 &   3.3268 r
  mprj/buf_i[155] (net)                                  2   0.0135 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0344   0.1041   0.9500  -0.0166  -0.0173 &   3.3095 r
  data arrival time                                                                                                  3.3095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1306   1.0500   0.0000   1.4990 &   3.2581 r
  clock reconvergence pessimism                                                                           0.0000     3.2581
  clock uncertainty                                                                                       0.1000     3.3581
  library hold time                                                                     1.0000            0.1185     3.4766
  data required time                                                                                                 3.4766
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4766
  data arrival time                                                                                                 -3.3095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1551 
  total derate : arrival time                                                                             0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1871 

  slack (with derating applied) (VIOLATED)                                                               -0.1671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0200 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          1.5270                     0.7853 &   2.7853 f
  la_data_in[59] (net)                                   2   0.2172 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7853 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5399   0.9500   0.0000   0.0991 &   2.8844 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   0.9500            0.4556 &   3.3400 f
  mprj/buf_i[187] (net)                                  2   0.0742 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0847   0.1420   0.9500  -0.0385  -0.0353 &   3.3047 f
  data arrival time                                                                                                  3.3047

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1294   1.0500   0.0000   1.4672 &   3.2264 r
  clock reconvergence pessimism                                                                           0.0000     3.2264
  clock uncertainty                                                                                       0.1000     3.3264
  library hold time                                                                     1.0000            0.1454     3.4718
  data required time                                                                                                 3.4718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4718
  data arrival time                                                                                                 -3.3047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1536 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1850 

  slack (with derating applied) (VIOLATED)                                                               -0.1671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0179 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               3.2961                     1.6621 &   3.6621 r
  io_in[30] (net)                                        2   0.2878 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6621 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6640   3.3181   0.9500  -0.4555  -0.3239 &   3.3382 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1331   0.9500            0.0682 &   3.4064 r
  mprj/buf_i[222] (net)                                  2   0.0393 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0141   0.1331   0.9500  -0.0053  -0.0045 &   3.4020 r
  data arrival time                                                                                                  3.4020

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1388   1.0500   0.0000   1.5906 &   3.3498 r
  clock reconvergence pessimism                                                                           0.0000     3.3498
  clock uncertainty                                                                                       0.1000     3.4498
  library hold time                                                                     1.0000            0.1149     3.5647
  data required time                                                                                                 3.5647
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5647
  data arrival time                                                                                                 -3.4020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1595 
  total derate : arrival time                                                                             0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1943 

  slack (with derating applied) (VIOLATED)                                                               -0.1627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0316 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.6210                     0.8558 &   2.8558 f
  la_data_in[9] (net)                                    2   0.2333 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8558 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6325   0.9500   0.0000   0.0839 &   2.9398 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0934   0.9500            0.4256 &   3.3653 f
  mprj/buf_i[137] (net)                                  2   0.0148 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0934   0.9500   0.0000   0.0002 &   3.3655 f
  data arrival time                                                                                                  3.3655

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5072 &   3.2664 r
  clock reconvergence pessimism                                                                           0.0000     3.2664
  clock uncertainty                                                                                       0.1000     3.3664
  library hold time                                                                     1.0000            0.1585     3.5249
  data required time                                                                                                 3.5249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5249
  data arrival time                                                                                                 -3.3655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1824 

  slack (with derating applied) (VIOLATED)                                                               -0.1594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0230 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          1.6165                     0.8246 &   2.8246 f
  la_data_in[61] (net)                                   2   0.2293 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8246 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1139   1.6320   0.9500  -0.0278   0.0819 &   2.9064 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1263   0.9500            0.4548 &   3.3613 f
  mprj/buf_i[189] (net)                                  2   0.0509 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1267   0.9500   0.0000   0.0039 &   3.3651 f
  data arrival time                                                                                                  3.3651

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1304   1.0500   0.0000   1.5074 &   3.2666 r
  clock reconvergence pessimism                                                                           0.0000     3.2666
  clock uncertainty                                                                                       0.1000     3.3666
  library hold time                                                                     1.0000            0.1494     3.5160
  data required time                                                                                                 3.5160
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5160
  data arrival time                                                                                                 -3.3651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1556 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1869 

  slack (with derating applied) (VIOLATED)                                                               -0.1508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0361 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             1.5660                     0.7998 &   2.7998 f
  la_oenb[54] (net)                                      2   0.2221 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7998 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5801   0.9500   0.0000   0.1047 &   2.9046 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1186   0.9500            0.4411 &   3.3457 f
  mprj/buf_i[118] (net)                                  2   0.0442 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0386   0.1188   0.9500  -0.0040  -0.0013 &   3.3444 f
  data arrival time                                                                                                  3.3444

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1308   1.0500   0.0000   1.4834 &   3.2426 r
  clock reconvergence pessimism                                                                           0.0000     3.2426
  clock uncertainty                                                                                       0.1000     3.3426
  library hold time                                                                     1.0000            0.1514     3.4940
  data required time                                                                                                 3.4940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4940
  data arrival time                                                                                                 -3.3444
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1544 
  total derate : arrival time                                                                             0.0291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1835 

  slack (with derating applied) (VIOLATED)                                                               -0.1495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0340 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               4.2973                     2.1311 &   4.1311 r
  io_in[32] (net)                                        2   0.3742 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1311 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6645   4.3407   0.9500  -0.9159  -0.7188 &   3.4123 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1467   0.9500            0.0225 &   3.4348 r
  mprj/buf_i[224] (net)                                  2   0.0380 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1467   0.9500   0.0000   0.0010 &   3.4359 r
  data arrival time                                                                                                  3.4359

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6125 &   3.3717 r
  clock reconvergence pessimism                                                                           0.0000     3.3717
  clock uncertainty                                                                                       0.1000     3.4717
  library hold time                                                                     1.0000            0.1133     3.5850
  data required time                                                                                                 3.5850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5850
  data arrival time                                                                                                 -3.4359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1606 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2204 

  slack (with derating applied) (VIOLATED)                                                               -0.1491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0712 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             3.2749                     1.7087 &   3.7087 r
  la_oenb[25] (net)                                      2   0.2896 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7087 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7665   3.2813   0.9500  -0.4627  -0.3958 &   3.3129 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0929   0.9500            0.0330 &   3.3460 r
  mprj/buf_i[89] (net)                                   1   0.0050 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0263   0.0929   0.9500  -0.0115  -0.0120 &   3.3340 r
  data arrival time                                                                                                  3.3340

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1306   1.0500   0.0000   1.4993 &   3.2584 r
  clock reconvergence pessimism                                                                           0.0000     3.2584
  clock uncertainty                                                                                       0.1000     3.3584
  library hold time                                                                     1.0000            0.1195     3.4780
  data required time                                                                                                 3.4780
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4780
  data arrival time                                                                                                 -3.3340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1552 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1854 

  slack (with derating applied) (VIOLATED)                                                               -0.1440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0414 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          1.5696                     0.8052 &   2.8052 f
  la_data_in[57] (net)                                   2   0.2230 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8052 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1096   1.5835   0.9500  -0.0201   0.0823 &   2.8875 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1216   0.9500            0.4440 &   3.3315 f
  mprj/buf_i[185] (net)                                  2   0.0471 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0156   0.1220   0.9500  -0.0016   0.0019 &   3.3334 f
  data arrival time                                                                                                  3.3334

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1280   1.0500   0.0000   1.4536 &   3.2127 r
  clock reconvergence pessimism                                                                           0.0000     3.2127
  clock uncertainty                                                                                       0.1000     3.3127
  library hold time                                                                     1.0000            0.1506     3.4633
  data required time                                                                                                 3.4633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4633
  data arrival time                                                                                                 -3.3334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1530 
  total derate : arrival time                                                                             0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1831 

  slack (with derating applied) (VIOLATED)                                                               -0.1300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0531 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.4613                     0.7625 &   2.7625 f
  la_data_in[7] (net)                                    2   0.2092 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7625 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0768   1.4752   0.9500  -0.0501   0.0293 &   2.7918 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0819   0.9500            0.3936 &   3.1854 f
  mprj/buf_i[135] (net)                                  1   0.0081 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0819   0.9500   0.0000   0.0001 &   3.1855 f
  data arrival time                                                                                                  3.1855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0951   1.0500   0.0000   1.2901 &   3.0492 r
  clock reconvergence pessimism                                                                           0.0000     3.0492
  clock uncertainty                                                                                       0.1000     3.1492
  library hold time                                                                     1.0000            0.1624     3.3116
  data required time                                                                                                 3.3116
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3116
  data arrival time                                                                                                 -3.1855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1452 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1727 

  slack (with derating applied) (VIOLATED)                                                               -0.1262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0466 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           3.7816                     1.9620 &   3.9620 r
  la_data_in[6] (net)                                    2   0.3342 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9620 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7521   3.7914   0.9500  -1.1276  -1.0647 &   2.8973 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1005   0.9500            0.0098 &   2.9071 r
  mprj/buf_i[134] (net)                                  1   0.0053 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0135   0.1005   0.9500  -0.0061  -0.0063 &   2.9008 r
  data arrival time                                                                                                  2.9008

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.9970   1.0500   0.0000   1.0461 &   2.8052 r
  clock reconvergence pessimism                                                                           0.0000     2.8052
  clock uncertainty                                                                                       0.1000     2.9052
  library hold time                                                                     1.0000            0.1190     3.0243
  data required time                                                                                                 3.0243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0243
  data arrival time                                                                                                 -2.9008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1336 
  total derate : arrival time                                                                             0.0635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1971 

  slack (with derating applied) (VIOLATED)                                                               -0.1235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0736 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             3.2387                     1.6564 &   3.6564 r
  la_oenb[41] (net)                                      2   0.2845 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6564 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4814   3.2524   0.9500  -0.2859  -0.1783 &   3.4780 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1040   0.9500            0.0461 &   3.5241 r
  mprj/buf_i[105] (net)                                  2   0.0133 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0433   0.1040   0.9500  -0.0200  -0.0208 &   3.5033 r
  data arrival time                                                                                                  3.5033

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1396   1.0500   0.0000   1.6488 &   3.4080 r
  clock reconvergence pessimism                                                                           0.0000     3.4080
  clock uncertainty                                                                                       0.1000     3.5080
  library hold time                                                                     1.0000            0.1185     3.6265
  data required time                                                                                                 3.6265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6265
  data arrival time                                                                                                 -3.5033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1623 
  total derate : arrival time                                                                             0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1864 

  slack (with derating applied) (VIOLATED)                                                               -0.1232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0633 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               2.8841                     1.4881 &   3.4881 r
  io_in[27] (net)                                        2   0.2527 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4881 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3366   2.8937   0.9500  -0.2151  -0.1286 &   3.3596 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   0.9500            0.0891 &   3.4487 r
  mprj/buf_i[219] (net)                                  2   0.0420 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0195   0.1298   0.9500  -0.0114  -0.0107 &   3.4380 r
  data arrival time                                                                                                  3.4380

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1380   1.0500   0.0000   1.5731 &   3.3323 r
  clock reconvergence pessimism                                                                           0.0000     3.3323
  clock uncertainty                                                                                       0.1000     3.4323
  library hold time                                                                     1.0000            0.1153     3.5476
  data required time                                                                                                 3.5476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5476
  data arrival time                                                                                                 -3.4380
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1587 
  total derate : arrival time                                                                             0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1799 

  slack (with derating applied) (VIOLATED)                                                               -0.1096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0703 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.8865                     0.9599 &   2.9599 f
  la_oenb[42] (net)                                      2   0.2673 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9599 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9038   0.9500   0.0000   0.1249 &   3.0847 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1097   0.9500            0.4788 &   3.5635 f
  mprj/buf_i[106] (net)                                  2   0.0272 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0411   0.1097   0.9500  -0.0040  -0.0037 &   3.5598 f
  data arrival time                                                                                                  3.5598

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1396   1.0500   0.0000   1.6500 &   3.4092 r
  clock reconvergence pessimism                                                                           0.0000     3.4092
  clock uncertainty                                                                                       0.1000     3.5092
  library hold time                                                                     1.0000            0.1537     3.6629
  data required time                                                                                                 3.6629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6629
  data arrival time                                                                                                 -3.5598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1623 
  total derate : arrival time                                                                             0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1943 

  slack (with derating applied) (VIOLATED)                                                               -0.1031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0912 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.4613                     0.7730 &   2.7730 f
  la_oenb[17] (net)                                      2   0.2105 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7730 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4709   0.9500   0.0000   0.0718 &   2.8448 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0831   0.9500            0.3940 &   3.2388 f
  mprj/buf_i[81] (net)                                   2   0.0091 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0034   0.0831   0.9500  -0.0003  -0.0002 &   3.2386 f
  data arrival time                                                                                                  3.2386

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1020   1.0500   0.0000   1.3189 &   3.0781 r
  clock reconvergence pessimism                                                                           0.0000     3.0781
  clock uncertainty                                                                                       0.1000     3.1781
  library hold time                                                                     1.0000            0.1620     3.3401
  data required time                                                                                                 3.3401
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3401
  data arrival time                                                                                                 -3.2386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1711 

  slack (with derating applied) (VIOLATED)                                                               -0.1015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0696 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             3.3582                     1.7490 &   3.7490 r
  la_oenb[14] (net)                                      2   0.2968 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7490 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7725   3.3656   0.9500  -0.4779  -0.4061 &   3.3430 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1193   0.9500            0.0532 &   3.3962 r
  mprj/buf_i[78] (net)                                   2   0.0258 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0331   0.1193   0.9500  -0.0172  -0.0177 &   3.3785 r
  data arrival time                                                                                                  3.3785

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1305   1.0500   0.0000   1.5042 &   3.2634 r
  clock reconvergence pessimism                                                                           0.0000     3.2634
  clock uncertainty                                                                                       0.1000     3.3634
  library hold time                                                                     1.0000            0.1165     3.4799
  data required time                                                                                                 3.4799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4799
  data arrival time                                                                                                 -3.3785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1554 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1880 

  slack (with derating applied) (VIOLATED)                                                               -0.1014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0867 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             1.6997                     0.8881 &   2.8881 f
  la_oenb[57] (net)                                      2   0.2438 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8881 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2585   1.7160   0.9500  -0.1560  -0.0616 &   2.8266 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1361   0.9500            0.4756 &   3.3021 f
  mprj/buf_i[121] (net)                                  2   0.0599 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0531   0.1365   0.9500  -0.0078  -0.0036 &   3.2985 f
  data arrival time                                                                                                  3.2985

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1046   1.0500   0.0000   1.3899 &   3.1491 r
  clock reconvergence pessimism                                                                           0.0000     3.1491
  clock uncertainty                                                                                       0.1000     3.2491
  library hold time                                                                     1.0000            0.1468     3.3959
  data required time                                                                                                 3.3959
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3959
  data arrival time                                                                                                 -3.2985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1500 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1888 

  slack (with derating applied) (VIOLATED)                                                               -0.0974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0914 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             3.3551                     1.7410 &   3.7410 r
  la_oenb[61] (net)                                      2   0.2963 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7410 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1323   3.3639   0.9500  -0.7107  -0.6312 &   3.1098 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1672   0.9500            0.0883 &   3.1981 r
  mprj/buf_i[125] (net)                                  2   0.0654 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1677   0.9500   0.0000   0.0058 &   3.2040 r
  data arrival time                                                                                                  3.2040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1020   1.0500   0.0000   1.3203 &   3.0794 r
  clock reconvergence pessimism                                                                           0.0000     3.0794
  clock uncertainty                                                                                       0.1000     3.1794
  library hold time                                                                     1.0000            0.1109     3.2903
  data required time                                                                                                 3.2903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2903
  data arrival time                                                                                                 -3.2040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1932 

  slack (with derating applied) (VIOLATED)                                                               -0.0864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1068 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[29] (in)                                                               3.0980                     1.5669 &   3.5669 r
  io_in[29] (net)                                        2   0.2709 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5669 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4313   3.1155   0.9500  -0.2823  -0.1594 &   3.4076 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   0.9500            0.0743 &   3.4819 r
  mprj/buf_i[221] (net)                                  2   0.0364 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0139   0.1270   0.9500  -0.0052  -0.0045 &   3.4774 r
  data arrival time                                                                                                  3.4774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1385   1.0500   0.0000   1.5828 &   3.3419 r
  clock reconvergence pessimism                                                                           0.0000     3.3419
  clock uncertainty                                                                                       0.1000     3.4419
  library hold time                                                                     1.0000            0.1156     3.5575
  data required time                                                                                                 3.5575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5575
  data arrival time                                                                                                 -3.4774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1591 
  total derate : arrival time                                                                             0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1847 

  slack (with derating applied) (VIOLATED)                                                               -0.0802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1045 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             3.4291                     1.7908 &   3.7908 r
  la_oenb[16] (net)                                      2   0.3035 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7908 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8136   3.4358   0.9500  -0.4859  -0.4165 &   3.3743 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1065   0.9500            0.0378 &   3.4121 r
  mprj/buf_i[80] (net)                                   2   0.0133 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0064   0.1066   0.9500  -0.0015  -0.0014 &   3.4106 r
  data arrival time                                                                                                  3.4106

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1304   1.0500   0.0000   1.5072 &   3.2663 r
  clock reconvergence pessimism                                                                           0.0000     3.2663
  clock uncertainty                                                                                       0.1000     3.3663
  library hold time                                                                     1.0000            0.1181     3.4844
  data required time                                                                                                 3.4844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4844
  data arrival time                                                                                                 -3.4106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1868 

  slack (with derating applied) (VIOLATED)                                                               -0.0737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1131 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          1.7693                     0.8991 &   2.8991 f
  la_data_in[60] (net)                                   2   0.2507 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8991 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3068   1.7869   0.9500  -0.1718  -0.0576 &   2.8416 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1528   0.9500            0.4991 &   3.3407 f
  mprj/buf_i[188] (net)                                  2   0.0801 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0880   0.1535   0.9500  -0.0396  -0.0355 &   3.3052 f
  data arrival time                                                                                                  3.3052

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0995   1.0500   0.0000   1.3625 &   3.1216 r
  clock reconvergence pessimism                                                                           0.0000     3.1216
  clock uncertainty                                                                                       0.1000     3.2216
  library hold time                                                                     1.0000            0.1425     3.3641
  data required time                                                                                                 3.3641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3641
  data arrival time                                                                                                 -3.3052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1486 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1923 

  slack (with derating applied) (VIOLATED)                                                               -0.0589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1333 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          1.8118                     0.9226 &   2.9226 f
  la_data_in[62] (net)                                   2   0.2569 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9226 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4203   1.8296   0.9500  -0.2386  -0.1251 &   2.7975 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1621   0.9500            0.5128 &   3.3103 f
  mprj/buf_i[190] (net)                                  2   0.0914 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1010   0.1631   0.9500  -0.0517  -0.0467 &   3.2636 f
  data arrival time                                                                                                  3.2636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1020   1.0500   0.0000   1.3201 &   3.0793 r
  clock reconvergence pessimism                                                                           0.0000     3.0793
  clock uncertainty                                                                                       0.1000     3.1793
  library hold time                                                                     1.0000            0.1400     3.3193
  data required time                                                                                                 3.3193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3193
  data arrival time                                                                                                 -3.2636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1951 

  slack (with derating applied) (VIOLATED)                                                               -0.0556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1395 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               1.5131                     0.8057 &   2.8057 f
  io_in[16] (net)                                        2   0.2186 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8057 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2229   1.5211   0.9500  -0.1360  -0.0744 &   2.7314 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1170   0.9500            0.4317 &   3.1631 f
  mprj/buf_i[208] (net)                                  2   0.0442 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1172   0.9500   0.0000   0.0029 &   3.1660 f
  data arrival time                                                                                                  3.1660

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2106 &   2.9698 r
  clock reconvergence pessimism                                                                           0.0000     2.9698
  clock uncertainty                                                                                       0.1000     3.0698
  library hold time                                                                     1.0000            0.1518     3.2216
  data required time                                                                                                 3.2216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2216
  data arrival time                                                                                                 -3.1660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1414 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1747 

  slack (with derating applied) (VIOLATED)                                                               -0.0556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1191 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          1.7078                     0.8704 &   2.8704 f
  la_data_in[63] (net)                                   2   0.2422 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8704 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3145   1.7244   0.9500  -0.1772  -0.0680 &   2.8024 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1661   0.9500            0.5006 &   3.3030 f
  mprj/buf_i[191] (net)                                  2   0.1002 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1191   0.1678   0.9500  -0.0627  -0.0565 &   3.2465 f
  data arrival time                                                                                                  3.2465

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0981   1.0500   0.0000   1.3015 &   3.0607 r
  clock reconvergence pessimism                                                                           0.0000     3.0607
  clock uncertainty                                                                                       0.1000     3.1607
  library hold time                                                                     1.0000            0.1388     3.2994
  data required time                                                                                                 3.2994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2994
  data arrival time                                                                                                 -3.2465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1457 
  total derate : arrival time                                                                             0.0450 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1908 

  slack (with derating applied) (VIOLATED)                                                               -0.0529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1379 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           1.8005                     0.9165 &   2.9165 f
  wbs_adr_i[30] (net)                                    2   0.2552 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9165 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5810   1.8179   0.9500  -0.3359  -0.2336 &   2.6829 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   0.9500            0.4446 &   3.1275 f
  mprj/buf_i[62] (net)                                   1   0.0061 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0105   0.0863   0.9500  -0.0009  -0.0009 &   3.1266 f
  data arrival time                                                                                                  3.1266

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0479   1.0500   0.0000   1.1535 &   2.9126 r
  clock reconvergence pessimism                                                                           0.0000     2.9126
  clock uncertainty                                                                                       0.1000     3.0126
  library hold time                                                                     1.0000            0.1609     3.1735
  data required time                                                                                                 3.1735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1735
  data arrival time                                                                                                 -3.1266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1387 
  total derate : arrival time                                                                             0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1852 

  slack (with derating applied) (VIOLATED)                                                               -0.0469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1383 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          3.4356                     1.7863 &   3.7863 r
  la_data_in[15] (net)                                   2   0.3036 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7863 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7851   3.4436   0.9500  -0.4549  -0.3775 &   3.4088 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   0.9500            0.0506 &   3.4595 r
  mprj/buf_i[143] (net)                                  2   0.0266 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0266   0.1214   0.9500  -0.0135  -0.0138 &   3.4457 r
  data arrival time                                                                                                  3.4457

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1305   1.0500   0.0000   1.5056 &   3.2648 r
  clock reconvergence pessimism                                                                           0.0000     3.2648
  clock uncertainty                                                                                       0.1000     3.3648
  library hold time                                                                     1.0000            0.1163     3.4810
  data required time                                                                                                 3.4810
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4810
  data arrival time                                                                                                 -3.4457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1555 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1868 

  slack (with derating applied) (VIOLATED)                                                               -0.0353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1515 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             1.7658                     0.8973 &   2.8973 f
  la_oenb[62] (net)                                      2   0.2502 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8973 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3910   1.7834   0.9500  -0.2247  -0.1125 &   2.7849 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1510   0.9500            0.4965 &   3.2813 f
  mprj/buf_i[126] (net)                                  2   0.0770 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0593   0.1519   0.9500  -0.0122  -0.0058 &   3.2755 f
  data arrival time                                                                                                  3.2755

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0981   1.0500   0.0000   1.3015 &   3.0606 r
  clock reconvergence pessimism                                                                           0.0000     3.0606
  clock uncertainty                                                                                       0.1000     3.1606
  library hold time                                                                     1.0000            0.1429     3.3035
  data required time                                                                                                 3.3035
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3035
  data arrival time                                                                                                 -3.2755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1457 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1906 

  slack (with derating applied) (VIOLATED)                                                               -0.0280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1626 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           1.5700                     0.8127 &   2.8127 f
  wbs_dat_i[30] (net)                                    2   0.2243 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8127 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2480   1.5881   0.9500  -0.1536  -0.0656 &   2.7472 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0882   0.9500            0.4147 &   3.1619 f
  mprj/buf_i[30] (net)                                   2   0.0112 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0062   0.0882   0.9500  -0.0005  -0.0004 &   3.1615 f
  data arrival time                                                                                                  3.1615

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0476   1.0500   0.0000   1.1527 &   2.9119 r
  clock reconvergence pessimism                                                                           0.0000     2.9119
  clock uncertainty                                                                                       0.1000     3.0119
  library hold time                                                                     1.0000            0.1603     3.1721
  data required time                                                                                                 3.1721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1721
  data arrival time                                                                                                 -3.1615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1387 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (VIOLATED)                                                               -0.0106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1626 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           1.5783                     0.8168 &   2.8168 f
  wbs_adr_i[31] (net)                                    2   0.2255 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8168 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2667   1.5968   0.9500  -0.1638  -0.0756 &   2.7411 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   0.9500            0.4191 &   3.1602 f
  mprj/buf_i[63] (net)                                   2   0.0137 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0245   0.0917   0.9500  -0.0024  -0.0023 &   3.1579 f
  data arrival time                                                                                                  3.1579

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0397   1.0500   0.0000   1.1339 &   2.8931 r
  clock reconvergence pessimism                                                                           0.0000     2.8931
  clock uncertainty                                                                                       0.1000     2.9931
  library hold time                                                                     1.0000            0.1591     3.1521
  data required time                                                                                                 3.1521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1521
  data arrival time                                                                                                 -3.1579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1378 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (MET)                                                                     0.0058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1790 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              3.5815                     1.8563 &   3.8563 r
  la_oenb[9] (net)                                       2   0.3162 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8563 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0984   3.5908   0.9500  -0.6459  -0.5668 &   3.2895 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1117   0.9500            0.0335 &   3.3230 r
  mprj/buf_i[73] (net)                                   2   0.0158 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0053   0.1117   0.9500  -0.0011  -0.0009 &   3.3221 r
  data arrival time                                                                                                  3.3221

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1020   1.0500   0.0000   1.3189 &   3.0780 r
  clock reconvergence pessimism                                                                           0.0000     3.0780
  clock uncertainty                                                                                       0.1000     3.1780
  library hold time                                                                     1.0000            0.1174     3.2954
  data required time                                                                                                 3.2954
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2954
  data arrival time                                                                                                 -3.3221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0267

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1866 

  slack (with derating applied) (MET)                                                                     0.0267 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2133 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                               4.7733                     2.3385 &   4.3385 r
  io_in[35] (net)                                        2   0.4132 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3385 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8894   4.8077   0.9500  -1.0299  -0.7820 &   3.5565 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1875   0.9500            0.0269 &   3.5834 r
  mprj/buf_i[227] (net)                                  2   0.0655 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0278   0.1882   0.9500  -0.0170  -0.0117 &   3.5717 r
  data arrival time                                                                                                  3.5717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1382   1.0500   0.0000   1.5763 &   3.3354 r
  clock reconvergence pessimism                                                                           0.0000     3.3354
  clock uncertainty                                                                                       0.1000     3.4354
  library hold time                                                                     1.0000            0.1085     3.5440
  data required time                                                                                                 3.5440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5440
  data arrival time                                                                                                 -3.5717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1588 
  total derate : arrival time                                                                             0.0698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2287 

  slack (with derating applied) (MET)                                                                     0.0277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2564 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.4187                     0.7401 &   2.7401 f
  la_data_in[5] (net)                                    2   0.2030 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7401 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1526   1.4326   0.9500  -0.1024  -0.0273 &   2.7128 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0793   0.9500            0.3853 &   3.0981 f
  mprj/buf_i[133] (net)                                  1   0.0068 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0793   0.9500   0.0000   0.0001 &   3.0982 f
  data arrival time                                                                                                  3.0982

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.9970   1.0500   0.0000   1.0461 &   2.8052 r
  clock reconvergence pessimism                                                                           0.0000     2.8052
  clock uncertainty                                                                                       0.1000     2.9052
  library hold time                                                                     1.0000            0.1633     3.0685
  data required time                                                                                                 3.0685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0685
  data arrival time                                                                                                 -3.0982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1336 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1632 

  slack (with derating applied) (MET)                                                                     0.0297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1929 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[1] (in)                                                           2.9144                     1.4914 &   3.4914 r
  la_data_in[1] (net)                                    2   0.2548 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4914 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0506   2.9279   0.9500  -0.6127  -0.5301 &   2.9613 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0914   0.9500            0.0528 &   3.0142 r
  mprj/buf_i[129] (net)                                  1   0.0075 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0914   0.9500   0.0000   0.0001 &   3.0143 r
  data arrival time                                                                                                  3.0143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.9819   1.0500   0.0000   1.0020 &   2.7612 r
  clock reconvergence pessimism                                                                           0.0000     2.7612
  clock uncertainty                                                                                       0.1000     2.8612
  library hold time                                                                     1.0000            0.1195     2.9807
  data required time                                                                                                 2.9807
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9807
  data arrival time                                                                                                 -3.0143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1315 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1709 

  slack (with derating applied) (MET)                                                                     0.0335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2044 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              1.6197                     0.8383 &   2.8383 f
  la_oenb[5] (net)                                       2   0.2314 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8383 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3633   1.6388   0.9500  -0.2205  -0.1319 &   2.7064 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0838   0.9500            0.4177 &   3.1241 f
  mprj/buf_i[69] (net)                                   1   0.0070 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0027   0.0838   0.9500  -0.0002  -0.0002 &   3.1239 f
  data arrival time                                                                                                  3.1239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0046   1.0500   0.0000   1.0603 &   2.8195 r
  clock reconvergence pessimism                                                                           0.0000     2.8195
  clock uncertainty                                                                                       0.1000     2.9195
  library hold time                                                                     1.0000            0.1617     3.0812
  data required time                                                                                                 3.0812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0812
  data arrival time                                                                                                 -3.1239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1343 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1725 

  slack (with derating applied) (MET)                                                                     0.0427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2153 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               4.2332                     2.1163 &   4.1163 r
  io_in[31] (net)                                        2   0.3694 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1163 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2450   4.2679   0.9500  -0.6837  -0.5006 &   3.6158 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   0.9500            0.0237 &   3.6395 r
  mprj/buf_i[223] (net)                                  2   0.0361 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1435   0.9500   0.0000   0.0010 &   3.6404 r
  data arrival time                                                                                                  3.6404

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6089 &   3.3681 r
  clock reconvergence pessimism                                                                           0.0000     3.3681
  clock uncertainty                                                                                       0.1000     3.4681
  library hold time                                                                     1.0000            0.1137     3.5818
  data required time                                                                                                 3.5818
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5818
  data arrival time                                                                                                 -3.6404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1604 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2073 

  slack (with derating applied) (MET)                                                                     0.0586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2659 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          1.7353                     0.8880 &   2.8880 f
  la_data_in[58] (net)                                   2   0.2464 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8880 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7511   0.9500   0.0000   0.1161 &   3.0041 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1391   0.9500            0.4830 &   3.4871 f
  mprj/buf_i[186] (net)                                  2   0.0629 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0589   0.1396   0.9500  -0.0090  -0.0046 &   3.4825 f
  data arrival time                                                                                                  3.4825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1039   1.0500   0.0000   1.3859 &   3.1451 r
  clock reconvergence pessimism                                                                           0.0000     3.1451
  clock uncertainty                                                                                       0.1000     3.2451
  library hold time                                                                     1.0000            0.1461     3.3911
  data required time                                                                                                 3.3911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3911
  data arrival time                                                                                                 -3.4825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1498 
  total derate : arrival time                                                                             0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     0.0914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2734 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           3.5172                     1.7755 &   3.7755 r
  wbs_dat_i[15] (net)                                    2   0.3077 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7755 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7510   3.5396   0.9500  -0.9837  -0.8741 &   2.9014 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0963   0.9500            0.0208 &   2.9222 r
  mprj/buf_i[15] (net)                                   1   0.0048 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0963   0.9500   0.0000   0.0001 &   2.9223 r
  data arrival time                                                                                                  2.9223

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8784   1.0500   0.0000   0.8257 &   2.5849 r
  clock reconvergence pessimism                                                                           0.0000     2.5849
  clock uncertainty                                                                                       0.1000     2.6849
  library hold time                                                                     1.0000            0.1192     2.8041
  data required time                                                                                                 2.8041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8041
  data arrival time                                                                                                 -2.9223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1231 
  total derate : arrival time                                                                             0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1817 

  slack (with derating applied) (MET)                                                                     0.1182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2999 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[28] (in)                                                           3.0100                     1.5248 &   3.5248 r
  wbs_adr_i[28] (net)                                    2   0.2635 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5248 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1263   3.0271   0.9500  -0.6165  -0.5194 &   3.0054 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   0.9500            0.0458 &   3.0512 r
  mprj/buf_i[60] (net)                                   1   0.0056 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0057   0.0903   0.9500  -0.0005  -0.0004 &   3.0507 r
  data arrival time                                                                                                  3.0507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9553   1.0500   0.0000   0.9513 &   2.7104 r
  clock reconvergence pessimism                                                                           0.0000     2.7104
  clock uncertainty                                                                                       0.1000     2.8104
  library hold time                                                                     1.0000            0.1196     2.9300
  data required time                                                                                                 2.9300
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9300
  data arrival time                                                                                                 -3.0507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1291 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1691 

  slack (with derating applied) (MET)                                                                     0.1207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2898 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[0] (in)                                                           1.7601                     0.9170 &   2.9170 f
  la_data_in[0] (net)                                    2   0.2522 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9170 f
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5164   1.7791   0.9500  -0.2671  -0.1760 &   2.7410 f
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0855   0.9500            0.4385 &   3.1794 f
  mprj/buf_i[128] (net)                                  1   0.0061 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0855   0.9500   0.0000   0.0000 &   3.1795 f
  data arrival time                                                                                                  3.1795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.9857   1.0500   0.0000   1.0248 &   2.7840 r
  clock reconvergence pessimism                                                                           0.0000     2.7840
  clock uncertainty                                                                                       0.1000     2.8840
  library hold time                                                                     1.0000            0.1612     3.0452
  data required time                                                                                                 3.0452
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0452
  data arrival time                                                                                                 -3.1795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1326 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (MET)                                                                     0.1343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3088 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                            6.0548                     3.1128 &   5.1128 r
  wbs_sel_i[2] (net)                                     2   0.5355 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1128 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1082   6.0781   0.9500  -2.8223  -2.7205 &   2.3923 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1394   0.9500           -0.0969 &   2.2953 r
  mprj/buf_i[232] (net)                                  2   0.0101 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1394   0.9500   0.0000   0.0001 &   2.2955 r
  data arrival time                                                                                                  2.2955

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2061   1.0500   0.0000   0.1589 &   1.9181 r
  clock reconvergence pessimism                                                                           0.0000     1.9181
  clock uncertainty                                                                                       0.1000     2.0181
  library hold time                                                                     1.0000            0.1142     2.1323
  data required time                                                                                                 2.1323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1323
  data arrival time                                                                                                 -2.2955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0913 
  total derate : arrival time                                                                             0.1585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (MET)                                                                     0.1632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4131 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           3.4534                     1.7446 &   3.7446 r
  wbs_adr_i[17] (net)                                    2   0.3019 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7446 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6025   3.4760   0.9500  -0.8979  -0.7880 &   2.9566 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0985   0.9500            0.0269 &   2.9836 r
  mprj/buf_i[49] (net)                                   1   0.0070 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0985   0.9500   0.0000   0.0001 &   2.9836 r
  data arrival time                                                                                                  2.9836

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8784   1.0500   0.0000   0.8257 &   2.5848 r
  clock reconvergence pessimism                                                                           0.0000     2.5848
  clock uncertainty                                                                                       0.1000     2.6848
  library hold time                                                                     1.0000            0.1191     2.8039
  data required time                                                                                                 2.8039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8039
  data arrival time                                                                                                 -2.9836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1231 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1775 

  slack (with derating applied) (MET)                                                                     0.1797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3573 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           3.5856                     1.8099 &   3.8099 r
  wbs_adr_i[13] (net)                                    2   0.3135 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8099 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6766   3.6100   0.9500  -0.9583  -0.8432 &   2.9667 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1016   0.9500            0.0221 &   2.9888 r
  mprj/buf_i[45] (net)                                   1   0.0079 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1016   0.9500   0.0000   0.0001 &   2.9889 r
  data arrival time                                                                                                  2.9889

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8781   1.0500   0.0000   0.8290 &   2.5881 r
  clock reconvergence pessimism                                                                           0.0000     2.5881
  clock uncertainty                                                                                       0.1000     2.6881
  library hold time                                                                     1.0000            0.1188     2.8069
  data required time                                                                                                 2.8069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8069
  data arrival time                                                                                                 -2.9889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (MET)                                                                     0.1820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3629 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           3.2093                     1.6247 &   3.6247 r
  wbs_adr_i[22] (net)                                    2   0.2808 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6247 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3197   3.2282   0.9500  -0.7750  -0.6754 &   2.9493 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1054   0.9500            0.0489 &   2.9982 r
  mprj/buf_i[54] (net)                                   2   0.0148 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0151   0.1054   0.9500  -0.0073  -0.0074 &   2.9908 r
  data arrival time                                                                                                  2.9908

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8781   1.0500   0.0000   0.8288 &   2.5880 r
  clock reconvergence pessimism                                                                           0.0000     2.5880
  clock uncertainty                                                                                       0.1000     2.6880
  library hold time                                                                     1.0000            0.1182     2.8062
  data required time                                                                                                 2.8062
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8062
  data arrival time                                                                                                 -2.9908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     0.1846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3568 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                               5.6987                     2.7552 &   4.7552 r
  io_in[37] (net)                                        2   0.4920 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7552 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6150   5.7490   0.9500  -1.4004  -1.0711 &   3.6841 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2040   0.9500           -0.0127 &   3.6714 r
  mprj/buf_i[229] (net)                                  2   0.0678 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2050   0.9500   0.0000   0.0074 &   3.6788 r
  data arrival time                                                                                                  3.6788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5211 &   3.2803 r
  clock reconvergence pessimism                                                                           0.0000     3.2803
  clock uncertainty                                                                                       0.1000     3.3803
  library hold time                                                                     1.0000            0.1066     3.4868
  data required time                                                                                                 3.4868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.4868
  data arrival time                                                                                                 -3.6788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1562 
  total derate : arrival time                                                                             0.0920 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2482 

  slack (with derating applied) (MET)                                                                     0.1920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4402 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           1.5928                     0.8229 &   2.8229 f
  wbs_dat_i[26] (net)                                    2   0.2274 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8229 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2659   1.6118   0.9500  -0.1562  -0.0647 &   2.7581 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0796   0.9500            0.4102 &   3.1684 f
  mprj/buf_i[26] (net)                                   1   0.0041 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0796   0.9500   0.0000   0.0000 &   3.1684 f
  data arrival time                                                                                                  3.1684

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9534   1.0500   0.0000   0.9479 &   2.7071 r
  clock reconvergence pessimism                                                                           0.0000     2.7071
  clock uncertainty                                                                                       0.1000     2.8071
  library hold time                                                                     1.0000            0.1632     2.9703
  data required time                                                                                                 2.9703
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9703
  data arrival time                                                                                                 -3.1684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1289 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1635 

  slack (with derating applied) (MET)                                                                     0.1982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3617 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           1.6723                     0.8543 &   2.8543 f
  wbs_adr_i[29] (net)                                    2   0.2372 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8543 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3239   1.6874   0.9500  -0.1897  -0.0909 &   2.7634 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0816   0.9500            0.4224 &   3.1858 f
  mprj/buf_i[61] (net)                                   1   0.0045 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0816   0.9500   0.0000   0.0001 &   3.1859 f
  data arrival time                                                                                                  3.1859

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9549   1.0500   0.0000   0.9508 &   2.7099 r
  clock reconvergence pessimism                                                                           0.0000     2.7099
  clock uncertainty                                                                                       0.1000     2.8099
  library hold time                                                                     1.0000            0.1625     2.9724
  data required time                                                                                                 2.9724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9724
  data arrival time                                                                                                 -3.1859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1290 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1665 

  slack (with derating applied) (MET)                                                                     0.2135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3799 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               2.5971                     1.3116 &   3.3116 f
  io_in[34] (net)                                        2   0.3762 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3116 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6102   2.5971   0.9500  -0.3641  -0.1305 &   3.1811 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1595   0.9500            0.6128 &   3.7938 f
  mprj/buf_i[226] (net)                                  2   0.0615 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0302   0.1603   0.9500  -0.0036   0.0019 &   3.7958 f
  data arrival time                                                                                                  3.7958

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1383   1.0500   0.0000   1.5778 &   3.3369 r
  clock reconvergence pessimism                                                                           0.0000     3.3369
  clock uncertainty                                                                                       0.1000     3.4369
  library hold time                                                                     1.0000            0.1407     3.5776
  data required time                                                                                                 3.5776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5776
  data arrival time                                                                                                 -3.7958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1589 
  total derate : arrival time                                                                             0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2231 

  slack (with derating applied) (MET)                                                                     0.2181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4412 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           3.2378                     1.6472 &   3.6472 r
  wbs_dat_i[24] (net)                                    2   0.2840 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6472 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2695   3.2544   0.9500  -0.7404  -0.6463 &   3.0009 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0906   0.9500            0.0322 &   3.0331 r
  mprj/buf_i[24] (net)                                   1   0.0035 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0906   0.9500   0.0000   0.0000 &   3.0331 r
  data arrival time                                                                                                  3.0331

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8779   1.0500   0.0000   0.8304 &   2.5896 r
  clock reconvergence pessimism                                                                           0.0000     2.5896
  clock uncertainty                                                                                       0.1000     2.6896
  library hold time                                                                     1.0000            0.1195     2.8091
  data required time                                                                                                 2.8091
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8091
  data arrival time                                                                                                 -3.0331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1689 

  slack (with derating applied) (MET)                                                                     0.2240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3929 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           3.3748                     1.7040 &   3.7040 r
  wbs_adr_i[16] (net)                                    2   0.2951 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7040 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3759   3.3963   0.9500  -0.8066  -0.6939 &   3.0101 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1010   0.9500            0.0343 &   3.0444 r
  mprj/buf_i[48] (net)                                   2   0.0096 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0083   0.1010   0.9500  -0.0032  -0.0033 &   3.0411 r
  data arrival time                                                                                                  3.0411

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8785   1.0500   0.0000   0.8237 &   2.5829 r
  clock reconvergence pessimism                                                                           0.0000     2.5829
  clock uncertainty                                                                                       0.1000     2.6829
  library hold time                                                                     1.0000            0.1189     2.8018
  data required time                                                                                                 2.8018
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8018
  data arrival time                                                                                                 -3.0411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1230 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1734 

  slack (with derating applied) (MET)                                                                     0.2393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4127 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               4.7170                     2.3100 &   4.3100 r
  io_in[33] (net)                                        2   0.4086 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3100 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3235   4.7533   0.9500  -0.7412  -0.4908 &   3.8192 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1577   0.9500            0.0060 &   3.8251 r
  mprj/buf_i[225] (net)                                  2   0.0406 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1578   0.9500   0.0000   0.0028 &   3.8279 r
  data arrival time                                                                                                  3.8279

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1394   1.0500   0.0000   1.6121 &   3.3713 r
  clock reconvergence pessimism                                                                           0.0000     3.3713
  clock uncertainty                                                                                       0.1000     3.4713
  library hold time                                                                     1.0000            0.1120     3.5833
  data required time                                                                                                 3.5833
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5833
  data arrival time                                                                                                 -3.8279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1605 
  total derate : arrival time                                                                             0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2132 

  slack (with derating applied) (MET)                                                                     0.2446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4577 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           1.7209                     0.8815 &   2.8815 f
  wbs_adr_i[26] (net)                                    2   0.2445 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8815 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2491   1.7359   0.9500  -0.1460  -0.0436 &   2.8378 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   0.9500            0.4302 &   3.2680 f
  mprj/buf_i[58] (net)                                   1   0.0047 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   0.9500   0.0000   0.0001 &   3.2680 f
  data arrival time                                                                                                  3.2680

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9819   1.0500   0.0000   1.0020 &   2.7612 r
  clock reconvergence pessimism                                                                           0.0000     2.7612
  clock uncertainty                                                                                       0.1000     2.8612
  library hold time                                                                     1.0000            0.1621     3.0233
  data required time                                                                                                 3.0233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0233
  data arrival time                                                                                                 -3.2680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1315 
  total derate : arrival time                                                                             0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1672 

  slack (with derating applied) (MET)                                                                     0.2448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4120 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          3.2599                     1.6917 &   3.6917 r
  la_data_in[10] (net)                                   2   0.2877 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6917 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4470   3.2679   0.9500  -0.2688  -0.1841 &   3.5075 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   0.9500            0.0515 &   3.5590 r
  mprj/buf_i[138] (net)                                  2   0.0194 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0196   0.1110   0.9500  -0.0090  -0.0092 &   3.5498 r
  data arrival time                                                                                                  3.5498

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1020   1.0500   0.0000   1.3198 &   3.0789 r
  clock reconvergence pessimism                                                                           0.0000     3.0789
  clock uncertainty                                                                                       0.1000     3.1789
  library hold time                                                                     1.0000            0.1175     3.2964
  data required time                                                                                                 3.2964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2964
  data arrival time                                                                                                 -3.5498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1466 
  total derate : arrival time                                                                             0.0218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1684 

  slack (with derating applied) (MET)                                                                     0.2534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4218 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                                7.3405                     3.6256 &   5.6256 r
  io_in[0] (net)                                         2   0.6391 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.6256 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.8456   7.3916   0.9500  -3.1594  -2.8524 &   2.7732 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1903   0.9500           -0.1229 &   2.6503 r
  mprj/buf_i[192] (net)                                  2   0.0371 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1903   0.9500   0.0000   0.0011 &   2.6514 r
  data arrival time                                                                                                  2.6514

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5337   1.0500   0.0000   0.4047 &   2.1639 r
  clock reconvergence pessimism                                                                           0.0000     2.1639
  clock uncertainty                                                                                       0.1000     2.2639
  library hold time                                                                     1.0000            0.1083     2.3721
  data required time                                                                                                 2.3721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3721
  data arrival time                                                                                                 -2.6514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1030 
  total derate : arrival time                                                                             0.1883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2914 

  slack (with derating applied) (MET)                                                                     0.2792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5706 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[7] (in)                                                              1.9902                     1.0496 &   3.0496 f
  la_oenb[7] (net)                                       2   0.2864 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0496 f
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.0051   0.9500   0.0000   0.1039 &   3.1534 f
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0918   0.9500            0.4749 &   3.6283 f
  mprj/buf_i[71] (net)                                   1   0.0073 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0918   0.9500   0.0000   0.0001 &   3.6284 f
  data arrival time                                                                                                  3.6284

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0851   1.0500   0.0000   1.3284 &   3.0876 r
  clock reconvergence pessimism                                                                           0.0000     3.0876
  clock uncertainty                                                                                       0.1000     3.1876
  library hold time                                                                     1.0000            0.1591     3.3466
  data required time                                                                                                 3.3466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3466
  data arrival time                                                                                                 -3.6284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1470 
  total derate : arrival time                                                                             0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1775 

  slack (with derating applied) (MET)                                                                     0.2818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4593 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             1.7503                     0.8904 &   2.8904 f
  la_oenb[63] (net)                                      2   0.2481 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8904 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7678   0.9500   0.0000   0.1222 &   3.0126 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1487   0.9500            0.4921 &   3.5047 f
  mprj/buf_i[127] (net)                                  2   0.0744 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0581   0.1499   0.9500  -0.0085  -0.0015 &   3.5033 f
  data arrival time                                                                                                  3.5033

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0684   1.0500   0.0000   1.2105 &   2.9697 r
  clock reconvergence pessimism                                                                           0.0000     2.9697
  clock uncertainty                                                                                       0.1000     3.0697
  library hold time                                                                     1.0000            0.1434     3.2131
  data required time                                                                                                 3.2131
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2131
  data arrival time                                                                                                 -3.5033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1414 
  total derate : arrival time                                                                             0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1746 

  slack (with derating applied) (MET)                                                                     0.2902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4648 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           3.1944                     1.6174 &   3.6174 r
  wbs_dat_i[17] (net)                                    2   0.2795 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6174 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2134   3.2128   0.9500  -0.6404  -0.5301 &   3.0873 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1082   0.9500            0.0522 &   3.1396 r
  mprj/buf_i[17] (net)                                   2   0.0176 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0246   0.1082   0.9500  -0.0118  -0.0122 &   3.1274 r
  data arrival time                                                                                                  3.1274

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8928   1.0500   0.0000   0.8453 &   2.6044 r
  clock reconvergence pessimism                                                                           0.0000     2.6044
  clock uncertainty                                                                                       0.1000     2.7044
  library hold time                                                                     1.0000            0.1178     2.8222
  data required time                                                                                                 2.8222
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8222
  data arrival time                                                                                                 -3.1274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1240 
  total derate : arrival time                                                                             0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1669 

  slack (with derating applied) (MET)                                                                     0.3052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4721 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           3.3799                     1.7160 &   3.7160 r
  wbs_dat_i[28] (net)                                    2   0.2964 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7160 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0668   3.3979   0.9500  -0.6131  -0.5033 &   3.2127 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0918   0.9500            0.0248 &   3.2375 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0918   0.9500   0.0000   0.0000 &   3.2375 r
  data arrival time                                                                                                  3.2375

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9549   1.0500   0.0000   0.9506 &   2.7098 r
  clock reconvergence pessimism                                                                           0.0000     2.7098
  clock uncertainty                                                                                       0.1000     2.8098
  library hold time                                                                     1.0000            0.1195     2.9293
  data required time                                                                                                 2.9293
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9293
  data arrival time                                                                                                 -3.2375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1290 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1684 

  slack (with derating applied) (MET)                                                                     0.3082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4766 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           1.7255                     0.8816 &   2.8816 f
  wbs_dat_i[22] (net)                                    2   0.2449 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8816 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4322   1.7410   0.9500  -0.2572  -0.1582 &   2.7234 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0930   0.9500            0.4400 &   3.1635 f
  mprj/buf_i[22] (net)                                   2   0.0123 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0930   0.9500   0.0000   0.0002 &   3.1636 f
  data arrival time                                                                                                  3.1636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8781   1.0500   0.0000   0.8292 &   2.5883 r
  clock reconvergence pessimism                                                                           0.0000     2.5883
  clock uncertainty                                                                                       0.1000     2.6883
  library hold time                                                                     1.0000            0.1587     2.8470
  data required time                                                                                                 2.8470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8470
  data arrival time                                                                                                 -3.1636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     0.3166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4818 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           1.5434                     0.7934 &   2.7934 f
  wbs_dat_i[25] (net)                                    2   0.2195 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7934 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0057   1.5565   0.9500  -0.0032   0.0946 &   2.8880 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0778   0.9500            0.4011 &   3.2891 f
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0778   0.9500   0.0000   0.0000 &   3.2891 f
  data arrival time                                                                                                  3.2891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9534   1.0500   0.0000   0.9480 &   2.7071 r
  clock reconvergence pessimism                                                                           0.0000     2.7071
  clock uncertainty                                                                                       0.1000     2.8071
  library hold time                                                                     1.0000            0.1638     2.9709
  data required time                                                                                                 2.9709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9709
  data arrival time                                                                                                 -3.2891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1289 
  total derate : arrival time                                                                             0.0264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1553 

  slack (with derating applied) (MET)                                                                     0.3182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4736 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           1.6978                     0.8699 &   2.8699 f
  wbs_dat_i[23] (net)                                    2   0.2412 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8699 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3665   1.7128   0.9500  -0.2221  -0.1247 &   2.7452 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0848   0.9500            0.4287 &   3.1739 f
  mprj/buf_i[23] (net)                                   1   0.0065 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0064   0.0848   0.9500  -0.0005  -0.0005 &   3.1735 f
  data arrival time                                                                                                  3.1735

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8779   1.0500   0.0000   0.8302 &   2.5894 r
  clock reconvergence pessimism                                                                           0.0000     2.5894
  clock uncertainty                                                                                       0.1000     2.6894
  library hold time                                                                     1.0000            0.1614     2.8508
  data required time                                                                                                 2.8508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8508
  data arrival time                                                                                                 -3.1735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1627 

  slack (with derating applied) (MET)                                                                     0.3226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4853 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           3.5855                     1.8093 &   3.8093 r
  wbs_adr_i[18] (net)                                    2   0.3134 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8093 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4216   3.6094   0.9500  -0.7933  -0.6718 &   3.1375 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1083   0.9500            0.0292 &   3.1667 r
  mprj/buf_i[50] (net)                                   2   0.0128 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0147   0.1083   0.9500  -0.0072  -0.0074 &   3.1593 r
  data arrival time                                                                                                  3.1593

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8782   1.0500   0.0000   0.8275 &   2.5866 r
  clock reconvergence pessimism                                                                           0.0000     2.5866
  clock uncertainty                                                                                       0.1000     2.6866
  library hold time                                                                     1.0000            0.1178     2.8044
  data required time                                                                                                 2.8044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8044
  data arrival time                                                                                                 -3.1593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (MET)                                                                     0.3549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5281 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              3.4669                     1.7781 &   3.7781 r
  la_oenb[1] (net)                                       2   0.3049 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7781 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4488   3.4797   0.9500  -0.2601  -0.1482 &   3.6299 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   0.9500            0.0290 &   3.6589 r
  mprj/buf_i[65] (net)                                   2   0.0086 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1007   0.9500   0.0000   0.0001 &   3.6590 r
  data arrival time                                                                                                  3.6590

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1019   1.0500   0.0000   1.3215 &   3.0806 r
  clock reconvergence pessimism                                                                           0.0000     3.0806
  clock uncertainty                                                                                       0.1000     3.1806
  library hold time                                                                     1.0000            0.1190     3.2997
  data required time                                                                                                 3.2997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2997
  data arrival time                                                                                                 -3.6590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1467 
  total derate : arrival time                                                                             0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     0.3593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5271 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.0677                     0.5667 &   2.5667 f
  io_in[12] (net)                                        2   0.1540 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5667 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0756   0.9500   0.0000   0.0508 &   2.6174 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1045   0.9500            0.3556 &   2.9731 f
  mprj/buf_i[204] (net)                                  2   0.0447 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0110   0.1049   0.9500  -0.0010   0.0020 &   2.9751 f
  data arrival time                                                                                                  2.9751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7039   1.0500   0.0000   0.5989 &   2.3581 r
  clock reconvergence pessimism                                                                           0.0000     2.3581
  clock uncertainty                                                                                       0.1000     2.4581
  library hold time                                                                     1.0000            0.1550     2.6131
  data required time                                                                                                 2.6131
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6131
  data arrival time                                                                                                 -2.9751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1123 
  total derate : arrival time                                                                             0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1339 

  slack (with derating applied) (MET)                                                                     0.3620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4959 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           1.7367                     0.8876 &   2.8876 f
  wbs_adr_i[25] (net)                                    2   0.2465 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8876 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3232   1.7527   0.9500  -0.1954  -0.0923 &   2.7953 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   0.9500            0.4324 &   3.2277 f
  mprj/buf_i[57] (net)                                   1   0.0044 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   0.9500   0.0000   0.0000 &   3.2278 f
  data arrival time                                                                                                  3.2278

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8779   1.0500   0.0000   0.8305 &   2.5896 r
  clock reconvergence pessimism                                                                           0.0000     2.5896
  clock uncertainty                                                                                       0.1000     2.6896
  library hold time                                                                     1.0000            0.1621     2.8518
  data required time                                                                                                 2.8518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8518
  data arrival time                                                                                                 -3.2278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1618 

  slack (with derating applied) (MET)                                                                     0.3760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5378 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           1.7389                     0.8899 &   2.8899 f
  wbs_adr_i[23] (net)                                    2   0.2469 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8899 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3404   1.7543   0.9500  -0.1985  -0.0967 &   2.7932 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0908   0.9500            0.4398 &   3.2330 f
  mprj/buf_i[55] (net)                                   2   0.0104 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0048   0.0908   0.9500  -0.0004  -0.0003 &   3.2327 f
  data arrival time                                                                                                  3.2327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8780   1.0500   0.0000   0.8297 &   2.5888 r
  clock reconvergence pessimism                                                                           0.0000     2.5888
  clock uncertainty                                                                                       0.1000     2.6888
  library hold time                                                                     1.0000            0.1594     2.8482
  data required time                                                                                                 2.8482
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8482
  data arrival time                                                                                                 -3.2327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1623 

  slack (with derating applied) (MET)                                                                     0.3845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5468 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           3.7627                     1.8998 &   3.8998 r
  wbs_dat_i[16] (net)                                    2   0.3291 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8998 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4847   3.7875   0.9500  -0.8396  -0.7129 &   3.1869 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0998   0.9500            0.0093 &   3.1961 r
  mprj/buf_i[16] (net)                                   1   0.0048 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0998   0.9500   0.0000   0.0001 &   3.1962 r
  data arrival time                                                                                                  3.1962

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8784   1.0500   0.0000   0.8256 &   2.5848 r
  clock reconvergence pessimism                                                                           0.0000     2.5848
  clock uncertainty                                                                                       0.1000     2.6848
  library hold time                                                                     1.0000            0.1191     2.8038
  data required time                                                                                                 2.8038
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8038
  data arrival time                                                                                                 -3.1962
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1231 
  total derate : arrival time                                                                             0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1744 

  slack (with derating applied) (MET)                                                                     0.3924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5668 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           1.8239                     0.9298 &   2.9298 f
  wbs_adr_i[21] (net)                                    2   0.2587 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9298 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4196   1.8410   0.9500  -0.2431  -0.1343 &   2.7954 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0998   0.9500            0.4602 &   3.2556 f
  mprj/buf_i[53] (net)                                   2   0.0170 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0272   0.0998   0.9500  -0.0025  -0.0024 &   3.2533 f
  data arrival time                                                                                                  3.2533

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8781   1.0500   0.0000   0.8290 &   2.5881 r
  clock reconvergence pessimism                                                                           0.0000     2.5881
  clock uncertainty                                                                                       0.1000     2.6881
  library hold time                                                                     1.0000            0.1563     2.8445
  data required time                                                                                                 2.8445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8445
  data arrival time                                                                                                 -3.2533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1661 

  slack (with derating applied) (MET)                                                                     0.4088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5749 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           1.5378                     0.7891 &   2.7891 f
  wbs_dat_i[18] (net)                                    2   0.2185 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7891 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5510   0.9500   0.0000   0.0997 &   2.8888 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0906   0.9500            0.4118 &   3.3006 f
  mprj/buf_i[18] (net)                                   2   0.0136 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0302   0.0906   0.9500  -0.0029  -0.0029 &   3.2977 f
  data arrival time                                                                                                  3.2977

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8782   1.0500   0.0000   0.8284 &   2.5876 r
  clock reconvergence pessimism                                                                           0.0000     2.5876
  clock uncertainty                                                                                       0.1000     2.6876
  library hold time                                                                     1.0000            0.1595     2.8470
  data required time                                                                                                 2.8470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8470
  data arrival time                                                                                                 -3.2977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1232 
  total derate : arrival time                                                                             0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1503 

  slack (with derating applied) (MET)                                                                     0.4506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6009 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[14] (in)                                                           1.8808                     0.9526 &   2.9527 f
  wbs_adr_i[14] (net)                                    2   0.2662 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9527 f
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5276   1.9007   0.9500  -0.2964  -0.1790 &   2.7737 f
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1015   0.9500            0.4700 &   3.2437 f
  mprj/buf_i[46] (net)                                   2   0.0175 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0085   0.1015   0.9500  -0.0007  -0.0005 &   3.2432 f
  data arrival time                                                                                                  3.2432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8401   1.0500   0.0000   0.7635 &   2.5227 r
  clock reconvergence pessimism                                                                           0.0000     2.5227
  clock uncertainty                                                                                       0.1000     2.6227
  library hold time                                                                     1.0000            0.1559     2.7785
  data required time                                                                                                 2.7785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7785
  data arrival time                                                                                                 -3.2432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1201 
  total derate : arrival time                                                                             0.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1667 

  slack (with derating applied) (MET)                                                                     0.4646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6313 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           1.6999                     0.8692 &   2.8692 f
  wbs_adr_i[27] (net)                                    2   0.2413 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8692 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7153   0.9500   0.0000   0.1106 &   2.9798 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0818   0.9500            0.4264 &   3.4062 f
  mprj/buf_i[59] (net)                                   1   0.0042 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0818   0.9500   0.0000   0.0000 &   3.4062 f
  data arrival time                                                                                                  3.4062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9313   1.0500   0.0000   0.9084 &   2.6676 r
  clock reconvergence pessimism                                                                           0.0000     2.6676
  clock uncertainty                                                                                       0.1000     2.7676
  library hold time                                                                     1.0000            0.1624     2.9300
  data required time                                                                                                 2.9300
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9300
  data arrival time                                                                                                 -3.4062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1270 
  total derate : arrival time                                                                             0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1553 

  slack (with derating applied) (MET)                                                                     0.4762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6315 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                            4.7320                     2.4633 &   4.4633 r
  wbs_sel_i[0] (net)                                     2   0.4194 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4633 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2558   4.7427   0.9500  -1.8602  -1.7929 &   2.6704 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1173   0.9500           -0.0335 &   2.6369 r
  mprj/buf_i[230] (net)                                  1   0.0078 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1173   0.9500   0.0000   0.0001 &   2.6370 r
  data arrival time                                                                                                  2.6370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2445   1.0500   0.0000   0.1796 &   1.9388 r
  clock reconvergence pessimism                                                                           0.0000     1.9388
  clock uncertainty                                                                                       0.1000     2.0388
  library hold time                                                                     1.0000            0.1167     2.1555
  data required time                                                                                                 2.1555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1555
  data arrival time                                                                                                 -2.6370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0923 
  total derate : arrival time                                                                             0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1954 

  slack (with derating applied) (MET)                                                                     0.4815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6769 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           1.7236                     0.8771 &   2.8771 f
  wbs_dat_i[27] (net)                                    2   0.2443 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8771 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7394   0.9500   0.0000   0.1152 &   2.9923 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0932   0.9500            0.4399 &   3.4322 f
  mprj/buf_i[27] (net)                                   2   0.0125 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0932   0.9500   0.0000   0.0002 &   3.4324 f
  data arrival time                                                                                                  3.4324

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9424   1.0500   0.0000   0.9279 &   2.6871 r
  clock reconvergence pessimism                                                                           0.0000     2.6871
  clock uncertainty                                                                                       0.1000     2.7871
  library hold time                                                                     1.0000            0.1586     2.9457
  data required time                                                                                                 2.9457
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9457
  data arrival time                                                                                                 -3.4324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1280 
  total derate : arrival time                                                                             0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1572 

  slack (with derating applied) (MET)                                                                     0.4867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6439 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           1.8707                     0.9556 &   2.9556 f
  wbs_adr_i[24] (net)                                    2   0.2655 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9556 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3025   1.8879   0.9500  -0.1745  -0.0611 &   2.8945 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0834   0.9500            0.4515 &   3.3460 f
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0834   0.9500   0.0000   0.0000 &   3.3460 f
  data arrival time                                                                                                  3.3460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8779   1.0500   0.0000   0.8304 &   2.5896 r
  clock reconvergence pessimism                                                                           0.0000     2.5896
  clock uncertainty                                                                                       0.1000     2.6896
  library hold time                                                                     1.0000            0.1619     2.8515
  data required time                                                                                                 2.8515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8515
  data arrival time                                                                                                 -3.3460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1622 

  slack (with derating applied) (MET)                                                                     0.4946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6568 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           1.8711                     0.9519 &   2.9519 f
  wbs_adr_i[15] (net)                                    2   0.2653 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9519 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3432   1.8899   0.9500  -0.1906  -0.0705 &   2.8813 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   0.9500            0.4544 &   3.3357 f
  mprj/buf_i[47] (net)                                   1   0.0049 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0863   0.9500   0.0000   0.0001 &   3.3358 f
  data arrival time                                                                                                  3.3358

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8619   1.0500   0.0000   0.7968 &   2.5560 r
  clock reconvergence pessimism                                                                           0.0000     2.5560
  clock uncertainty                                                                                       0.1000     2.6560
  library hold time                                                                     1.0000            0.1609     2.8169
  data required time                                                                                                 2.8169
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8169
  data arrival time                                                                                                 -3.3358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1217 
  total derate : arrival time                                                                             0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1620 

  slack (with derating applied) (MET)                                                                     0.5189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6809 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               1.5958                     0.8299 &   2.8299 f
  io_in[10] (net)                                        2   0.2283 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8299 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3717   1.6116   0.9500  -0.2215  -0.1433 &   2.6865 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1227   0.9500            0.4493 &   3.1358 f
  mprj/buf_i[202] (net)                                  2   0.0479 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0135   0.1229   0.9500  -0.0015   0.0015 &   3.1374 f
  data arrival time                                                                                                  3.1374

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7047   1.0500   0.0000   0.5965 &   2.3557 r
  clock reconvergence pessimism                                                                           0.0000     2.3557
  clock uncertainty                                                                                       0.1000     2.4557
  library hold time                                                                     1.0000            0.1503     2.6060
  data required time                                                                                                 2.6060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6060
  data arrival time                                                                                                 -3.1374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1122 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1518 

  slack (with derating applied) (MET)                                                                     0.5313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6831 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           1.6511                     0.8407 &   2.8407 f
  wbs_dat_i[12] (net)                                    2   0.2341 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8407 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6671   0.9500   0.0000   0.1144 &   2.9550 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0865   0.9500            0.4240 &   3.3791 f
  mprj/buf_i[12] (net)                                   1   0.0086 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0052   0.0865   0.9500  -0.0004  -0.0004 &   3.3787 f
  data arrival time                                                                                                  3.3787

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8783   1.0500   0.0000   0.8268 &   2.5859 r
  clock reconvergence pessimism                                                                           0.0000     2.5859
  clock uncertainty                                                                                       0.1000     2.6859
  library hold time                                                                     1.0000            0.1608     2.8468
  data required time                                                                                                 2.8468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8468
  data arrival time                                                                                                 -3.3787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1231 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1515 

  slack (with derating applied) (MET)                                                                     0.5319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6834 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              3.7734                     1.9501 &   3.9501 r
  la_oenb[4] (net)                                       2   0.3330 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9501 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8715   3.7845   0.9500  -0.4991  -0.3993 &   3.5508 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0983   0.9500            0.0079 &   3.5588 r
  mprj/buf_i[68] (net)                                   1   0.0038 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0983   0.9500   0.0000   0.0000 &   3.5588 r
  data arrival time                                                                                                  3.5588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.9970   1.0500   0.0000   1.0462 &   2.8053 r
  clock reconvergence pessimism                                                                           0.0000     2.8053
  clock uncertainty                                                                                       0.1000     2.9053
  library hold time                                                                     1.0000            0.1192     3.0245
  data required time                                                                                                 3.0245
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0245
  data arrival time                                                                                                 -3.5588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1336 
  total derate : arrival time                                                                             0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1655 

  slack (with derating applied) (MET)                                                                     0.5343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6998 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[8] (in)                                                                2.9408                     1.4969 &   3.4969 r
  io_in[8] (net)                                         2   0.2568 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4969 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6858   2.9568   0.9500  -0.4602  -0.3584 &   3.1385 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1362   0.9500            0.0885 &   3.2270 r
  mprj/buf_i[200] (net)                                  2   0.0445 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0224   0.1364   0.9500  -0.0111  -0.0088 &   3.2182 r
  data arrival time                                                                                                  3.2182

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7980   1.0500   0.0000   0.7027 &   2.4619 r
  clock reconvergence pessimism                                                                           0.0000     2.4619
  clock uncertainty                                                                                       0.1000     2.5619
  library hold time                                                                     1.0000            0.1145     2.6764
  data required time                                                                                                 2.6764
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6764
  data arrival time                                                                                                 -3.2182
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1172 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1522 

  slack (with derating applied) (MET)                                                                     0.5418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6940 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               2.4259                     1.2281 &   3.2281 f
  io_in[36] (net)                                        2   0.3516 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2281 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4259   0.9500   0.0000   0.2462 &   3.4743 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1542   0.9500            0.5862 &   4.0605 f
  mprj/buf_i[228] (net)                                  2   0.0603 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0127   0.1550   0.9500  -0.0010   0.0048 &   4.0653 f
  data arrival time                                                                                                  4.0653

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.1341   1.0500   0.0000   1.5212 &   3.2804 r
  clock reconvergence pessimism                                                                           0.0000     3.2804
  clock uncertainty                                                                                       0.1000     3.3804
  library hold time                                                                     1.0000            0.1421     3.5225
  data required time                                                                                                 3.5225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5225
  data arrival time                                                                                                 -4.0653
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1562 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2004 

  slack (with derating applied) (MET)                                                                     0.5428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7432 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           3.8526                     1.9836 &   3.9836 r
  wbs_dat_i[31] (net)                                    2   0.3396 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9836 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7913   3.8654   0.9500  -0.4563  -0.3437 &   3.6399 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1139   0.9500            0.0196 &   3.6595 r
  mprj/buf_i[31] (net)                                   2   0.0143 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0358   0.1139   0.9500  -0.0169  -0.0176 &   3.6419 r
  data arrival time                                                                                                  3.6419

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0335   1.0500   0.0000   1.1199 &   2.8791 r
  clock reconvergence pessimism                                                                           0.0000     2.8791
  clock uncertainty                                                                                       0.1000     2.9791
  library hold time                                                                     1.0000            0.1171     3.0962
  data required time                                                                                                 3.0962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0962
  data arrival time                                                                                                 -3.6419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1371 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1689 

  slack (with derating applied) (MET)                                                                     0.5457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7146 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               1.4597                     0.7716 &   2.7716 f
  io_in[13] (net)                                        2   0.2100 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7716 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1614   1.4711   0.9500  -0.0998  -0.0304 &   2.7411 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1171   0.9500            0.4247 &   3.1658 f
  mprj/buf_i[205] (net)                                  2   0.0454 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1174   0.9500   0.0000   0.0029 &   3.1687 f
  data arrival time                                                                                                  3.1687

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7038   1.0500   0.0000   0.5994 &   2.3585 r
  clock reconvergence pessimism                                                                           0.0000     2.3585
  clock uncertainty                                                                                       0.1000     2.4585
  library hold time                                                                     1.0000            0.1518     2.6103
  data required time                                                                                                 2.6103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6103
  data arrival time                                                                                                 -3.1687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1123 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1437 

  slack (with derating applied) (MET)                                                                     0.5584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7021 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               1.6009                     0.8568 &   2.8568 f
  io_in[14] (net)                                        2   0.2317 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8568 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1606   1.6095   0.9500  -0.0987  -0.0278 &   2.8290 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1270   0.9500            0.4531 &   3.2821 f
  mprj/buf_i[206] (net)                                  2   0.0529 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1273   0.9500   0.0000   0.0038 &   3.2858 f
  data arrival time                                                                                                  3.2858

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7047   1.0500   0.0000   0.5967 &   2.3559 r
  clock reconvergence pessimism                                                                           0.0000     2.3559
  clock uncertainty                                                                                       0.1000     2.4559
  library hold time                                                                     1.0000            0.1492     2.6051
  data required time                                                                                                 2.6051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6051
  data arrival time                                                                                                 -3.2858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1122 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1452 

  slack (with derating applied) (MET)                                                                     0.6807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8259 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                            4.6453                     2.4207 &   4.4207 r
  wbs_sel_i[1] (net)                                     2   0.4118 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4207 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6672   4.6553   0.9500  -1.6176  -1.5438 &   2.8769 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1125   0.9500           -0.0334 &   2.8435 r
  mprj/buf_i[231] (net)                                  1   0.0054 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1125   0.9500   0.0000   0.0001 &   2.8436 r
  data arrival time                                                                                                  2.8436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2061   1.0500   0.0000   0.1589 &   1.9181 r
  clock reconvergence pessimism                                                                           0.0000     1.9181
  clock uncertainty                                                                                       0.1000     2.0181
  library hold time                                                                     1.0000            0.1173     2.1354
  data required time                                                                                                 2.1354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1354
  data arrival time                                                                                                 -2.8436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0913 
  total derate : arrival time                                                                             0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1820 

  slack (with derating applied) (MET)                                                                     0.7082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8901 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                                7.4441                     3.7230 &   5.7230 r
  io_in[1] (net)                                         2   0.6524 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.7230 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0728   7.5121   0.9500  -2.7363  -2.4371 &   3.2860 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   0.9500           -0.1299 &   3.1560 r
  mprj/buf_i[193] (net)                                  2   0.0363 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1911   0.9500   0.0000   0.0011 &   3.1571 r
  data arrival time                                                                                                  3.1571

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5894   1.0500   0.0000   0.4606 &   2.2198 r
  clock reconvergence pessimism                                                                           0.0000     2.2198
  clock uncertainty                                                                                       0.1000     2.3198
  library hold time                                                                     1.0000            0.1082     2.4279
  data required time                                                                                                 2.4279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4279
  data arrival time                                                                                                 -3.1571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1057 
  total derate : arrival time                                                                             0.1660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2717 

  slack (with derating applied) (MET)                                                                     0.7292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0009 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           1.9355                     0.9794 &   2.9794 f
  wbs_dat_i[14] (net)                                    2   0.2739 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9794 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1048   1.9556   0.9500  -0.0593   0.0750 &   3.0544 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0911   0.9500            0.4678 &   3.5222 f
  mprj/buf_i[14] (net)                                   1   0.0075 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0911   0.9500   0.0000   0.0001 &   3.5223 f
  data arrival time                                                                                                  3.5223

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8303   1.0500   0.0000   0.7491 &   2.5083 r
  clock reconvergence pessimism                                                                           0.0000     2.5083
  clock uncertainty                                                                                       0.1000     2.6083
  library hold time                                                                     1.0000            0.1593     2.7676
  data required time                                                                                                 2.7676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7676
  data arrival time                                                                                                 -3.5223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1194 
  total derate : arrival time                                                                             0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1543 

  slack (with derating applied) (MET)                                                                     0.7547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9090 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           1.9432                     0.9857 &   2.9857 f
  wbs_dat_i[13] (net)                                    2   0.2752 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9857 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9625   0.9500   0.0000   0.1341 &   3.1199 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1032   0.9500            0.4800 &   3.5999 f
  mprj/buf_i[13] (net)                                   2   0.0178 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0208   0.1032   0.9500  -0.0021  -0.0019 &   3.5979 f
  data arrival time                                                                                                  3.5979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.8783   1.0500   0.0000   0.8265 &   2.5857 r
  clock reconvergence pessimism                                                                           0.0000     2.5857
  clock uncertainty                                                                                       0.1000     2.6857
  library hold time                                                                     1.0000            0.1554     2.8411
  data required time                                                                                                 2.8411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8411
  data arrival time                                                                                                 -3.5979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1231 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     0.7568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9124 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            3.8387                     1.9259 &   3.9259 r
  wbs_adr_i[8] (net)                                     2   0.3351 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.9259 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8260   3.8682   0.9500  -0.9246  -0.7842 &   3.1416 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1176   0.9500            0.0227 &   3.1644 r
  mprj/buf_i[40] (net)                                   2   0.0175 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1176   0.9500   0.0000   0.0002 &   3.1646 r
  data arrival time                                                                                                  3.1646

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5516   1.0500   0.0000   0.4314 &   2.1905 r
  clock reconvergence pessimism                                                                           0.0000     2.1905
  clock uncertainty                                                                                       0.1000     2.2905
  library hold time                                                                     1.0000            0.1167     2.4072
  data required time                                                                                                 2.4072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4072
  data arrival time                                                                                                 -3.1646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1043 
  total derate : arrival time                                                                             0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1616 

  slack (with derating applied) (MET)                                                                     0.7574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9189 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                2.8004                     1.4343 &   3.4343 r
  io_in[9] (net)                                         2   0.2448 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4343 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4457   2.8129   0.9500  -0.2774  -0.1852 &   3.2491 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   0.9500            0.1018 &   3.3510 r
  mprj/buf_i[201] (net)                                  2   0.0523 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0251   0.1438   0.9500  -0.0155  -0.0127 &   3.3383 r
  data arrival time                                                                                                  3.3383

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7047   1.0500   0.0000   0.5965 &   2.3557 r
  clock reconvergence pessimism                                                                           0.0000     2.3557
  clock uncertainty                                                                                       0.1000     2.4557
  library hold time                                                                     1.0000            0.1137     2.5694
  data required time                                                                                                 2.5694
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5694
  data arrival time                                                                                                 -3.3383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1122 
  total derate : arrival time                                                                             0.0258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1380 

  slack (with derating applied) (MET)                                                                     0.7689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9069 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            3.3311                     1.6835 &   3.6835 r
  wbs_dat_i[7] (net)                                     2   0.2912 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6835 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.0958   3.3524   0.9500  -0.6287  -0.5081 &   3.1755 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0949   0.9500            0.0307 &   3.2062 r
  mprj/buf_i[7] (net)                                    1   0.0056 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0170   0.0949   0.9500  -0.0075  -0.0078 &   3.1983 r
  data arrival time                                                                                                  3.1983

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5516   1.0500   0.0000   0.4313 &   2.1905 r
  clock reconvergence pessimism                                                                           0.0000     2.1905
  clock uncertainty                                                                                       0.1000     2.2905
  library hold time                                                                     1.0000            0.1192     2.4097
  data required time                                                                                                 2.4097
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4097
  data arrival time                                                                                                 -3.1983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1043 
  total derate : arrival time                                                                             0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1457 

  slack (with derating applied) (MET)                                                                     0.7887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9344 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            4.3224                     2.1595 &   4.1595 r
  wbs_adr_i[2] (net)                                     2   0.3772 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1595 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4139   4.3593   0.9500  -1.3568  -1.2032 &   2.9563 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1169   0.9500           -0.0079 &   2.9484 r
  mprj/buf_i[34] (net)                                   2   0.0113 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1169   0.9500   0.0000   0.0001 &   2.9485 r
  data arrival time                                                                                                  2.9485

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2196   1.0500   0.0000   0.1661 &   1.9253 r
  clock reconvergence pessimism                                                                           0.0000     1.9253
  clock uncertainty                                                                                       0.1000     2.0253
  library hold time                                                                     1.0000            0.1168     2.1421
  data required time                                                                                                 2.1421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1421
  data arrival time                                                                                                 -2.9485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0917 
  total derate : arrival time                                                                             0.0799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1716 

  slack (with derating applied) (MET)                                                                     0.8064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9780 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               1.6651                     0.8694 &   2.8694 f
  io_in[11] (net)                                        2   0.2385 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8694 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6796   0.9500   0.0000   0.0859 &   2.9554 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1192   0.9500            0.4556 &   3.4110 f
  mprj/buf_i[203] (net)                                  2   0.0424 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1194   0.9500   0.0000   0.0026 &   3.4135 f
  data arrival time                                                                                                  3.4135

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7047   1.0500   0.0000   0.5966 &   2.3557 r
  clock reconvergence pessimism                                                                           0.0000     2.3557
  clock uncertainty                                                                                       0.1000     2.4557
  library hold time                                                                     1.0000            0.1513     2.6070
  data required time                                                                                                 2.6070
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6070
  data arrival time                                                                                                 -3.4135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1122 
  total derate : arrival time                                                                             0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1408 

  slack (with derating applied) (MET)                                                                     0.8066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9474 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[8] (in)                                                            3.2855                     1.6597 &   3.6597 r
  wbs_dat_i[8] (net)                                     2   0.2871 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6597 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.0007   3.3074   0.9500  -0.5844  -0.4623 &   3.1974 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1118   0.9500            0.0499 &   3.2473 r
  mprj/buf_i[8] (net)                                    2   0.0196 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0434   0.1118   0.9500  -0.0215  -0.0223 &   3.2251 r
  data arrival time                                                                                                  3.2251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5512   1.0500   0.0000   0.4319 &   2.1910 r
  clock reconvergence pessimism                                                                           0.0000     2.1910
  clock uncertainty                                                                                       0.1000     2.2910
  library hold time                                                                     1.0000            0.1174     2.4084
  data required time                                                                                                 2.4084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4084
  data arrival time                                                                                                 -3.2251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1043 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1452 

  slack (with derating applied) (MET)                                                                     0.8167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9619 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.7832                     0.9088 &   2.9088 f
  wbs_dat_i[29] (net)                                    2   0.2528 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9088 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7983   0.9500   0.0000   0.1163 &   3.0252 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   0.9500            0.4395 &   3.4647 f
  mprj/buf_i[29] (net)                                   1   0.0044 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   0.9500   0.0000   0.0001 &   3.4647 f
  data arrival time                                                                                                  3.4647

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.7036   1.0500   0.0000   0.5998 &   2.3590 r
  clock reconvergence pessimism                                                                           0.0000     2.3590
  clock uncertainty                                                                                       0.1000     2.4590
  library hold time                                                                     1.0000            0.1618     2.6208
  data required time                                                                                                 2.6208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6208
  data arrival time                                                                                                 -3.4647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1123 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1416 

  slack (with derating applied) (MET)                                                                     0.8439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9855 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           4.0088                     2.0117 &   4.0117 r
  wbs_adr_i[11] (net)                                    2   0.3501 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0117 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2421   4.0395   0.9500  -1.2859  -1.1575 &   2.8542 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1056   0.9500            0.0001 &   2.8543 r
  mprj/buf_i[43] (net)                                   1   0.0065 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0050   0.1056   0.9500  -0.0020  -0.0021 &   2.8523 r
  data arrival time                                                                                                  2.8523

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9275   1.0500   0.0000   0.0264 &   1.7856 r
  clock reconvergence pessimism                                                                           0.0000     1.7856
  clock uncertainty                                                                                       0.1000     1.8856
  library hold time                                                                     1.0000            0.1181     2.0037
  data required time                                                                                                 2.0037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0037
  data arrival time                                                                                                 -2.8523
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0850 
  total derate : arrival time                                                                             0.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1596 

  slack (with derating applied) (MET)                                                                     0.8486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0082 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[7] (in)                                                                3.1940                     1.6120 &   3.6120 r
  io_in[7] (net)                                         2   0.2791 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6120 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5037   3.2133   0.9500  -0.3000  -0.1685 &   3.4435 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1458   0.9500            0.0809 &   3.5245 r
  mprj/buf_i[199] (net)                                  2   0.0491 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0162   0.1462   0.9500  -0.0065  -0.0028 &   3.5217 r
  data arrival time                                                                                                  3.5217

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7690   1.0500   0.0000   0.6626 &   2.4218 r
  clock reconvergence pessimism                                                                           0.0000     2.4218
  clock uncertainty                                                                                       0.1000     2.5218
  library hold time                                                                     1.0000            0.1134     2.6352
  data required time                                                                                                 2.6352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6352
  data arrival time                                                                                                 -3.5217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1153 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1428 

  slack (with derating applied) (MET)                                                                     0.8865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0293 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               3.5746                     1.8559 &   3.8559 r
  io_in[15] (net)                                        2   0.3158 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8559 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9211   3.5825   0.9500  -0.5455  -0.4624 &   3.3935 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1495   0.9500            0.0638 &   3.4573 r
  mprj/buf_i[207] (net)                                  2   0.0477 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0028   0.1499   0.9500  -0.0002   0.0036 &   3.4608 r
  data arrival time                                                                                                  3.4608

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7039   1.0500   0.0000   0.5991 &   2.3583 r
  clock reconvergence pessimism                                                                           0.0000     2.3583
  clock uncertainty                                                                                       0.1000     2.4583
  library hold time                                                                     1.0000            0.1130     2.5713
  data required time                                                                                                 2.5713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5713
  data arrival time                                                                                                 -3.4608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1123 
  total derate : arrival time                                                                             0.0367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1490 

  slack (with derating applied) (MET)                                                                     0.8896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0385 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            1.5938                     0.8143 &   2.8143 f
  wbs_dat_i[9] (net)                                     2   0.2261 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8143 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.6084   0.9500   0.0000   0.1092 &   2.9235 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0891   0.9500            0.4183 &   3.3418 f
  mprj/buf_i[9] (net)                                    2   0.0115 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0891   0.9500   0.0000   0.0001 &   3.3420 f
  data arrival time                                                                                                  3.3420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.5509   1.0500   0.0000   0.4322 &   2.1913 r
  clock reconvergence pessimism                                                                           0.0000     2.1913
  clock uncertainty                                                                                       0.1000     2.2913
  library hold time                                                                     1.0000            0.1600     2.4513
  data required time                                                                                                 2.4513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4513
  data arrival time                                                                                                 -3.3420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1043 
  total derate : arrival time                                                                             0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1321 

  slack (with derating applied) (MET)                                                                     0.8906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0228 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            1.6294                     0.8317 &   2.8317 f
  wbs_adr_i[9] (net)                                     2   0.2312 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8317 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0794   1.6448   0.9500  -0.0065   0.1061 &   2.9378 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0883   0.9500            0.4225 &   3.3604 f
  mprj/buf_i[41] (net)                                   2   0.0103 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0883   0.9500   0.0000   0.0001 &   3.3605 f
  data arrival time                                                                                                  3.3605

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5508   1.0500   0.0000   0.4323 &   2.1914 r
  clock reconvergence pessimism                                                                           0.0000     2.1914
  clock uncertainty                                                                                       0.1000     2.2914
  library hold time                                                                     1.0000            0.1603     2.4517
  data required time                                                                                                 2.4517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4517
  data arrival time                                                                                                 -3.3605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1044 
  total derate : arrival time                                                                             0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1329 

  slack (with derating applied) (MET)                                                                     0.9088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0417 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                                4.5065                     2.2166 &   4.2166 r
  io_in[4] (net)                                         2   0.3905 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2166 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6253   4.5395   0.9500  -0.9160  -0.6967 &   3.5199 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   0.9500            0.0167 &   3.5366 r
  mprj/buf_i[196] (net)                                  2   0.0407 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0245   0.1525   0.9500  -0.0141  -0.0135 &   3.5231 r
  data arrival time                                                                                                  3.5231

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7212   1.0500   0.0000   0.6088 &   2.3680 r
  clock reconvergence pessimism                                                                           0.0000     2.3680
  clock uncertainty                                                                                       0.1000     2.4680
  library hold time                                                                     1.0000            0.1127     2.5807
  data required time                                                                                                 2.5807
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5807
  data arrival time                                                                                                 -3.5231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1128 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1742 

  slack (with derating applied) (MET)                                                                     0.9425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1166 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            3.8273                     1.9224 &   3.9224 r
  wbs_adr_i[1] (net)                                     2   0.3343 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.9224 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7051   3.8559   0.9500  -0.9554  -0.8160 &   3.1065 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1121   0.9500            0.0183 &   3.1247 r
  mprj/buf_i[33] (net)                                   2   0.0130 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0310   0.1121   0.9500  -0.0156  -0.0162 &   3.1085 r
  data arrival time                                                                                                  3.1085

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2411   1.0500   0.0000   0.1777 &   1.9369 r
  clock reconvergence pessimism                                                                           0.0000     1.9369
  clock uncertainty                                                                                       0.1000     2.0369
  library hold time                                                                     1.0000            0.1173     2.1542
  data required time                                                                                                 2.1542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1542
  data arrival time                                                                                                 -3.1085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0922 
  total derate : arrival time                                                                             0.0594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1516 

  slack (with derating applied) (MET)                                                                     0.9543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1059 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                                4.8898                     2.4003 &   4.4003 r
  io_in[2] (net)                                         2   0.4237 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4003 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1542   4.9215   0.9500  -1.1746  -0.9336 &   3.4667 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   0.9500           -0.0058 &   3.4609 r
  mprj/buf_i[194] (net)                                  2   0.0356 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1525   0.9500   0.0000   0.0010 &   3.4619 r
  data arrival time                                                                                                  3.4619

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6451   1.0500   0.0000   0.5191 &   2.2783 r
  clock reconvergence pessimism                                                                           0.0000     2.2783
  clock uncertainty                                                                                       0.1000     2.3783
  library hold time                                                                     1.0000            0.1127     2.4909
  data required time                                                                                                 2.4909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4909
  data arrival time                                                                                                 -3.4619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1085 
  total derate : arrival time                                                                             0.0748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1833 

  slack (with derating applied) (MET)                                                                     0.9710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1543 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            1.7651                     0.8894 &   2.8894 f
  wbs_adr_i[7] (net)                                     2   0.2493 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8894 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1519   1.7848   0.9500  -0.0273   0.1032 &   2.9926 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0940   0.9500            0.4469 &   3.4395 f
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0940   0.9500   0.0000   0.0001 &   3.4396 f
  data arrival time                                                                                                  3.4396

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5507   1.0500   0.0000   0.4324 &   2.1915 r
  clock reconvergence pessimism                                                                           0.0000     2.1915
  clock uncertainty                                                                                       0.1000     2.2915
  library hold time                                                                     1.0000            0.1583     2.4498
  data required time                                                                                                 2.4498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4498
  data arrival time                                                                                                 -3.4396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1044 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1362 

  slack (with derating applied) (MET)                                                                     0.9898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1260 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                4.2069                     2.1047 &   4.1047 r
  io_in[6] (net)                                         2   0.3672 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1047 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1247   4.2420   0.9500  -0.6377  -0.4537 &   3.6509 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1435   0.9500            0.0253 &   3.6762 r
  mprj/buf_i[198] (net)                                  2   0.0365 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0082   0.1436   0.9500  -0.0034  -0.0025 &   3.6737 r
  data arrival time                                                                                                  3.6737

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7211   1.0500   0.0000   0.6089 &   2.3680 r
  clock reconvergence pessimism                                                                           0.0000     2.3680
  clock uncertainty                                                                                       0.1000     2.4680
  library hold time                                                                     1.0000            0.1137     2.5817
  data required time                                                                                                 2.5817
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5817
  data arrival time                                                                                                 -3.6737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1128 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1576 

  slack (with derating applied) (MET)                                                                     1.0920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2495 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           3.0971                     1.5694 &   3.5694 r
  wbs_dat_i[20] (net)                                    2   0.2709 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5694 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9980   3.1149   0.9500  -0.5919  -0.4882 &   3.0812 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1111   0.9500            0.0604 &   3.1416 r
  mprj/buf_i[20] (net)                                   2   0.0216 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0174   0.1111   0.9500  -0.0086  -0.0086 &   3.1329 r
  data arrival time                                                                                                  3.1329

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0031   1.0500   0.0000   0.0605 &   1.8197 r
  clock reconvergence pessimism                                                                           0.0000     1.8197
  clock uncertainty                                                                                       0.1000     1.9197
  library hold time                                                                     1.0000            0.1174     2.0371
  data required time                                                                                                 2.0371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0371
  data arrival time                                                                                                 -3.1329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0958

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0867 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1269 

  slack (with derating applied) (MET)                                                                     1.0958 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2227 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_cyc_i (in)                                                               3.3822                     1.7028 &   3.7028 r
  wbs_cyc_i (net)                                        2   0.2953 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7028 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9999   3.4064   0.9500  -0.5953  -0.4612 &   3.2416 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1100   0.9500            0.0427 &   3.2843 r
  mprj/buf_i[236] (net)                                  2   0.0167 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1100   0.9500   0.0000   0.0003 &   3.2846 r
  data arrival time                                                                                                  3.2846

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2850   1.0500   0.0000   0.2021 &   1.9612 r
  clock reconvergence pessimism                                                                           0.0000     1.9612
  clock uncertainty                                                                                       0.1000     2.0612
  library hold time                                                                     1.0000            0.1176     2.1788
  data required time                                                                                                 2.1788
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1788
  data arrival time                                                                                                 -3.2846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0934 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1340 

  slack (with derating applied) (MET)                                                                     1.1057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2398 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                                4.8458                     2.3643 &   4.3643 r
  io_in[3] (net)                                         2   0.4190 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3643 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6808   4.8864   0.9500  -1.0123  -0.7552 &   3.6091 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1546   0.9500           -0.0014 &   3.6078 r
  mprj/buf_i[195] (net)                                  2   0.0380 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1546   0.9500   0.0000   0.0012 &   3.6090 r
  data arrival time                                                                                                  3.6090

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.6553   1.0500   0.0000   0.5304 &   2.2895 r
  clock reconvergence pessimism                                                                           0.0000     2.2895
  clock uncertainty                                                                                       0.1000     2.3895
  library hold time                                                                     1.0000            0.1124     2.5020
  data required time                                                                                                 2.5020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5020
  data arrival time                                                                                                 -3.6090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1090 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1760 

  slack (with derating applied) (MET)                                                                     1.1070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2830 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           3.4837                     1.7599 &   3.7599 r
  wbs_adr_i[12] (net)                                    2   0.3046 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7599 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3232   3.5063   0.9500  -0.7523  -0.6327 &   3.1272 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0975   0.9500            0.0241 &   3.1512 r
  mprj/buf_i[44] (net)                                   1   0.0060 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0084   0.0975   0.9500  -0.0035  -0.0036 &   3.1477 r
  data arrival time                                                                                                  3.1477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0031   1.0500   0.0000   0.0611 &   1.8203 r
  clock reconvergence pessimism                                                                           0.0000     1.8203
  clock uncertainty                                                                                       0.1000     1.9203
  library hold time                                                                     1.0000            0.1188     2.0391
  data required time                                                                                                 2.0391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0391
  data arrival time                                                                                                 -3.1477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0867 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1340 

  slack (with derating applied) (MET)                                                                     1.1086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2426 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           1.7793                     0.9056 &   2.9056 f
  wbs_dat_i[21] (net)                                    2   0.2522 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9056 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4666   1.7961   0.9500  -0.2728  -0.1675 &   2.7382 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0985   0.9500            0.4528 &   3.1910 f
  mprj/buf_i[21] (net)                                   2   0.0166 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0103   0.0985   0.9500  -0.0009  -0.0007 &   3.1903 f
  data arrival time                                                                                                  3.1903

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0031   1.0500   0.0000   0.0610 &   1.8202 r
  clock reconvergence pessimism                                                                           0.0000     1.8202
  clock uncertainty                                                                                       0.1000     1.9202
  library hold time                                                                     1.0000            0.1568     2.0770
  data required time                                                                                                 2.0770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0770
  data arrival time                                                                                                 -3.1903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0867 
  total derate : arrival time                                                                             0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1305 

  slack (with derating applied) (MET)                                                                     1.1133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2438 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           1.9655                     0.9888 &   2.9888 f
  wbs_adr_i[10] (net)                                    2   0.2776 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9888 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5805   1.9883   0.9500  -0.3345  -0.2042 &   2.7846 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1037   0.9500            0.4838 &   3.2684 f
  mprj/buf_i[42] (net)                                   2   0.0177 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0195   0.1037   0.9500  -0.0018  -0.0017 &   3.2667 f
  data arrival time                                                                                                  3.2667

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   1.0500   0.0000   0.1266 &   1.8857 r
  clock reconvergence pessimism                                                                           0.0000     1.8857
  clock uncertainty                                                                                       0.1000     1.9857
  library hold time                                                                     1.0000            0.1553     2.1410
  data required time                                                                                                 2.1410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1410
  data arrival time                                                                                                 -3.2667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0898 
  total derate : arrival time                                                                             0.0500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1398 

  slack (with derating applied) (MET)                                                                     1.1257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2655 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           1.7821                     0.9086 &   2.9086 f
  wbs_adr_i[20] (net)                                    2   0.2527 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9086 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4618   1.7992   0.9500  -0.2661  -0.1605 &   2.7480 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   0.9500            0.4570 &   3.2051 f
  mprj/buf_i[52] (net)                                   2   0.0211 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0128   0.1022   0.9500  -0.0012  -0.0009 &   3.2042 f
  data arrival time                                                                                                  3.2042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0031   1.0500   0.0000   0.0605 &   1.8196 r
  clock reconvergence pessimism                                                                           0.0000     1.8196
  clock uncertainty                                                                                       0.1000     1.9196
  library hold time                                                                     1.0000            0.1557     2.0753
  data required time                                                                                                 2.0753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0753
  data arrival time                                                                                                 -3.2042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0866 
  total derate : arrival time                                                                             0.0437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1303 

  slack (with derating applied) (MET)                                                                     1.1289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2592 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            1.9534                     0.9804 &   2.9804 f
  wbs_dat_i[1] (net)                                     2   0.2757 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9804 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4536   1.9772   0.9500  -0.2568  -0.1188 &   2.8616 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0969   0.9500            0.4760 &   3.3376 f
  mprj/buf_i[1] (net)                                    2   0.0115 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0077   0.0969   0.9500  -0.0006  -0.0005 &   3.3370 f
  data arrival time                                                                                                  3.3370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2346   1.0500   0.0000   0.1742 &   1.9334 r
  clock reconvergence pessimism                                                                           0.0000     1.9334
  clock uncertainty                                                                                       0.1000     2.0334
  library hold time                                                                     1.0000            0.1573     2.1907
  data required time                                                                                                 2.1907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1907
  data arrival time                                                                                                 -3.3370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0921 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1379 

  slack (with derating applied) (MET)                                                                     1.1463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2843 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            3.3760                     1.7016 &   3.7016 r
  wbs_adr_i[5] (net)                                     2   0.2949 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7016 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2200   3.3999   0.9500  -0.6653  -0.5368 &   3.1648 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1137   0.9500            0.0463 &   3.2111 r
  mprj/buf_i[37] (net)                                   2   0.0202 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1137   0.9500   0.0000   0.0003 &   3.2114 r
  data arrival time                                                                                                  3.2114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0589   1.0500   0.0000   0.0853 &   1.8445 r
  clock reconvergence pessimism                                                                           0.0000     1.8445
  clock uncertainty                                                                                       0.1000     1.9445
  library hold time                                                                     1.0000            0.1171     2.0616
  data required time                                                                                                 2.0616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0616
  data arrival time                                                                                                 -3.2114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0878 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1321 

  slack (with derating applied) (MET)                                                                     1.1498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2818 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           1.8299                     0.9319 &   2.9319 f
  wbs_adr_i[19] (net)                                    2   0.2594 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9319 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4508   1.8473   0.9500  -0.2736  -0.1647 &   2.7671 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1013   0.9500            0.4626 &   3.2298 f
  mprj/buf_i[51] (net)                                   2   0.0187 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0235   0.1013   0.9500  -0.0022  -0.0020 &   3.2277 f
  data arrival time                                                                                                  3.2277

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0031   1.0500   0.0000   0.0612 &   1.8203 r
  clock reconvergence pessimism                                                                           0.0000     1.8203
  clock uncertainty                                                                                       0.1000     1.9203
  library hold time                                                                     1.0000            0.1559     2.0763
  data required time                                                                                                 2.0763
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0763
  data arrival time                                                                                                 -3.2277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0867 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1313 

  slack (with derating applied) (MET)                                                                     1.1515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2828 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            1.8660                     0.9402 &   2.9402 f
  wbs_dat_i[3] (net)                                     2   0.2637 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9402 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3705   1.8876   0.9500  -0.2098  -0.0793 &   2.8609 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0957   0.9500            0.4626 &   3.3235 f
  mprj/buf_i[3] (net)                                    2   0.0120 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0115   0.0957   0.9500  -0.0010  -0.0009 &   3.3226 f
  data arrival time                                                                                                  3.3226

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1846   1.0500   0.0000   0.1476 &   1.9067 r
  clock reconvergence pessimism                                                                           0.0000     1.9067
  clock uncertainty                                                                                       0.1000     2.0067
  library hold time                                                                     1.0000            0.1577     2.1645
  data required time                                                                                                 2.1645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1645
  data arrival time                                                                                                 -3.3226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0908 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1331 

  slack (with derating applied) (MET)                                                                     1.1581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2912 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                                4.3694                     2.1695 &   4.1695 r
  io_in[5] (net)                                         2   0.3806 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1695 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1788   4.4129   0.9500  -0.6689  -0.4614 &   3.7080 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1474   0.9500            0.0191 &   3.7271 r
  mprj/buf_i[197] (net)                                  2   0.0377 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1474   0.9500  -0.0039  -0.0030 &   3.7241 r
  data arrival time                                                                                                  3.7241

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.7061   1.0500   0.0000   0.5911 &   2.3503 r
  clock reconvergence pessimism                                                                           0.0000     2.3503
  clock uncertainty                                                                                       0.1000     2.4503
  library hold time                                                                     1.0000            0.1132     2.5635
  data required time                                                                                                 2.5635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5635
  data arrival time                                                                                                 -3.7241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1119 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1593 

  slack (with derating applied) (MET)                                                                     1.1606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3199 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[2] (in)                                                            3.4473                     1.7317 &   3.7317 r
  wbs_dat_i[2] (net)                                     2   0.3008 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7317 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9666   3.4736   0.9500  -0.5851  -0.4438 &   3.2879 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1082   0.9500            0.0372 &   3.3251 r
  mprj/buf_i[2] (net)                                    2   0.0141 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0200   0.1082   0.9500  -0.0096  -0.0099 &   3.3152 r
  data arrival time                                                                                                  3.3152

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2274   1.0500   0.0000   0.1703 &   1.9295 r
  clock reconvergence pessimism                                                                           0.0000     1.9295
  clock uncertainty                                                                                       0.1000     2.0295
  library hold time                                                                     1.0000            0.1178     2.1473
  data required time                                                                                                 2.1473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1473
  data arrival time                                                                                                 -3.3152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0919 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1326 

  slack (with derating applied) (MET)                                                                     1.1679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3005 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                                3.9144                     2.0239 &   4.0239 r
  wbs_we_i (net)                                         2   0.3457 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.0239 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2106   3.9260   0.9500  -0.7554  -0.6481 &   3.3758 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1225   0.9500            0.0239 &   3.3997 r
  mprj/buf_i[234] (net)                                  2   0.0213 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0790   0.1225   0.9500  -0.0366  -0.0381 &   3.3616 r
  data arrival time                                                                                                  3.3616

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2789   1.0500   0.0000   0.2017 &   1.9608 r
  clock reconvergence pessimism                                                                           0.0000     1.9608
  clock uncertainty                                                                                       0.1000     2.0608
  library hold time                                                                     1.0000            0.1161     2.1770
  data required time                                                                                                 2.1770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1770
  data arrival time                                                                                                 -3.3616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0934 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1419 

  slack (with derating applied) (MET)                                                                     1.1846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3265 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            1.8121                     0.9136 &   2.9136 f
  wbs_sel_i[3] (net)                                     2   0.2562 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9136 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2867   1.8329   0.9500  -0.1525  -0.0229 &   2.8906 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1003   0.9500            0.4596 &   3.3502 f
  mprj/buf_i[233] (net)                                  2   0.0178 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1003   0.9500   0.0000   0.0003 &   3.3505 f
  data arrival time                                                                                                  3.3505

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1898   1.0500   0.0000   0.1503 &   1.9095 r
  clock reconvergence pessimism                                                                           0.0000     1.9095
  clock uncertainty                                                                                       0.1000     2.0095
  library hold time                                                                     1.0000            0.1562     2.1657
  data required time                                                                                                 2.1657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1657
  data arrival time                                                                                                 -3.3505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0909 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1300 

  slack (with derating applied) (MET)                                                                     1.1848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3148 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           1.5302                     0.7856 &   2.7856 f
  wbs_dat_i[19] (net)                                    2   0.2175 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7856 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5432   0.9500   0.0000   0.0984 &   2.8840 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0929   0.9500            0.4130 &   3.2969 f
  mprj/buf_i[19] (net)                                   2   0.0165 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0077   0.0929   0.9500  -0.0006  -0.0004 &   3.2965 f
  data arrival time                                                                                                  3.2965

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0031   1.0500   0.0000   0.0610 &   1.8202 r
  clock reconvergence pessimism                                                                           0.0000     1.8202
  clock uncertainty                                                                                       0.1000     1.9202
  library hold time                                                                     1.0000            0.1587     2.0789
  data required time                                                                                                 2.0789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0789
  data arrival time                                                                                                 -3.2965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0867 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1136 

  slack (with derating applied) (MET)                                                                     1.2176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3313 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            1.9664                     0.9858 &   2.9858 f
  wbs_adr_i[4] (net)                                     2   0.2775 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9858 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3854   1.9908   0.9500  -0.2234  -0.0817 &   2.9041 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1119   0.9500            0.4926 &   3.3967 f
  mprj/buf_i[36] (net)                                   2   0.0275 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0337   0.1119   0.9500  -0.0033  -0.0029 &   3.3938 f
  data arrival time                                                                                                  3.3938

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2002   1.0500   0.0000   0.1558 &   1.9150 r
  clock reconvergence pessimism                                                                           0.0000     1.9150
  clock uncertainty                                                                                       0.1000     2.0150
  library hold time                                                                     1.0000            0.1532     2.1681
  data required time                                                                                                 2.1681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1681
  data arrival time                                                                                                 -3.3938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0912 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1365 

  slack (with derating applied) (MET)                                                                     1.2257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3622 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            2.0845                     1.0410 &   3.0410 f
  wbs_dat_i[6] (net)                                     2   0.2938 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0410 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5766   2.1115   0.9500  -0.3137  -0.1654 &   2.8756 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1040   0.9500            0.4998 &   3.3753 f
  mprj/buf_i[6] (net)                                    2   0.0153 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1040   0.9500   0.0000   0.0002 &   3.3756 f
  data arrival time                                                                                                  3.3756

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   1.0500   0.0000   0.1266 &   1.8858 r
  clock reconvergence pessimism                                                                           0.0000     1.8858
  clock uncertainty                                                                                       0.1000     1.9858
  library hold time                                                                     1.0000            0.1552     2.1410
  data required time                                                                                                 2.1410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1410
  data arrival time                                                                                                 -3.3756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0898 
  total derate : arrival time                                                                             0.0506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1404 

  slack (with derating applied) (MET)                                                                     1.2346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3750 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[0] (in)                                                            3.6429                     1.8418 &   3.8418 r
  wbs_adr_i[0] (net)                                     2   0.3190 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8418 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0397   3.6654   0.9500  -0.5881  -0.4452 &   3.3966 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1119   0.9500            0.0294 &   3.4260 r
  mprj/buf_i[32] (net)                                   2   0.0151 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0237   0.1119   0.9500  -0.0115  -0.0118 &   3.4142 r
  data arrival time                                                                                                  3.4142

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2898   1.0500   0.0000   0.2030 &   1.9622 r
  clock reconvergence pessimism                                                                           0.0000     1.9622
  clock uncertainty                                                                                       0.1000     2.0622
  library hold time                                                                     1.0000            0.1174     2.1795
  data required time                                                                                                 2.1795
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1795
  data arrival time                                                                                                 -3.4142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0934 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1340 

  slack (with derating applied) (MET)                                                                     1.2346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3687 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[4] (in)                                                            3.5568                     1.7869 &   3.7869 r
  wbs_dat_i[4] (net)                                     2   0.3105 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7869 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2202   3.5841   0.9500  -0.6433  -0.4999 &   3.2870 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1246   0.9500            0.0455 &   3.3325 r
  mprj/buf_i[4] (net)                                    2   0.0278 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0128   0.1246   0.9500  -0.0058  -0.0056 &   3.3269 r
  data arrival time                                                                                                  3.3269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1190   1.0500   0.0000   0.1142 &   1.8734 r
  clock reconvergence pessimism                                                                           0.0000     1.8734
  clock uncertainty                                                                                       0.1000     1.9734
  library hold time                                                                     1.0000            0.1159     2.0893
  data required time                                                                                                 2.0893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0893
  data arrival time                                                                                                 -3.3269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0892 
  total derate : arrival time                                                                             0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1333 

  slack (with derating applied) (MET)                                                                     1.2376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3709 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            1.7493                     0.8850 &   2.8850 f
  wbs_dat_i[0] (net)                                     2   0.2475 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8850 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.7680   0.9500   0.0000   0.1300 &   3.0150 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0985   0.9500            0.4490 &   3.4640 f
  mprj/buf_i[0] (net)                                    2   0.0174 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0139   0.0985   0.9500  -0.0013  -0.0011 &   3.4629 f
  data arrival time                                                                                                  3.4629

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2946   1.0500   0.0000   0.2077 &   1.9669 r
  clock reconvergence pessimism                                                                           0.0000     1.9669
  clock uncertainty                                                                                       0.1000     2.0669
  library hold time                                                                     1.0000            0.1568     2.2236
  data required time                                                                                                 2.2236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2236
  data arrival time                                                                                                 -3.4629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0937 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1242 

  slack (with derating applied) (MET)                                                                     1.2392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3634 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               1.7755                     0.8964 &   2.8964 f
  wbs_stb_i (net)                                        2   0.2510 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8964 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1152   1.7952   0.9500  -0.0095   0.1230 &   3.0195 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1024   0.9500            0.4566 &   3.4761 f
  mprj/buf_i[235] (net)                                  2   0.0213 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0451   0.1024   0.9500  -0.0043  -0.0042 &   3.4719 f
  data arrival time                                                                                                  3.4719

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2741   1.0500   0.0000   0.1960 &   1.9552 r
  clock reconvergence pessimism                                                                           0.0000     1.9552
  clock uncertainty                                                                                       0.1000     2.0552
  library hold time                                                                     1.0000            0.1557     2.2109
  data required time                                                                                                 2.2109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2109
  data arrival time                                                                                                 -3.4719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0931 
  total derate : arrival time                                                                             0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1248 

  slack (with derating applied) (MET)                                                                     1.2610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3858 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            1.7202                     0.8725 &   2.8725 f
  wbs_adr_i[3] (net)                                     2   0.2436 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8725 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7382   0.9500   0.0000   0.1251 &   2.9975 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0899   0.9500            0.4368 &   3.4344 f
  mprj/buf_i[35] (net)                                   2   0.0100 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0120   0.0899   0.9500  -0.0011  -0.0010 &   3.4333 f
  data arrival time                                                                                                  3.4333

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1950   1.0500   0.0000   0.1531 &   1.9122 r
  clock reconvergence pessimism                                                                           0.0000     1.9122
  clock uncertainty                                                                                       0.1000     2.0122
  library hold time                                                                     1.0000            0.1597     2.1719
  data required time                                                                                                 2.1719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1719
  data arrival time                                                                                                 -3.4333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0911 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1207 

  slack (with derating applied) (MET)                                                                     1.2614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3821 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            1.8164                     0.9141 &   2.9141 f
  wbs_dat_i[5] (net)                                     2   0.2566 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9141 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.1019   1.8374   0.9500  -0.0580   0.0764 &   2.9906 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0998   0.9500            0.4597 &   3.4503 f
  mprj/buf_i[5] (net)                                    2   0.0171 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0043   0.0998   0.9500  -0.0004  -0.0001 &   3.4502 f
  data arrival time                                                                                                  3.4502

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0490   1.0500   0.0000   0.0807 &   1.8398 r
  clock reconvergence pessimism                                                                           0.0000     1.8398
  clock uncertainty                                                                                       0.1000     1.9398
  library hold time                                                                     1.0000            0.1564     2.0962
  data required time                                                                                                 2.0962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0962
  data arrival time                                                                                                 -3.4502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0876 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1220 

  slack (with derating applied) (MET)                                                                     1.3540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4760 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           1.7095                     0.8655 &   2.8655 f
  wbs_dat_i[11] (net)                                    2   0.2419 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8655 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7274   0.9500   0.0000   0.1237 &   2.9892 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0895   0.9500            0.4350 &   3.4241 f
  mprj/buf_i[11] (net)                                   2   0.0099 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0895   0.9500   0.0000   0.0001 &   3.4242 f
  data arrival time                                                                                                  3.4242

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8934   1.0500   0.0000   0.0121 &   1.7712 r
  clock reconvergence pessimism                                                                           0.0000     1.7712
  clock uncertainty                                                                                       0.1000     1.8712
  library hold time                                                                     1.0000            0.1598     2.0311
  data required time                                                                                                 2.0311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0311
  data arrival time                                                                                                 -3.4242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3932

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0843 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1138 

  slack (with derating applied) (MET)                                                                     1.3932 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5069 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            2.0325                     1.0195 &   3.0195 f
  wbs_adr_i[6] (net)                                     2   0.2868 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0195 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.0570   0.9500   0.0000   0.1555 &   3.1750 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1086   0.9500            0.4976 &   3.6726 f
  mprj/buf_i[38] (net)                                   2   0.0219 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1086   0.9500   0.0000   0.0004 &   3.6730 f
  data arrival time                                                                                                  3.6730

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1249   1.0500   0.0000   0.1173 &   1.8764 r
  clock reconvergence pessimism                                                                           0.0000     1.8764
  clock uncertainty                                                                                       0.1000     1.9764
  library hold time                                                                     1.0000            0.1540     2.1305
  data required time                                                                                                 2.1305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1305
  data arrival time                                                                                                 -3.6730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0894 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1237 

  slack (with derating applied) (MET)                                                                     1.5425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6662 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           4.1528                     2.0986 &   4.0986 r
  wbs_dat_i[10] (net)                                    2   0.3638 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0986 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0806   4.1766   0.9500  -0.6528  -0.4988 &   3.5998 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1101   0.9500           -0.0038 &   3.5960 r
  mprj/buf_i[10] (net)                                   1   0.0084 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1101   0.9500   0.0000   0.0001 &   3.5961 r
  data arrival time                                                                                                  3.5961

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   1.0500   0.0000   0.1255 &   0.1255 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   1.0500            1.6336 &   1.7592 r
  mprj/clk (net)                                       826   2.7754 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0005   1.0500   0.0000   0.0587 &   1.8178 r
  clock reconvergence pessimism                                                                           0.0000     1.8178
  clock uncertainty                                                                                       0.1000     1.9178
  library hold time                                                                     1.0000            0.1176     2.0354
  data required time                                                                                                 2.0354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0354
  data arrival time                                                                                                 -3.5961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0866 
  total derate : arrival time                                                                             0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1292 

  slack (with derating applied) (MET)                                                                     1.5607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6899 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0865 &   2.6781 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1228   0.9500            0.6057 &   3.2838 r
  mprj/o_q[53] (net)                                     1   0.0077 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1228   0.9500   0.0000   0.0001 &   3.2839 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3506   0.9500            0.6427 &   3.9266 r
  mprj/o_q_dly[53] (net)                                 2   0.0285 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1458   0.3506   0.9500  -0.0778  -0.0811 &   3.8455 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.3599   0.9500            2.8965 &   6.7420 r
  mprj/la_data_out[21] (net)                             1   0.4737 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.7420 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -5.3751   5.3751   0.9500  -3.0389  -3.0236 &   3.7184 r
  data arrival time                                                                                                  3.7184

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.7184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5238 

  slack (with derating applied) (MET)                                                                     5.6184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1422 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.5428 &   2.1344 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1395   0.9500            0.5706 &   2.7050 f
  mprj/o_q[49] (net)                                     2   0.0156 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0231   0.1395   0.9500  -0.0026  -0.0025 &   2.7024 f
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1477   0.9500            0.5909 &   3.2933 f
  mprj/o_q_dly[49] (net)                                 1   0.0076 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1477   0.9500   0.0000   0.0001 &   3.2934 f
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6464   0.9500            1.5411 &   4.8344 f
  mprj/la_data_out[17] (net)                             1   0.3821 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8344 f
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -2.1346   2.6715   0.9500  -1.1754  -1.0854 &   3.7491 f
  data arrival time                                                                                                  3.7491

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.7491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     5.6491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9704 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.2548 &   1.8464 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1628   0.9500            0.5870 &   2.4334 f
  mprj/o_q[9] (net)                                      2   0.0195 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1628   0.9500   0.0000   0.0003 &   2.4337 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2704   0.9500            0.7022 &   3.1359 f
  mprj/o_q_dly[9] (net)                                  2   0.0279 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1184   0.2704   0.9500  -0.0702  -0.0733 &   3.0626 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3926   0.9500            1.9245 &   4.9872 f
  mprj/wbs_dat_o[9] (net)                                1   0.4839 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.9872 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 -2.2733   3.4240   0.9500  -1.2991  -1.1257 &   3.8614 f
  data arrival time                                                                                                  3.8614

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.8614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3474 

  slack (with derating applied) (MET)                                                                     5.7614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1088 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3912 &   1.9829 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0670   0.9500            0.5164 &   2.4993 f
  mprj/o_q[15] (net)                                     1   0.0035 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0670   0.9500   0.0000   0.0000 &   2.4993 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2244   0.9500            0.6354 &   3.1347 f
  mprj/o_q_dly[15] (net)                                 2   0.0200 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0268   0.2244   0.9500  -0.0026  -0.0025 &   3.1322 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5468   0.9500            1.5052 &   4.6374 f
  mprj/wbs_dat_o[15] (net)                               1   0.3655 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6374 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -1.3072   2.5732   0.9500  -0.7282  -0.6060 &   4.0314 f
  data arrival time                                                                                                  4.0314

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2891 

  slack (with derating applied) (MET)                                                                     5.9314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2205 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.5426 &   2.1342 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1574   0.9500            0.5834 &   2.7176 f
  mprj/o_q[51] (net)                                     2   0.0186 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0274   0.1574   0.9500  -0.0032  -0.0030 &   2.7146 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2514   0.9500            0.6856 &   3.4002 f
  mprj/o_q_dly[51] (net)                                 2   0.0247 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1078   0.2514   0.9500  -0.0481  -0.0501 &   3.3501 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4848   0.9500            1.4867 &   4.8368 f
  mprj/la_data_out[19] (net)                             1   0.3569 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8368 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -1.5107   2.5076   0.9500  -0.8462  -0.7525 &   4.0843 f
  data arrival time                                                                                                  4.0843

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3094 

  slack (with derating applied) (MET)                                                                     5.9843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2937 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.5426 &   2.1342 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1420   0.9500            0.5724 &   2.7066 f
  mprj/o_q[50] (net)                                     2   0.0160 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1420   0.9500   0.0000   0.0002 &   2.7069 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1901   0.9500            0.6295 &   3.3363 f
  mprj/o_q_dly[50] (net)                                 2   0.0144 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0195   0.1901   0.9500  -0.0017  -0.0016 &   3.3347 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0179   0.9500            1.2269 &   4.5616 f
  mprj/la_data_out[18] (net)                             1   0.2897 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.5616 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -0.9546   2.0364   0.9500  -0.5271  -0.4437 &   4.1180 f
  data arrival time                                                                                                  4.1180

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2724 

  slack (with derating applied) (MET)                                                                     6.0180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2904 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3913 &   1.9829 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0832   0.9500            0.5291 &   2.5121 f
  mprj/o_q[16] (net)                                     1   0.0061 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0832   0.9500   0.0000   0.0001 &   2.5121 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2198   0.9500            0.6365 &   3.1487 f
  mprj/o_q_dly[16] (net)                                 2   0.0193 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2198   0.9500   0.0000   0.0003 &   3.1490 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4064   0.9500            1.4369 &   4.5859 f
  mprj/wbs_dat_o[16] (net)                               1   0.3459 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5859 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.9438   2.4308   0.9500  -0.5416  -0.4202 &   4.1657 f
  data arrival time                                                                                                  4.1657

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0657

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2763 

  slack (with derating applied) (MET)                                                                     6.0657 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3419 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.3873 &   1.9789 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0736   0.9500            0.5216 &   2.5005 f
  mprj/o_q[139] (net)                                    1   0.0046 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0736   0.9500   0.0000   0.0000 &   2.5005 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3049   0.9500            0.7002 &   3.2007 f
  mprj/o_q_dly[139] (net)                                2   0.0339 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0356   0.3050   0.9500  -0.0034  -0.0025 &   3.1982 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2736   0.9500            2.3313 &   5.5295 f
  mprj/io_oeb[2] (net)                                   1   0.6051 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5295 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    -2.9970   4.3283   0.9500  -1.6100  -1.3054 &   4.2241 f
  data arrival time                                                                                                  4.2241

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3922 

  slack (with derating applied) (MET)                                                                     6.1241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5163 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.2236 &   1.8152 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1140   0.9500            0.5522 &   2.3674 f
  mprj/o_q[6] (net)                                      2   0.0112 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0062   0.1140   0.9500  -0.0008  -0.0007 &   2.3667 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2717   0.9500            0.6866 &   3.0533 f
  mprj/o_q_dly[6] (net)                                  2   0.0282 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1032   0.2717   0.9500  -0.0521  -0.0542 &   2.9991 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.3650   0.9500            1.4066 &   4.4057 f
  mprj/wbs_dat_o[6] (net)                                1   0.3369 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4057 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.5003   2.3874   0.9500  -0.3090  -0.1589 &   4.2468 f
  data arrival time                                                                                                  4.2468

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2616 

  slack (with derating applied) (MET)                                                                     6.1468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4084 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3884 &   1.9801 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1014   0.9500            0.5431 &   2.5232 f
  mprj/o_q[12] (net)                                     1   0.0091 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1014   0.9500   0.0000   0.0001 &   2.5233 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2412   0.9500            0.6585 &   3.1818 f
  mprj/o_q_dly[12] (net)                                 2   0.0229 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0365   0.2412   0.9500  -0.0047  -0.0046 &   3.1772 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2029   0.9500            1.3032 &   4.4804 f
  mprj/wbs_dat_o[12] (net)                               1   0.3124 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4804 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.6289   2.2245   0.9500  -0.3605  -0.2233 &   4.2571 f
  data arrival time                                                                                                  4.2571

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2625 

  slack (with derating applied) (MET)                                                                     6.1571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4196 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5392 &   2.1308 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1187   0.9500            0.5556 &   2.6864 f
  mprj/o_q[110] (net)                                    2   0.0120 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0242   0.1187   0.9500  -0.0030  -0.0030 &   2.6834 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2731   0.9500            0.6892 &   3.3726 f
  mprj/o_q_dly[110] (net)                                2   0.0284 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0861   0.2731   0.9500  -0.0385  -0.0398 &   3.3328 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8207   0.9500            1.1552 &   4.4881 f
  mprj/io_out[11] (net)                                  1   0.2618 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4881 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.4902   1.8339   0.9500  -0.2946  -0.2203 &   4.2678 f
  data arrival time                                                                                                  4.2678

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2678
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2600 

  slack (with derating applied) (MET)                                                                     6.1678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4278 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.2107 &   1.8023 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0905   0.9500            0.5349 &   2.3372 f
  mprj/o_q[0] (net)                                      1   0.0073 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.0905   0.9500   0.0000   0.0001 &   2.3373 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2241   0.9500            0.6419 &   2.9792 f
  mprj/o_q_dly[0] (net)                                  2   0.0200 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1415   0.2241   0.9500  -0.0728  -0.0762 &   2.9030 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0447   0.9500            1.2010 &   4.1040 f
  mprj/wbs_dat_o[0] (net)                                1   0.2882 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1040 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   2.0721   0.9500   0.0000   0.1643 &   4.2683 f
  data arrival time                                                                                                  4.2683

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2323 

  slack (with derating applied) (MET)                                                                     6.1683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4006 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5409 &   2.1325 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1656   0.9500            0.5889 &   2.7214 f
  mprj/o_q[118] (net)                                    2   0.0200 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1656   0.9500   0.0000   0.0004 &   2.7218 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2880   0.9500            0.7170 &   3.4388 f
  mprj/o_q_dly[118] (net)                                2   0.0310 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0272   0.2880   0.9500  -0.0023  -0.0016 &   3.4372 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1952   0.9500            0.8346 &   4.2717 f
  mprj/io_out[19] (net)                                  1   0.1724 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2717 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0883   1.2008   0.9500  -0.0430  -0.0006 &   4.2712 f
  data arrival time                                                                                                  4.2712

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2296 

  slack (with derating applied) (MET)                                                                     6.1712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4007 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.5399 &   2.1316 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0881   0.9500            0.5330 &   2.6645 f
  mprj/o_q[34] (net)                                     1   0.0069 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0153   0.0881   0.9500  -0.0020  -0.0020 &   2.6625 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2693   0.9500            0.6765 &   3.3390 f
  mprj/o_q_dly[34] (net)                                 2   0.0277 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0840   0.2693   0.9500  -0.0266  -0.0274 &   3.3116 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2960   0.9500            1.3973 &   4.7089 f
  mprj/la_data_out[2] (net)                              1   0.3301 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7089 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -0.9128   2.3155   0.9500  -0.5256  -0.4235 &   4.2854 f
  data arrival time                                                                                                  4.2854

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2839 

  slack (with derating applied) (MET)                                                                     6.1854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4692 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.2547 &   1.8463 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1531   0.9500            0.5804 &   2.4267 f
  mprj/o_q[8] (net)                                      2   0.0179 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1531   0.9500   0.0000   0.0003 &   2.4270 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2468   0.9500            0.6805 &   3.1075 f
  mprj/o_q_dly[8] (net)                                  2   0.0239 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0616   0.2468   0.9500  -0.0213  -0.0220 &   3.0855 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.3548   0.9500            1.3989 &   4.4843 f
  mprj/wbs_dat_o[8] (net)                                1   0.3358 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4843 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.5598   2.3754   0.9500  -0.3404  -0.1976 &   4.2867 f
  data arrival time                                                                                                  4.2867

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2637 

  slack (with derating applied) (MET)                                                                     6.1867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4504 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5406 &   2.1322 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1537   0.9500            0.5808 &   2.7130 f
  mprj/o_q[156] (net)                                    2   0.0180 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0346   0.1537   0.9500  -0.0039  -0.0038 &   2.7091 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3114   0.9500            0.7311 &   3.4403 f
  mprj/o_q_dly[156] (net)                                2   0.0350 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0241   0.3114   0.9500  -0.0020  -0.0011 &   3.4392 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1744   0.9500            0.8261 &   4.2653 f
  mprj/io_oeb[19] (net)                                  1   0.1689 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2653 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.1811   0.9500   0.0000   0.0481 &   4.3134 f
  data arrival time                                                                                                  4.3134

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2276 

  slack (with derating applied) (MET)                                                                     6.2134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4411 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.3912 &   1.9828 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1439   0.9500            0.5737 &   2.5565 f
  mprj/o_q[105] (net)                                    2   0.0163 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0224   0.1439   0.9500  -0.0026  -0.0025 &   2.5540 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2464   0.9500            0.6771 &   3.2311 f
  mprj/o_q_dly[105] (net)                                2   0.0238 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0327   0.2464   0.9500  -0.0034  -0.0031 &   3.2280 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2876   0.9500            1.8852 &   5.1132 f
  mprj/io_out[6] (net)                                   1   0.4709 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1132 f
  io_out[6] (net) 
  io_out[6] (out)                                                    -1.6865   3.3118   0.9500  -0.9726  -0.7978 &   4.3154 f
  data arrival time                                                                                                  4.3154

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3301 

  slack (with derating applied) (MET)                                                                     6.2154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5455 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5371 &   2.1288 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0921   0.9500            0.5361 &   2.6649 f
  mprj/o_q[147] (net)                                    1   0.0075 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0921   0.9500   0.0000   0.0001 &   2.6650 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2747   0.9500            0.6818 &   3.3468 f
  mprj/o_q_dly[147] (net)                                2   0.0287 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0378   0.2747   0.9500  -0.0039  -0.0035 &   3.3433 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9889   0.9500            1.2394 &   4.5827 f
  mprj/io_oeb[10] (net)                                  1   0.2858 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5827 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.5388   2.0050   0.9500  -0.3487  -0.2607 &   4.3220 f
  data arrival time                                                                                                  4.3220

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2646 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2646 

  slack (with derating applied) (MET)                                                                     6.2220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4866 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3888 &   1.9804 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1290   0.9500            0.5630 &   2.5434 f
  mprj/o_q[4] (net)                                      2   0.0138 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0111   0.1290   0.9500  -0.0009  -0.0008 &   2.5425 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1987   0.9500            0.6327 &   3.1752 f
  mprj/o_q_dly[4] (net)                                  2   0.0158 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0582   0.1987   0.9500  -0.0081  -0.0083 &   3.1669 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1873   0.9500            1.2859 &   4.4529 f
  mprj/wbs_dat_o[4] (net)                                1   0.3106 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4529 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.4839   2.2101   0.9500  -0.2734  -0.1279 &   4.3250 f
  data arrival time                                                                                                  4.3250

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2574 

  slack (with derating applied) (MET)                                                                     6.2250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4823 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6997 &   2.2913 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0692   0.9500            0.5181 &   2.8095 f
  mprj/o_q[30] (net)                                     1   0.0039 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0692   0.9500   0.0000   0.0000 &   2.8095 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2885   0.9500            0.6860 &   3.4954 f
  mprj/o_q_dly[30] (net)                                 2   0.0310 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1771   0.2885   0.9500  -0.1013  -0.1057 &   3.3897 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4935   0.9500            1.5038 &   4.8935 f
  mprj/wbs_dat_o[30] (net)                               1   0.3584 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8935 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.1505   2.5152   0.9500  -0.6647  -0.5557 &   4.3378 f
  data arrival time                                                                                                  4.3378

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3089 

  slack (with derating applied) (MET)                                                                     6.2378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5468 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.2107 &   1.8023 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0734   0.9500            0.5214 &   2.3237 f
  mprj/o_q[175] (net)                                    1   0.0045 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0734   0.9500   0.0000   0.0001 &   2.3238 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2093   0.9500            0.6244 &   2.9482 f
  mprj/o_q_dly[175] (net)                                2   0.0175 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0452   0.2093   0.9500  -0.0052  -0.0053 &   2.9429 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1171   0.9500            1.2310 &   4.1740 f
  mprj/wbs_ack_o (net)                                   1   0.2983 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1740 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   2.1464   0.9500   0.0000   0.1740 &   4.3480 f
  data arrival time                                                                                                  4.3480

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2294 

  slack (with derating applied) (MET)                                                                     6.2480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4774 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5394 &   2.1310 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1176   0.9500            0.5548 &   2.6858 f
  mprj/o_q[148] (net)                                    2   0.0118 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1176   0.9500   0.0000   0.0001 &   2.6859 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2654   0.9500            0.6829 &   3.3689 f
  mprj/o_q_dly[148] (net)                                2   0.0271 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0228   0.2654   0.9500  -0.0019  -0.0014 &   3.3675 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8993   0.9500            1.1877 &   4.5552 f
  mprj/io_oeb[11] (net)                                  1   0.2726 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5552 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.3980   1.9151   0.9500  -0.2695  -0.1821 &   4.3731 f
  data arrival time                                                                                                  4.3731

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2587 

  slack (with derating applied) (MET)                                                                     6.2731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5318 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3913 &   1.9830 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1380   0.9500            0.5694 &   2.5524 f
  mprj/o_q[18] (net)                                     2   0.0153 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0163   0.1380   0.9500  -0.0024  -0.0023 &   2.5500 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2397   0.9500            0.6698 &   3.2199 f
  mprj/o_q_dly[18] (net)                                 2   0.0227 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0536   0.2397   0.9500  -0.0250  -0.0259 &   3.1939 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9569   0.9500            1.1856 &   4.3795 f
  mprj/wbs_dat_o[18] (net)                               1   0.2782 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3795 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.2369   1.9753   0.9500  -0.1291  -0.0036 &   4.3759 f
  data arrival time                                                                                                  4.3759

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2468 

  slack (with derating applied) (MET)                                                                     6.2759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5227 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.2232 &   1.8148 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1283   0.9500            0.5624 &   2.3772 f
  mprj/o_q[5] (net)                                      2   0.0136 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0155   0.1283   0.9500  -0.0018  -0.0017 &   2.3756 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2238   0.9500            0.6541 &   3.0297 f
  mprj/o_q_dly[5] (net)                                  2   0.0199 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0327   0.2238   0.9500  -0.0051  -0.0051 &   3.0246 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0564   0.9500            1.2177 &   4.2423 f
  mprj/wbs_dat_o[5] (net)                                1   0.2910 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2423 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1318   2.0804   0.9500  -0.0108   0.1444 &   4.3867 f
  data arrival time                                                                                                  4.3867

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2327 

  slack (with derating applied) (MET)                                                                     6.2867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5195 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3892 &   1.9808 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1123   0.9500            0.5510 &   2.5318 f
  mprj/o_q[1] (net)                                      2   0.0109 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1123   0.9500   0.0000   0.0001 &   2.5319 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1818   0.9500            0.6119 &   3.1438 f
  mprj/o_q_dly[1] (net)                                  2   0.0130 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0097   0.1818   0.9500  -0.0011  -0.0010 &   3.1428 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.4785   0.9500            1.4425 &   4.5854 f
  mprj/wbs_dat_o[1] (net)                                1   0.3534 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5854 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.6084   2.5008   0.9500  -0.3477  -0.1932 &   4.3922 f
  data arrival time                                                                                                  4.3922

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (MET)                                                                     6.2922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5601 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5385 &   2.1301 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1103   0.9500            0.5495 &   2.6796 f
  mprj/o_q[109] (net)                                    2   0.0106 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0283   0.1103   0.9500  -0.0032  -0.0033 &   2.6763 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2673   0.9500            0.6819 &   3.3582 f
  mprj/o_q_dly[109] (net)                                2   0.0274 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0216   0.2673   0.9500  -0.0018  -0.0012 &   3.3570 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3355   0.9500            1.4264 &   4.7834 f
  mprj/io_out[10] (net)                                  1   0.3366 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7834 f
  io_out[10] (net) 
  io_out[10] (out)                                                   -0.7954   2.3522   0.9500  -0.4869  -0.3900 &   4.3934 f
  data arrival time                                                                                                  4.3934

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2830 

  slack (with derating applied) (MET)                                                                     6.2934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5764 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5510 &   2.1426 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1296   0.9500            0.5634 &   2.7061 f
  mprj/o_q[144] (net)                                    2   0.0139 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1296   0.9500   0.0000   0.0002 &   2.7062 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2515   0.9500            0.6762 &   3.3825 f
  mprj/o_q_dly[144] (net)                                2   0.0247 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0136   0.2515   0.9500  -0.0011  -0.0007 &   3.3818 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8461   0.9500            1.6812 &   5.0631 f
  mprj/io_oeb[7] (net)                                   1   0.4097 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0631 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                    -1.3188   2.8721   0.9500  -0.7949  -0.6638 &   4.3993 f
  data arrival time                                                                                                  4.3993

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3153 

  slack (with derating applied) (MET)                                                                     6.2993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6146 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8993 &   2.4909 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1547   0.9500            0.5815 &   3.0724 f
  mprj/o_q[48] (net)                                     2   0.0182 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0223   0.1547   0.9500  -0.0030  -0.0028 &   3.0696 f
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1346   0.9500            0.5840 &   3.6536 f
  mprj/o_q_dly[48] (net)                                 1   0.0059 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0250   0.1346   0.9500  -0.0027  -0.0028 &   3.6508 f
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5236   0.9500            1.4663 &   5.1171 f
  mprj/la_data_out[16] (net)                             1   0.3615 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1171 f
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -1.4444   2.5491   0.9500  -0.8173  -0.7136 &   4.4035 f
  data arrival time                                                                                                  4.4035

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3184 

  slack (with derating applied) (MET)                                                                     6.3035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6219 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3910 &   1.9826 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0787   0.9500            0.5256 &   2.5082 f
  mprj/o_q[14] (net)                                     1   0.0054 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0787   0.9500   0.0000   0.0001 &   2.5082 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2481   0.9500            0.6572 &   3.1655 f
  mprj/o_q_dly[14] (net)                                 2   0.0241 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1357   0.2481   0.9500  -0.0697  -0.0729 &   3.0926 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9675   0.9500            1.1863 &   4.2789 f
  mprj/wbs_dat_o[14] (net)                               1   0.2789 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2789 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1256   1.9879   0.9500  -0.0103   0.1278 &   4.4067 f
  data arrival time                                                                                                  4.4067

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2404 

  slack (with derating applied) (MET)                                                                     6.3067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5471 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5103 &   2.1019 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0849   0.9500            0.5305 &   2.6324 f
  mprj/o_q[146] (net)                                    1   0.0064 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0148   0.0849   0.9500  -0.0017  -0.0017 &   2.6307 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2861   0.9500            0.6887 &   3.3194 f
  mprj/o_q_dly[146] (net)                                2   0.0306 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1152   0.2861   0.9500  -0.0503  -0.0521 &   3.2672 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6508   0.9500            1.0478 &   4.3150 f
  mprj/io_oeb[9] (net)                                   1   0.2357 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3150 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.1051   1.6648   0.9500  -0.0086   0.0937 &   4.4087 f
  data arrival time                                                                                                  4.4087

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2384 

  slack (with derating applied) (MET)                                                                     6.3087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5471 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.2546 &   1.8462 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1277   0.9500            0.5620 &   2.4082 f
  mprj/o_q[7] (net)                                      2   0.0135 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0315   0.1277   0.9500  -0.0032  -0.0032 &   2.4050 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2637   0.9500            0.6850 &   3.0900 f
  mprj/o_q_dly[7] (net)                                  2   0.0268 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1337   0.2637   0.9500  -0.0644  -0.0672 &   3.0229 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1271   0.9500            1.2567 &   4.2796 f
  mprj/wbs_dat_o[7] (net)                                1   0.3002 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2796 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                 -0.1910   2.1532   0.9500  -0.0307   0.1316 &   4.4112 f
  data arrival time                                                                                                  4.4112

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2425 

  slack (with derating applied) (MET)                                                                     6.3112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5537 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3907 &   1.9823 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0876   0.9500            0.5326 &   2.5149 f
  mprj/o_q[13] (net)                                     1   0.0068 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0876   0.9500   0.0000   0.0001 &   2.5150 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2175   0.9500            0.6359 &   3.1509 f
  mprj/o_q_dly[13] (net)                                 2   0.0189 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2175   0.9500   0.0000   0.0003 &   3.1512 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9090   0.9500            1.1505 &   4.3017 f
  mprj/wbs_dat_o[13] (net)                               1   0.2709 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3017 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.1072   1.9285   0.9500  -0.0088   0.1242 &   4.4259 f
  data arrival time                                                                                                  4.4259

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2339 

  slack (with derating applied) (MET)                                                                     6.3259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5598 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.2528 &   1.8444 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1801   0.9500            0.5982 &   2.4426 f
  mprj/o_q[10] (net)                                     2   0.0224 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1801   0.9500   0.0000   0.0004 &   2.4430 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2142   0.9500            0.6639 &   3.1069 f
  mprj/o_q_dly[10] (net)                                 2   0.0183 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0330   0.2142   0.9500  -0.0037  -0.0036 &   3.1033 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0119   0.9500            1.1993 &   4.3026 f
  mprj/wbs_dat_o[10] (net)                               1   0.2853 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3026 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1496   2.0333   0.9500  -0.0123   0.1318 &   4.4343 f
  data arrival time                                                                                                  4.4343

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2351 

  slack (with derating applied) (MET)                                                                     6.3343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5694 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5407 &   2.1323 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1394   0.9500            0.5705 &   2.7027 f
  mprj/o_q[151] (net)                                    2   0.0155 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1394   0.9500   0.0000   0.0002 &   2.7030 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2431   0.9500            0.6730 &   3.3760 f
  mprj/o_q_dly[151] (net)                                2   0.0233 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2431   0.9500   0.0000   0.0004 &   3.3764 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1247   0.9500            1.2662 &   4.6426 f
  mprj/io_oeb[14] (net)                                  1   0.3014 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6426 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.6031   2.1462   0.9500  -0.3324  -0.2038 &   4.4388 f
  data arrival time                                                                                                  4.4388

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (MET)                                                                     6.3388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6074 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5422 &   2.1338 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2525   0.9500            0.6446 &   2.7784 f
  mprj/o_q[119] (net)                                    2   0.0344 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0196   0.2525   0.9500  -0.0024  -0.0015 &   2.7769 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2550   0.9500            0.7211 &   3.4980 f
  mprj/o_q_dly[119] (net)                                2   0.0253 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2550   0.9500   0.0000   0.0006 &   3.4986 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6444   0.9500            1.0637 &   4.5623 f
  mprj/io_out[20] (net)                                  1   0.2378 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5623 f
  io_out[20] (net) 
  io_out[20] (out)                                                   -0.2830   1.6532   0.9500  -0.1752  -0.1133 &   4.4490 f
  data arrival time                                                                                                  4.4490

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2529 

  slack (with derating applied) (MET)                                                                     6.3490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6018 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6359 &   2.2276 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0731   0.9500            0.5212 &   2.7487 f
  mprj/o_q[31] (net)                                     1   0.0045 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0731   0.9500   0.0000   0.0000 &   2.7488 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2459   0.9500            0.6539 &   3.4027 f
  mprj/o_q_dly[31] (net)                                 2   0.0237 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2459   0.9500   0.0000   0.0004 &   3.4031 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8406   0.9500            1.1394 &   4.5425 f
  mprj/wbs_dat_o[31] (net)                               1   0.2632 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5425 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                -0.2845   1.8624   0.9500  -0.1822  -0.0765 &   4.4660 f
  data arrival time                                                                                                  4.4660

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (MET)                                                                     6.3660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6202 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9548 &   2.5464 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1372   0.9500            0.5689 &   3.1153 f
  mprj/o_q[37] (net)                                     2   0.0152 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0319   0.1372   0.9500  -0.0041  -0.0041 &   3.1112 f
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2370   0.9500            0.6675 &   3.7786 f
  mprj/o_q_dly[37] (net)                                 2   0.0222 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0423   0.2370   0.9500  -0.0058  -0.0058 &   3.7729 f
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7706   0.9500            1.6304 &   5.4032 f
  mprj/la_data_out[5] (net)                              1   0.3981 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4032 f
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -1.8857   2.7971   0.9500  -1.0435  -0.9367 &   4.4665 f
  data arrival time                                                                                                  4.4665

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3460 

  slack (with derating applied) (MET)                                                                     6.3665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7125 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5359 &   2.1276 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0837   0.9500            0.5295 &   2.6571 f
  mprj/o_q[149] (net)                                    1   0.0062 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0126   0.0837   0.9500  -0.0013  -0.0013 &   2.6557 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2824   0.9500            0.6854 &   3.3412 f
  mprj/o_q_dly[149] (net)                                2   0.0300 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2824   0.9500   0.0000   0.0008 &   3.3419 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6221   0.9500            1.0389 &   4.3809 f
  mprj/io_oeb[12] (net)                                  1   0.2326 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3809 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.0937   1.6413   0.9500  -0.0077   0.0897 &   4.4706 f
  data arrival time                                                                                                  4.4706

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4706
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2362 

  slack (with derating applied) (MET)                                                                     6.3706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6068 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5741 &   2.1658 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1281   0.9500            0.5624 &   2.7281 f
  mprj/o_q[145] (net)                                    2   0.0136 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0159   0.1281   0.9500  -0.0016  -0.0015 &   2.7266 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2520   0.9500            0.6761 &   3.4027 f
  mprj/o_q_dly[145] (net)                                2   0.0248 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0292   0.2520   0.9500  -0.0029  -0.0026 &   3.4001 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6740   0.9500            1.6013 &   5.0015 f
  mprj/io_oeb[8] (net)                                   1   0.3858 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0015 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -1.0199   2.6940   0.9500  -0.6375  -0.5237 &   4.4778 f
  data arrival time                                                                                                  4.4778

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3032 

  slack (with derating applied) (MET)                                                                     6.3778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6810 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5411 &   2.1327 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2186   0.9500            0.6229 &   2.7555 f
  mprj/o_q[157] (net)                                    2   0.0288 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2186   0.9500   0.0000   0.0008 &   2.7563 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2615   0.9500            0.7144 &   3.4707 f
  mprj/o_q_dly[157] (net)                                2   0.0264 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2615   0.9500   0.0000   0.0005 &   3.4713 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4230   0.9500            0.9377 &   4.4090 f
  mprj/io_oeb[20] (net)                                  1   0.2045 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4090 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   1.4343   0.9500   0.0000   0.0696 &   4.4785 f
  data arrival time                                                                                                  4.4785

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2357 

  slack (with derating applied) (MET)                                                                     6.3785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6143 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6359 &   2.2275 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0819   0.9500            0.5281 &   2.7556 f
  mprj/o_q[32] (net)                                     1   0.0059 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0819   0.9500   0.0000   0.0001 &   2.7557 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2433   0.9500            0.6544 &   3.4101 f
  mprj/o_q_dly[32] (net)                                 2   0.0233 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2433   0.9500   0.0000   0.0004 &   3.4105 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9882   0.9500            1.2196 &   4.6301 f
  mprj/la_data_out[0] (net)                              1   0.2848 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6301 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.4380   2.0098   0.9500  -0.2583  -0.1498 &   4.4803 f
  data arrival time                                                                                                  4.4803

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2630 

  slack (with derating applied) (MET)                                                                     6.3803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6433 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5675 &   2.1592 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1263   0.9500            0.5610 &   2.7202 f
  mprj/o_q[107] (net)                                    2   0.0133 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0237   0.1263   0.9500  -0.0027  -0.0027 &   2.7175 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2585   0.9500            0.6805 &   3.3980 f
  mprj/o_q_dly[107] (net)                                2   0.0259 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0316   0.2585   0.9500  -0.0032  -0.0028 &   3.3951 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4085   0.9500            1.4584 &   4.8535 f
  mprj/io_out[8] (net)                                   1   0.3470 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8535 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.7483   2.4288   0.9500  -0.4789  -0.3653 &   4.4882 f
  data arrival time                                                                                                  4.4882

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2873 

  slack (with derating applied) (MET)                                                                     6.3882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6754 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6780 &   2.2696 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1340   0.9500            0.5666 &   2.8362 f
  mprj/o_q[19] (net)                                     2   0.0146 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1340   0.9500   0.0000   0.0002 &   2.8364 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1917   0.9500            0.6281 &   3.4646 f
  mprj/o_q_dly[19] (net)                                 2   0.0146 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0520   0.1917   0.9500  -0.0058  -0.0059 &   3.4587 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3278   0.9500            1.3967 &   4.8553 f
  mprj/wbs_dat_o[19] (net)                               1   0.3353 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8553 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.8158   2.3483   0.9500  -0.4770  -0.3670 &   4.4884 f
  data arrival time                                                                                                  4.4884

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2871 

  slack (with derating applied) (MET)                                                                     6.3884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6754 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4660 &   2.0576 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0667   0.9500            0.5162 &   2.5738 f
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0667   0.9500   0.0000   0.0000 &   2.5738 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2816   0.9500            0.6799 &   3.2537 f
  mprj/o_q_dly[142] (net)                                2   0.0299 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0854   0.2816   0.9500  -0.0259  -0.0265 &   3.2272 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0803   0.9500            1.7719 &   4.9992 f
  mprj/io_oeb[5] (net)                                   1   0.4386 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9992 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -1.1560   3.1080   0.9500  -0.6931  -0.5014 &   4.4978 f
  data arrival time                                                                                                  4.4978

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (MET)                                                                     6.3978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7102 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5383 &   2.1300 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0974   0.9500            0.5402 &   2.6702 f
  mprj/o_q[111] (net)                                    1   0.0084 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0312   0.0974   0.9500  -0.0036  -0.0036 &   2.6666 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2879   0.9500            0.6937 &   3.3603 f
  mprj/o_q_dly[111] (net)                                2   0.0310 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2879   0.9500   0.0000   0.0008 &   3.3611 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6340   0.9500            1.0463 &   4.4073 f
  mprj/io_out[12] (net)                                  1   0.2342 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4073 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   1.6529   0.9500   0.0000   0.0971 &   4.5044 f
  data arrival time                                                                                                  4.5044

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2374 

  slack (with derating applied) (MET)                                                                     6.4044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6418 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3887 &   1.9803 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1365   0.9500            0.5684 &   2.5487 f
  mprj/o_q[3] (net)                                      2   0.0150 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0105   0.1365   0.9500  -0.0013  -0.0011 &   2.5476 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1763   0.9500            0.6153 &   3.1629 f
  mprj/o_q_dly[3] (net)                                  2   0.0121 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1763   0.9500   0.0000   0.0001 &   3.1630 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0675   0.9500            1.2088 &   4.3718 f
  mprj/wbs_dat_o[3] (net)                                1   0.2924 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3718 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                 -0.1286   2.0923   0.9500  -0.0106   0.1471 &   4.5189 f
  data arrival time                                                                                                  4.5189

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (MET)                                                                     6.4189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6580 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5402 &   2.1318 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1447   0.9500            0.5743 &   2.7061 f
  mprj/o_q[112] (net)                                    2   0.0165 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1447   0.9500   0.0000   0.0003 &   2.7064 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2490   0.9500            0.6794 &   3.3858 f
  mprj/o_q_dly[112] (net)                                2   0.0243 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2490   0.9500   0.0000   0.0005 &   3.3863 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7729   0.9500            1.1122 &   4.4986 f
  mprj/io_out[13] (net)                                  1   0.2526 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4986 f
  io_out[13] (net) 
  io_out[13] (out)                                                   -0.1766   1.7924   0.9500  -0.0794   0.0226 &   4.5212 f
  data arrival time                                                                                                  4.5212

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2463 

  slack (with derating applied) (MET)                                                                     6.4212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6675 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6953 &   2.2869 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0780   0.9500            0.5250 &   2.8119 f
  mprj/o_q[24] (net)                                     1   0.0053 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0115   0.0780   0.9500  -0.0013  -0.0013 &   2.8106 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2568   0.9500            0.6638 &   3.4744 f
  mprj/o_q_dly[24] (net)                                 2   0.0256 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0529   0.2568   0.9500  -0.0165  -0.0169 &   3.4575 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9094   0.9500            1.1767 &   4.6342 f
  mprj/wbs_dat_o[24] (net)                               1   0.2731 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6342 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.3707   1.9328   0.9500  -0.2152  -0.1038 &   4.5304 f
  data arrival time                                                                                                  4.5304

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2630 

  slack (with derating applied) (MET)                                                                     6.4304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6934 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5359 &   2.1276 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0945   0.9500            0.5380 &   2.6656 f
  mprj/o_q[143] (net)                                    1   0.0079 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0945   0.9500   0.0000   0.0001 &   2.6657 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2779   0.9500            0.6850 &   3.3506 f
  mprj/o_q_dly[143] (net)                                2   0.0292 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1250   0.2779   0.9500  -0.0722  -0.0753 &   3.2753 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9954   0.9500            1.7602 &   5.0356 f
  mprj/io_oeb[6] (net)                                   1   0.4307 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0356 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                    -1.0681   3.0241   0.9500  -0.6513  -0.4949 &   4.5406 f
  data arrival time                                                                                                  4.5406

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3151 

  slack (with derating applied) (MET)                                                                     6.4406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7558 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6358 &   2.2274 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1511   0.9500            0.5789 &   2.8063 f
  mprj/o_q[20] (net)                                     2   0.0175 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0116   0.1511   0.9500  -0.0016  -0.0014 &   2.8049 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2035   0.9500            0.6445 &   3.4494 f
  mprj/o_q_dly[20] (net)                                 2   0.0166 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0702   0.2035   0.9500  -0.0226  -0.0236 &   3.4259 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0717   0.9500            1.2299 &   4.6558 f
  mprj/wbs_dat_o[20] (net)                               1   0.2941 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6558 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.4151   2.0920   0.9500  -0.2427  -0.1144 &   4.5414 f
  data arrival time                                                                                                  4.5414

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2671 

  slack (with derating applied) (MET)                                                                     6.4414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7085 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4634 &   2.0550 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0769   0.9500            0.5242 &   2.5791 f
  mprj/o_q[104] (net)                                    1   0.0051 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0147   0.0769   0.9500  -0.0018  -0.0018 &   2.5773 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2741   0.9500            0.6770 &   3.2543 f
  mprj/o_q_dly[104] (net)                                2   0.0286 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0703   0.2741   0.9500  -0.0170  -0.0173 &   3.2370 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1784   0.9500            1.8300 &   5.0670 f
  mprj/io_out[5] (net)                                   1   0.4563 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0670 f
  io_out[5] (net) 
  io_out[5] (out)                                                    -1.1931   3.2056   0.9500  -0.7158  -0.5214 &   4.5456 f
  data arrival time                                                                                                  4.5456

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3166 

  slack (with derating applied) (MET)                                                                     6.4456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7622 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6358 &   2.2275 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1079   0.9500            0.5478 &   2.7752 f
  mprj/o_q[23] (net)                                     1   0.0102 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1079   0.9500   0.0000   0.0001 &   2.7754 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2454   0.9500            0.6640 &   3.4394 f
  mprj/o_q_dly[23] (net)                                 2   0.0236 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0979   0.2454   0.9500  -0.0484  -0.0505 &   3.3889 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9679   0.9500            1.2035 &   4.5924 f
  mprj/wbs_dat_o[23] (net)                               1   0.2813 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5924 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.2830   1.9921   0.9500  -0.1646  -0.0458 &   4.5466 f
  data arrival time                                                                                                  4.5466

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2617 

  slack (with derating applied) (MET)                                                                     6.4466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7083 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5391 &   2.1308 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1251   0.9500            0.5601 &   2.6909 f
  mprj/o_q[150] (net)                                    2   0.0131 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0301   0.1251   0.9500  -0.0036  -0.0036 &   2.6872 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2856   0.9500            0.7012 &   3.3884 f
  mprj/o_q_dly[150] (net)                                2   0.0306 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2856   0.9500   0.0000   0.0008 &   3.3893 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6817   0.9500            1.0570 &   4.4462 f
  mprj/io_oeb[13] (net)                                  1   0.2395 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4462 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   1.6976   0.9500   0.0000   0.1103 &   4.5566 f
  data arrival time                                                                                                  4.5566

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2402 

  slack (with derating applied) (MET)                                                                     6.4566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6968 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.5399 &   2.1315 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0667   0.9500            0.5161 &   2.6476 f
  mprj/o_q[33] (net)                                     1   0.0034 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0667   0.9500   0.0000   0.0000 &   2.6477 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2527   0.9500            0.6573 &   3.3050 f
  mprj/o_q_dly[33] (net)                                 2   0.0249 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0522   0.2527   0.9500  -0.0051  -0.0049 &   3.3001 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8648   0.9500            1.1525 &   4.4526 f
  mprj/la_data_out[1] (net)                              1   0.2665 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4526 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.1351   1.8872   0.9500  -0.0111   0.1050 &   4.5575 f
  data arrival time                                                                                                  4.5575

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2416 

  slack (with derating applied) (MET)                                                                     6.4575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6991 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3795 &   2.9712 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1905   0.9500            0.6431 &   3.6143 r
  mprj/o_q[161] (net)                                    2   0.0142 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1905   0.9500   0.0000   0.0002 &   3.6145 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3387   0.9500            0.6417 &   4.2561 r
  mprj/o_q_dly[161] (net)                                2   0.0274 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0964   0.3387   0.9500  -0.0358  -0.0370 &   4.2192 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4792   0.9500            3.4351 &   7.6543 r
  mprj/io_oeb[24] (net)                                  1   0.5707 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.6543 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -5.6002   6.5053   0.9500  -3.1700  -3.0710 &   4.5833 r
  data arrival time                                                                                                  4.5833

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5787 

  slack (with derating applied) (MET)                                                                     6.4833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0619 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.8642   0.9500   0.0000   0.3892 &   1.9808 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1169   0.9500            0.5543 &   2.5351 f
  mprj/o_q[2] (net)                                      2   0.0117 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0110   0.1169   0.9500  -0.0012  -0.0011 &   2.5340 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2081   0.9500            0.6369 &   3.1709 f
  mprj/o_q_dly[2] (net)                                  2   0.0173 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0660   0.2081   0.9500  -0.0160  -0.0166 &   3.1543 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.2220   0.9500            1.3020 &   4.4563 f
  mprj/wbs_dat_o[2] (net)                                1   0.3150 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4563 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.1419   2.2467   0.9500  -0.0116   0.1538 &   4.6101 f
  data arrival time                                                                                                  4.6101

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2457 

  slack (with derating applied) (MET)                                                                     6.5101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7558 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0871 &   2.6787 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0866   0.9500            0.5318 &   3.2105 f
  mprj/o_q[44] (net)                                     1   0.0066 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0866   0.9500   0.0000   0.0001 &   3.2105 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2093   0.9500            0.6283 &   3.8388 f
  mprj/o_q_dly[44] (net)                                 2   0.0175 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0249   0.2093   0.9500  -0.0027  -0.0026 &   3.8363 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5436   0.9500            1.5078 &   5.3440 f
  mprj/la_data_out[12] (net)                             1   0.3656 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3440 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -1.4634   2.5660   0.9500  -0.8279  -0.7299 &   4.6142 f
  data arrival time                                                                                                  4.6142

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3303 

  slack (with derating applied) (MET)                                                                     6.5142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8444 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3892 &   1.9808 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1305   0.9500            0.5640 &   2.5449 f
  mprj/o_q[11] (net)                                     2   0.0140 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0063   0.1305   0.9500  -0.0005  -0.0004 &   2.5445 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2587   0.9500            0.6821 &   3.2266 f
  mprj/o_q_dly[11] (net)                                 2   0.0259 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0909   0.2587   0.9500  -0.0395  -0.0410 &   3.1856 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1652   0.9500            1.2866 &   4.4722 f
  mprj/wbs_dat_o[11] (net)                               1   0.3068 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4722 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.1653   2.1885   0.9500  -0.0136   0.1423 &   4.6145 f
  data arrival time                                                                                                  4.6145

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (MET)                                                                     6.5145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7630 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.3473 &   1.9389 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0747   0.9500            0.5225 &   2.4614 f
  mprj/o_q[138] (net)                                    1   0.0047 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0747   0.9500   0.0000   0.0001 &   2.4615 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2652   0.9500            0.6695 &   3.1309 f
  mprj/o_q_dly[138] (net)                                2   0.0271 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0549   0.2652   0.9500  -0.0058  -0.0055 &   3.1255 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6302   0.9500            2.0098 &   5.1352 f
  mprj/io_oeb[1] (net)                                   1   0.5149 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1352 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -1.3984   3.6782   0.9500  -0.8102  -0.5163 &   4.6190 f
  data arrival time                                                                                                  4.6190

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3290 

  slack (with derating applied) (MET)                                                                     6.5190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8480 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6510 &   2.2427 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1123   0.9500            0.5509 &   2.7936 f
  mprj/o_q[21] (net)                                     2   0.0109 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1123   0.9500   0.0000   0.0001 &   2.7937 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1918   0.9500            0.6208 &   3.4146 f
  mprj/o_q_dly[21] (net)                                 2   0.0147 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0358   0.1918   0.9500  -0.0044  -0.0044 &   3.4102 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8208   0.9500            1.0914 &   4.5017 f
  mprj/wbs_dat_o[21] (net)                               1   0.2575 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5017 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1109   1.8402   0.9500  -0.0091   0.1184 &   4.6201 f
  data arrival time                                                                                                  4.6201

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2446 

  slack (with derating applied) (MET)                                                                     6.5201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7646 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5347 &   2.1263 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0992   0.9500            0.5415 &   2.6679 f
  mprj/o_q[108] (net)                                    1   0.0087 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0223   0.0992   0.9500  -0.0026  -0.0027 &   2.6652 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2695   0.9500            0.6799 &   3.3451 f
  mprj/o_q_dly[108] (net)                                2   0.0278 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0320   0.2695   0.9500  -0.0032  -0.0027 &   3.3424 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0784   0.9500            1.2748 &   4.6172 f
  mprj/io_out[9] (net)                                   1   0.2979 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6172 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.1500   2.1006   0.9500  -0.1086   0.0128 &   4.6300 f
  data arrival time                                                                                                  4.6300

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (MET)                                                                     6.5300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7857 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8601 &   2.4517 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1163   0.9500            0.5538 &   3.0055 f
  mprj/o_q[35] (net)                                     2   0.0116 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0216   0.1163   0.9500  -0.0026  -0.0026 &   3.0030 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2597   0.9500            0.6780 &   3.6809 f
  mprj/o_q_dly[35] (net)                                 2   0.0261 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0336   0.2597   0.9500  -0.0042  -0.0040 &   3.6770 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9754   0.9500            1.2150 &   4.8920 f
  mprj/la_data_out[3] (net)                              1   0.2827 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8920 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.6220   1.9976   0.9500  -0.3616  -0.2604 &   4.6316 f
  data arrival time                                                                                                  4.6316

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2825 

  slack (with derating applied) (MET)                                                                     6.5316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8142 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9464 &   2.5381 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1306   0.9500            0.5641 &   3.1022 f
  mprj/o_q[47] (net)                                     2   0.0140 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1306   0.9500   0.0000   0.0002 &   3.1024 f
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1555   0.9500            0.5948 &   3.6972 f
  mprj/o_q_dly[47] (net)                                 1   0.0087 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0175   0.1555   0.9500  -0.0016  -0.0016 &   3.6957 f
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8982   0.9500            1.1358 &   4.8315 f
  mprj/la_data_out[15] (net)                             1   0.2700 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8315 f
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -0.5317   1.9139   0.9500  -0.2990  -0.1998 &   4.6317 f
  data arrival time                                                                                                  4.6317

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2754 

  slack (with derating applied) (MET)                                                                     6.5317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8071 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4243 &   2.0159 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0746   0.9500            0.5224 &   2.5383 f
  mprj/o_q[102] (net)                                    1   0.0047 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0746   0.9500   0.0000   0.0000 &   2.5383 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2932   0.9500            0.6912 &   3.2296 f
  mprj/o_q_dly[102] (net)                                2   0.0319 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0186   0.2932   0.9500  -0.0015  -0.0008 &   3.2288 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2302   0.9500            1.8131 &   5.0419 f
  mprj/io_out[3] (net)                                   1   0.4565 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0419 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -1.2034   3.2732   0.9500  -0.6595  -0.4013 &   4.6406 f
  data arrival time                                                                                                  4.6406

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3138 

  slack (with derating applied) (MET)                                                                     6.5406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8544 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0929 &   2.6845 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0921   0.9500            0.5361 &   3.2207 f
  mprj/o_q[42] (net)                                     1   0.0075 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0206   0.0921   0.9500  -0.0027  -0.0028 &   3.2179 f
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2355   0.9500            0.6513 &   3.8692 f
  mprj/o_q_dly[42] (net)                                 2   0.0220 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0687   0.2355   0.9500  -0.0229  -0.0237 &   3.8455 f
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6191   0.9500            1.5517 &   5.3972 f
  mprj/la_data_out[10] (net)                             1   0.3763 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3972 f
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -1.4940   2.6435   0.9500  -0.8470  -0.7425 &   4.6546 f
  data arrival time                                                                                                  4.6546

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3368 

  slack (with derating applied) (MET)                                                                     6.5546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8915 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7515 &   2.3431 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0829   0.9500            0.5289 &   2.8721 f
  mprj/o_q[29] (net)                                     1   0.0060 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0829   0.9500   0.0000   0.0001 &   2.8721 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2781   0.9500            0.6818 &   3.5539 f
  mprj/o_q_dly[29] (net)                                 2   0.0292 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1083   0.2781   0.9500  -0.0563  -0.0585 &   3.4954 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8096   0.9500            1.1252 &   4.6206 f
  mprj/wbs_dat_o[29] (net)                               1   0.2559 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6206 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.1944   1.8263   0.9500  -0.0659   0.0489 &   4.6695 f
  data arrival time                                                                                                  4.6695

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2586 

  slack (with derating applied) (MET)                                                                     6.5695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8281 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7322 &   2.3238 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1290   0.9500            0.5630 &   2.8867 f
  mprj/o_q[28] (net)                                     2   0.0138 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0168   0.1290   0.9500  -0.0026  -0.0026 &   2.8841 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2860   0.9500            0.7028 &   3.5869 f
  mprj/o_q_dly[28] (net)                                 2   0.0306 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0888   0.2860   0.9500  -0.0478  -0.0496 &   3.5373 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1072   0.9500            1.3009 &   4.8382 f
  mprj/wbs_dat_o[28] (net)                               1   0.3027 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8382 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.4736   2.1268   0.9500  -0.2744  -0.1653 &   4.6729 f
  data arrival time                                                                                                  4.6729

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2801 

  slack (with derating applied) (MET)                                                                     6.5729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8531 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.3875 &   1.9791 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0708   0.9500            0.5194 &   2.4985 f
  mprj/o_q[101] (net)                                    1   0.0041 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0708   0.9500   0.0000   0.0000 &   2.4985 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3030   0.9500            0.6978 &   3.1964 f
  mprj/o_q_dly[101] (net)                                2   0.0336 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0295   0.3030   0.9500  -0.0029  -0.0021 &   3.1943 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6028   0.9500            2.0082 &   5.2025 f
  mprj/io_out[2] (net)                                   1   0.5110 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2025 f
  io_out[2] (net) 
  io_out[2] (out)                                                    -1.4052   3.6484   0.9500  -0.8109  -0.5262 &   4.6763 f
  data arrival time                                                                                                  4.6763

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3318 

  slack (with derating applied) (MET)                                                                     6.5763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9080 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6908 &   2.2824 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1098   0.9500            0.5492 &   2.8316 f
  mprj/o_q[22] (net)                                     2   0.0105 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1098   0.9500   0.0000   0.0001 &   2.8317 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2011   0.9500            0.6283 &   3.4600 f
  mprj/o_q_dly[22] (net)                                 2   0.0162 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0324   0.2011   0.9500  -0.0046  -0.0047 &   3.4553 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8575   0.9500            1.1252 &   4.5805 f
  mprj/wbs_dat_o[22] (net)                               1   0.2641 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5805 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.1228   1.8746   0.9500  -0.0101   0.1121 &   4.6927 f
  data arrival time                                                                                                  4.6927

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (MET)                                                                     6.5927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8412 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0956 &   2.6872 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0955   0.9500            0.5388 &   3.2260 f
  mprj/o_q[152] (net)                                    1   0.0081 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0955   0.9500   0.0000   0.0001 &   3.2261 f
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2438   0.9500            0.6588 &   3.8849 f
  mprj/o_q_dly[152] (net)                                2   0.0234 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2438   0.9500   0.0000   0.0004 &   3.8853 f
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6220   0.9500            1.5189 &   5.4042 f
  mprj/io_oeb[15] (net)                                  1   0.3719 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4042 f
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -1.5335   2.6450   0.9500  -0.8369  -0.7099 &   4.6943 f
  data arrival time                                                                                                  4.6943

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3352 

  slack (with derating applied) (MET)                                                                     6.5943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9294 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0480 &   2.6396 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1200   0.9500            0.5565 &   3.1961 f
  mprj/o_q[117] (net)                                    2   0.0122 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1200   0.9500   0.0000   0.0002 &   3.1963 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3519   0.9500            0.7482 &   3.9445 f
  mprj/o_q_dly[117] (net)                                2   0.0418 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1814   0.3519   0.9500  -0.1047  -0.1087 &   3.8358 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1685   0.9500            0.8364 &   4.6722 f
  mprj/io_out[18] (net)                                  1   0.1682 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6722 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0148   1.1747   0.9500  -0.0012   0.0446 &   4.7168 f
  data arrival time                                                                                                  4.7168

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2594 

  slack (with derating applied) (MET)                                                                     6.6168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8762 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.6780 &   2.2697 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1790   0.9500            0.5975 &   2.8671 f
  mprj/o_q[106] (net)                                    2   0.0222 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0358   0.1791   0.9500  -0.0051  -0.0050 &   2.8621 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3040   0.9500            0.7340 &   3.5961 f
  mprj/o_q_dly[106] (net)                                2   0.0337 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2363   0.3040   0.9500  -0.1265  -0.1322 &   3.4639 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6456   0.9500            1.5587 &   5.0226 f
  mprj/io_out[7] (net)                                   1   0.3767 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0226 f
  io_out[7] (net) 
  io_out[7] (out)                                                    -0.7250   2.6679   0.9500  -0.4590  -0.2996 &   4.7229 f
  data arrival time                                                                                                  4.7229

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3108 

  slack (with derating applied) (MET)                                                                     6.6229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9337 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.9897 &   2.5813 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1323   0.9500            0.5654 &   3.1466 f
  mprj/o_q[46] (net)                                     2   0.0143 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0118   0.1323   0.9500  -0.0010  -0.0009 &   3.1458 f
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1330   0.9500            0.5749 &   3.7207 f
  mprj/o_q_dly[46] (net)                                 1   0.0056 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1330   0.9500   0.0000   0.0001 &   3.7208 f
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7854   0.9500            1.0692 &   4.7900 f
  mprj/la_data_out[14] (net)                             1   0.2536 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.7900 f
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -0.2530   1.8009   0.9500  -0.1677  -0.0667 &   4.7233 f
  data arrival time                                                                                                  4.7233

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2663 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2663 

  slack (with derating applied) (MET)                                                                     6.6233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8896 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7454 &   2.3370 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1355   0.9500            0.5676 &   2.9046 f
  mprj/o_q[27] (net)                                     2   0.0149 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0219   0.1355   0.9500  -0.0024  -0.0024 &   2.9023 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3079   0.9500            0.7221 &   3.6244 f
  mprj/o_q_dly[27] (net)                                 2   0.0344 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0914   0.3080   0.9500  -0.0497  -0.0514 &   3.5730 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2624   0.9500            1.3791 &   4.9521 f
  mprj/wbs_dat_o[27] (net)                               1   0.3241 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9521 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.5487   2.2862   0.9500  -0.3466  -0.2262 &   4.7260 f
  data arrival time                                                                                                  4.7260

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     6.6260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9167 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0937 &   2.6854 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1236   0.9500            0.5591 &   3.2445 f
  mprj/o_q[155] (net)                                    2   0.0128 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0148   0.1236   0.9500  -0.0018  -0.0018 &   3.2427 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3187   0.9500            0.7263 &   3.9690 f
  mprj/o_q_dly[155] (net)                                2   0.0362 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0800   0.3187   0.9500  -0.0427  -0.0439 &   3.9251 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.0836   0.9500            0.7846 &   4.7097 f
  mprj/io_oeb[18] (net)                                  1   0.1562 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7097 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.0881   0.9500   0.0000   0.0378 &   4.7475 f
  data arrival time                                                                                                  4.7475

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2545 

  slack (with derating applied) (MET)                                                                     6.6475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9020 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7476 &   2.3392 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1389   0.9500            0.5701 &   2.9093 f
  mprj/o_q[26] (net)                                     2   0.0155 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1389   0.9500   0.0000   0.0002 &   2.9095 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2597   0.9500            0.6858 &   3.5953 f
  mprj/o_q_dly[26] (net)                                 2   0.0261 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2597   0.9500   0.0000   0.0006 &   3.5959 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0055   0.9500            1.2340 &   4.8299 f
  mprj/wbs_dat_o[26] (net)                               1   0.2875 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8299 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.3324   2.0271   0.9500  -0.1951  -0.0819 &   4.7480 f
  data arrival time                                                                                                  4.7480

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2704 

  slack (with derating applied) (MET)                                                                     6.6480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9184 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1048 &   2.6964 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0741   0.9500            0.5220 &   3.2184 f
  mprj/o_q[41] (net)                                     1   0.0046 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0741   0.9500   0.0000   0.0001 &   3.2184 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2262   0.9500            0.6388 &   3.8572 f
  mprj/o_q_dly[41] (net)                                 2   0.0203 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0226   0.2262   0.9500  -0.0029  -0.0027 &   3.8545 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9482   0.9500            1.1940 &   5.0485 f
  mprj/la_data_out[9] (net)                              1   0.2790 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0485 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.6228   1.9687   0.9500  -0.3723  -0.2779 &   4.7707 f
  data arrival time                                                                                                  4.7707

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2906 

  slack (with derating applied) (MET)                                                                     6.6707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9612 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.6780 &   2.2697 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1258   0.9500            0.5607 &   2.8303 f
  mprj/o_q[17] (net)                                     2   0.0132 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0333   0.1258   0.9500  -0.0041  -0.0041 &   2.8262 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2333   0.9500            0.6607 &   3.4869 f
  mprj/o_q_dly[17] (net)                                 2   0.0216 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0826   0.2333   0.9500  -0.0291  -0.0302 &   3.4567 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1446   0.9500            1.2780 &   4.7346 f
  mprj/wbs_dat_o[17] (net)                               1   0.3048 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7346 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.2088   2.1644   0.9500  -0.0884   0.0525 &   4.7871 f
  data arrival time                                                                                                  4.7871

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2648 

  slack (with derating applied) (MET)                                                                     6.6871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9519 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4950 &   2.0867 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0740   0.9500            0.5219 &   2.6086 f
  mprj/o_q[103] (net)                                    1   0.0046 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0740   0.9500   0.0000   0.0000 &   2.6086 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2733   0.9500            0.6756 &   3.2842 f
  mprj/o_q_dly[103] (net)                                2   0.0284 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0197   0.2733   0.9500  -0.0016  -0.0010 &   3.2831 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0554   0.9500            1.7351 &   5.0182 f
  mprj/io_out[4] (net)                                   1   0.4329 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0182 f
  io_out[4] (net) 
  io_out[4] (out)                                                    -0.7818   3.0897   0.9500  -0.4539  -0.2296 &   4.7886 f
  data arrival time                                                                                                  4.7886

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3000 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3000 

  slack (with derating applied) (MET)                                                                     6.6886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9886 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.8792 &   2.4708 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1207   0.9500            0.5570 &   3.0278 f
  mprj/o_q[36] (net)                                     2   0.0124 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1207   0.9500   0.0000   0.0002 &   3.0280 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2604   0.9500            0.6800 &   3.7080 f
  mprj/o_q_dly[36] (net)                                 2   0.0262 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0762   0.2604   0.9500  -0.0218  -0.0225 &   3.6856 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8753   0.9500            1.1640 &   4.8495 f
  mprj/la_data_out[4] (net)                              1   0.2683 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8495 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.2745   1.8962   0.9500  -0.1604  -0.0554 &   4.7942 f
  data arrival time                                                                                                  4.7942

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2715 

  slack (with derating applied) (MET)                                                                     6.6942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9657 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1113 &   2.7029 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0825   0.9500            0.5285 &   3.2314 f
  mprj/o_q[40] (net)                                     1   0.0060 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0825   0.9500   0.0000   0.0001 &   3.2315 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2585   0.9500            0.6664 &   3.8979 f
  mprj/o_q_dly[40] (net)                                 2   0.0259 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0801   0.2585   0.9500  -0.0378  -0.0393 &   3.8586 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9649   0.9500            1.2072 &   5.0658 f
  mprj/la_data_out[8] (net)                              1   0.2810 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0658 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.6147   1.9876   0.9500  -0.3524  -0.2527 &   4.8131 f
  data arrival time                                                                                                  4.8131

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2944 

  slack (with derating applied) (MET)                                                                     6.7131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0075 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.5384 &   2.1300 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1001   0.9500            0.5421 &   2.6722 f
  mprj/o_q[141] (net)                                    1   0.0088 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0080   0.1001   0.9500  -0.0009  -0.0008 &   2.6713 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2940   0.9500            0.6992 &   3.3705 f
  mprj/o_q_dly[141] (net)                                2   0.0320 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0144   0.2940   0.9500  -0.0012  -0.0005 &   3.3700 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2200   0.9500            1.8370 &   5.2070 f
  mprj/io_oeb[4] (net)                                   1   0.4577 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2070 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -1.0238   3.2529   0.9500  -0.6159  -0.3899 &   4.8171 f
  data arrival time                                                                                                  4.8171

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3186 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3186 

  slack (with derating applied) (MET)                                                                     6.7171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0357 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0946 &   2.6862 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1433   0.9500            0.5733 &   3.2595 f
  mprj/o_q[154] (net)                                    2   0.0162 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1433   0.9500   0.0000   0.0002 &   3.2597 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2471   0.9500            0.6775 &   3.9372 f
  mprj/o_q_dly[154] (net)                                2   0.0239 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0316   0.2471   0.9500  -0.0033  -0.0030 &   3.9341 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2423   0.9500            0.8408 &   4.7750 f
  mprj/io_oeb[17] (net)                                  1   0.1784 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.7750 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   1.2508   0.9500   0.0000   0.0553 &   4.8302 f
  data arrival time                                                                                                  4.8302

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2546 

  slack (with derating applied) (MET)                                                                     6.7302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9848 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1260 &   2.7176 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1114   0.9500            0.5503 &   3.2679 f
  mprj/o_q[38] (net)                                     2   0.0108 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0135   0.1114   0.9500  -0.0015  -0.0014 &   3.2665 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2301   0.9500            0.6533 &   3.9198 f
  mprj/o_q_dly[38] (net)                                 2   0.0210 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2301   0.9500   0.0000   0.0003 &   3.9202 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0365   0.9500            1.2293 &   5.1494 f
  mprj/la_data_out[6] (net)                              1   0.2899 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.1494 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.7220   2.0531   0.9500  -0.4104  -0.3059 &   4.8435 f
  data arrival time                                                                                                  4.8435

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2983 

  slack (with derating applied) (MET)                                                                     6.7435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0418 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3631 &   2.9547 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3216   0.9500            0.7142 &   3.6688 r
  mprj/o_q[59] (net)                                     2   0.0264 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1522   0.3216   0.9500  -0.0857  -0.0894 &   3.5794 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1610   0.9500            0.5462 &   4.1257 r
  mprj/o_q_dly[59] (net)                                 2   0.0105 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1610   0.9500   0.0000   0.0001 &   4.1258 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2147   0.9500            2.2818 &   6.4075 r
  mprj/la_data_out[27] (net)                             1   0.3714 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4075 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -2.9498   4.2282   0.9500  -1.6215  -1.5592 &   4.8483 r
  data arrival time                                                                                                  4.8483

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4349 

  slack (with derating applied) (MET)                                                                     6.7483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1832 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0941 &   2.6857 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1285   0.9500            0.5626 &   3.2483 f
  mprj/o_q[116] (net)                                    2   0.0137 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1285   0.9500   0.0000   0.0002 &   3.2485 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2768   0.9500            0.6955 &   3.9440 f
  mprj/o_q_dly[116] (net)                                2   0.0290 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0501   0.2768   0.9500  -0.0058  -0.0055 &   3.9386 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4899   0.9500            0.9830 &   4.9216 f
  mprj/io_out[17] (net)                                  1   0.2148 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9216 f
  io_out[17] (net) 
  io_out[17] (out)                                                   -0.2232   1.5003   0.9500  -0.1329  -0.0717 &   4.8499 f
  data arrival time                                                                                                  4.8499

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2699 

  slack (with derating applied) (MET)                                                                     6.7499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0198 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.3912 &   1.9828 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0666   0.9500            0.5161 &   2.4989 f
  mprj/o_q[140] (net)                                    1   0.0034 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0666   0.9500   0.0000   0.0000 &   2.4989 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3292   0.9500            0.7160 &   3.2149 f
  mprj/o_q_dly[140] (net)                                2   0.0380 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1148   0.3292   0.9500  -0.0523  -0.0539 &   3.1610 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8592   0.9500            1.6294 &   4.7904 f
  mprj/io_oeb[3] (net)                                   1   0.4030 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7904 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.2962   2.9007   0.9500  -0.1902   0.0608 &   4.8513 f
  data arrival time                                                                                                  4.8513

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2809 

  slack (with derating applied) (MET)                                                                     6.7513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0321 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1132 &   2.7048 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0868   0.9500            0.5320 &   3.2368 f
  mprj/o_q[45] (net)                                     1   0.0067 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0868   0.9500   0.0000   0.0001 &   3.2368 f
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2162   0.9500            0.6345 &   3.8713 f
  mprj/o_q_dly[45] (net)                                 2   0.0187 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0759   0.2162   0.9500  -0.0356  -0.0371 &   3.8342 f
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7197   0.9500            1.0711 &   4.9053 f
  mprj/la_data_out[13] (net)                             1   0.2416 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.9053 f
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -0.2424   1.7397   0.9500  -0.1418  -0.0477 &   4.8576 f
  data arrival time                                                                                                  4.8576

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2743 

  slack (with derating applied) (MET)                                                                     6.7576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0320 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.7480 &   2.3396 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1521   0.9500            0.5796 &   2.9192 f
  mprj/o_q[25] (net)                                     2   0.0177 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0748   0.1522   0.9500  -0.0267  -0.0278 &   2.8914 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2872   0.9500            0.7117 &   3.6031 f
  mprj/o_q_dly[25] (net)                                 2   0.0308 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0327   0.2872   0.9500  -0.0043  -0.0038 &   3.5992 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8491   0.9500            1.1523 &   4.7515 f
  mprj/wbs_dat_o[25] (net)                               1   0.2620 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7515 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1226   1.8657   0.9500  -0.0101   0.1089 &   4.8604 f
  data arrival time                                                                                                  4.8604

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2601 

  slack (with derating applied) (MET)                                                                     6.7604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0206 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.1318 &   2.7234 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0963   0.9500            0.5394 &   3.2628 f
  mprj/o_q[39] (net)                                     1   0.0082 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0269   0.0963   0.9500  -0.0034  -0.0035 &   3.2592 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2473   0.9500            0.6617 &   3.9210 f
  mprj/o_q_dly[39] (net)                                 2   0.0240 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0086   0.2473   0.9500  -0.0007  -0.0004 &   3.9206 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9277   0.9500            1.1830 &   5.1036 f
  mprj/la_data_out[7] (net)                              1   0.2755 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.1036 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.5174   1.9505   0.9500  -0.2994  -0.1976 &   4.9060 f
  data arrival time                                                                                                  4.9060

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8060

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2902 

  slack (with derating applied) (MET)                                                                     6.8060 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0962 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2366 &   2.8282 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2038   0.9500            0.6134 &   3.4416 f
  mprj/o_q[61] (net)                                     2   0.0263 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0317   0.2038   0.9500  -0.0039  -0.0035 &   3.4381 f
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1572   0.9500            0.6216 &   4.0597 f
  mprj/o_q_dly[61] (net)                                 1   0.0090 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0042   0.1572   0.9500  -0.0008  -0.0007 &   4.0590 f
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5244   0.9500            1.4701 &   5.5291 f
  mprj/la_data_out[29] (net)                             1   0.3614 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5291 f
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -1.2887   2.5513   0.9500  -0.7316  -0.6198 &   4.9094 f
  data arrival time                                                                                                  4.9094

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3359 

  slack (with derating applied) (MET)                                                                     6.8094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1452 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0476 &   2.6393 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1241   0.9500            0.5595 &   3.1987 f
  mprj/o_q[52] (net)                                     2   0.0129 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1241   0.9500   0.0000   0.0002 &   3.1989 f
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2603   0.9500            0.6811 &   3.8800 f
  mprj/o_q_dly[52] (net)                                 2   0.0262 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0190   0.2603   0.9500  -0.0016  -0.0011 &   3.8790 f
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5521   0.9500            0.9990 &   4.8780 f
  mprj/la_data_out[20] (net)                             1   0.2229 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8780 f
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -0.1076   1.5689   0.9500  -0.0343   0.0517 &   4.9297 f
  data arrival time                                                                                                  4.9297

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9297
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2632 

  slack (with derating applied) (MET)                                                                     6.8297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0929 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0953 &   2.6869 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0878   0.9500            0.5328 &   3.2197 f
  mprj/o_q[153] (net)                                    1   0.0068 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0878   0.9500   0.0000   0.0001 &   3.2198 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3007   0.9500            0.7009 &   3.9207 f
  mprj/o_q_dly[153] (net)                                2   0.0331 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0884   0.3007   0.9500  -0.0400  -0.0413 &   3.8794 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4875   0.9500            0.9776 &   4.8570 f
  mprj/io_oeb[16] (net)                                  1   0.2135 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.8570 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0743   1.5015   0.9500  -0.0061   0.0739 &   4.9309 f
  data arrival time                                                                                                  4.9309

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2644 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2644 

  slack (with derating applied) (MET)                                                                     6.8309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0953 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.2588 &   1.8504 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1305   0.9500            0.5641 &   2.4145 f
  mprj/o_q[137] (net)                                    2   0.0140 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0140   0.1305   0.9500  -0.0013  -0.0012 &   2.4133 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2099   0.9500            0.6432 &   3.0565 f
  mprj/o_q_dly[137] (net)                                2   0.0176 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2099   0.9500   0.0000   0.0003 &   3.0568 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8003   0.9500            1.5792 &   4.6360 f
  mprj/io_oeb[0] (net)                                   1   0.4057 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6360 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.1269   2.8003   0.9500  -0.0104   0.2968 &   4.9328 f
  data arrival time                                                                                                  4.9328

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2609 

  slack (with derating applied) (MET)                                                                     6.8328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0937 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0951 &   2.6868 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1195   0.9500            0.5561 &   3.2429 f
  mprj/o_q[120] (net)                                    2   0.0121 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1195   0.9500   0.0000   0.0002 &   3.2431 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2753   0.9500            0.6912 &   3.9343 f
  mprj/o_q_dly[120] (net)                                2   0.0288 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0672   0.2753   0.9500  -0.0115  -0.0115 &   3.9228 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4671   0.9500            0.9570 &   4.8797 f
  mprj/io_out[21] (net)                                  1   0.2103 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.8797 f
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   1.4834   0.9500   0.0000   0.0838 &   4.9636 f
  data arrival time                                                                                                  4.9636

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8636

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2624 

  slack (with derating applied) (MET)                                                                     6.8636 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1260 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2915 &   2.8831 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1979   0.9500            0.6096 &   3.4927 f
  mprj/o_q[58] (net)                                     2   0.0254 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0387   0.1980   0.9500  -0.0045  -0.0041 &   3.4886 f
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1369   0.9500            0.6010 &   4.0896 f
  mprj/o_q_dly[58] (net)                                 1   0.0062 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1369   0.9500   0.0000   0.0001 &   4.0897 f
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5543   0.9500            1.4858 &   5.5755 f
  mprj/la_data_out[26] (net)                             1   0.3684 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5755 f
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -1.2822   2.5800   0.9500  -0.7120  -0.5996 &   4.9759 f
  data arrival time                                                                                                  4.9759

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3373 

  slack (with derating applied) (MET)                                                                     6.8759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2133 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2562 &   2.8478 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0673   0.9500            0.5166 &   3.3644 f
  mprj/o_q[54] (net)                                     1   0.0035 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0673   0.9500   0.0000   0.0000 &   3.3644 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1997   0.9500            0.6142 &   3.9786 f
  mprj/o_q_dly[54] (net)                                 2   0.0160 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1997   0.9500   0.0000   0.0002 &   3.9788 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6547   0.9500            1.0371 &   5.0159 f
  mprj/la_data_out[22] (net)                             1   0.2327 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0159 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.1991   1.6718   0.9500  -0.1196  -0.0337 &   4.9823 f
  data arrival time                                                                                                  4.9823

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2748 

  slack (with derating applied) (MET)                                                                     6.8823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1571 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2562 &   2.8478 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0806   0.9500            0.5271 &   3.3749 f
  mprj/o_q[55] (net)                                     1   0.0057 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0806   0.9500   0.0000   0.0001 &   3.3750 f
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2432   0.9500            0.6539 &   4.0289 f
  mprj/o_q_dly[55] (net)                                 2   0.0233 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0976   0.2432   0.9500  -0.0470  -0.0489 &   3.9800 f
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6238   0.9500            1.0322 &   5.0122 f
  mprj/la_data_out[23] (net)                             1   0.2334 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0122 f
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -0.1812   1.6413   0.9500  -0.1150  -0.0285 &   4.9837 f
  data arrival time                                                                                                  4.9837

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2793 

  slack (with derating applied) (MET)                                                                     6.8837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1630 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3163 &   2.9079 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1861   0.9500            0.6020 &   3.5100 f
  mprj/o_q[64] (net)                                     2   0.0234 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0778   0.1861   0.9500  -0.0301  -0.0311 &   3.4788 f
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1724   0.9500            0.6289 &   4.1077 f
  mprj/o_q_dly[64] (net)                                 1   0.0115 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0650   0.1724   0.9500  -0.0114  -0.0118 &   4.0960 f
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4772   0.9500            1.4599 &   5.5558 f
  mprj/la_data_out[32] (net)                             1   0.3557 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5558 f
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -1.1993   2.4999   0.9500  -0.6760  -0.5700 &   4.9858 f
  data arrival time                                                                                                  4.9858

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3379 

  slack (with derating applied) (MET)                                                                     6.8858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2238 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3106 &   2.9022 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1789   0.9500            0.5974 &   3.4996 f
  mprj/o_q[63] (net)                                     2   0.0222 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0721   0.1789   0.9500  -0.0286  -0.0296 &   3.4700 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1984   0.9500            0.6495 &   4.1195 f
  mprj/o_q_dly[63] (net)                                 2   0.0157 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1984   0.9500   0.0000   0.0002 &   4.1196 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5467   0.9500            1.4908 &   5.6105 f
  mprj/la_data_out[31] (net)                             1   0.3646 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6105 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -1.2713   2.5753   0.9500  -0.7331  -0.6167 &   4.9937 f
  data arrival time                                                                                                  4.9937

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3430 

  slack (with derating applied) (MET)                                                                     6.8937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2367 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.0919 &   2.6836 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0823   0.9500            0.5284 &   3.2120 f
  mprj/o_q[43] (net)                                     1   0.0059 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0823   0.9500   0.0000   0.0000 &   3.2120 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2351   0.9500            0.6481 &   3.8602 f
  mprj/o_q_dly[43] (net)                                 2   0.0219 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0835   0.2351   0.9500  -0.0292  -0.0303 &   3.8299 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7157   0.9500            1.0772 &   4.9070 f
  mprj/la_data_out[11] (net)                             1   0.2412 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.9070 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.1423   1.7345   0.9500  -0.0117   0.0871 &   4.9941 f
  data arrival time                                                                                                  4.9941

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2671 

  slack (with derating applied) (MET)                                                                     6.8941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1613 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2915 &   2.8832 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0982   0.9500            0.5408 &   3.4240 f
  mprj/o_q[56] (net)                                     2   0.0085 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0982   0.9500   0.0000   0.0001 &   3.4241 f
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2631   0.9500            0.6745 &   4.0986 f
  mprj/o_q_dly[56] (net)                                 2   0.0267 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1773   0.2631   0.9500  -0.0979  -0.1024 &   3.9963 f
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6094   0.9500            1.0291 &   5.0254 f
  mprj/la_data_out[24] (net)                             1   0.2311 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0254 f
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -0.1854   1.6271   0.9500  -0.1159  -0.0295 &   4.9959 f
  data arrival time                                                                                                  4.9959

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2855 

  slack (with derating applied) (MET)                                                                     6.8959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1814 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2737 &   2.8653 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0795   0.9500            0.5262 &   3.3915 f
  mprj/o_q[57] (net)                                     1   0.0055 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0795   0.9500   0.0000   0.0001 &   3.3916 f
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2795   0.9500            0.6820 &   4.0736 f
  mprj/o_q_dly[57] (net)                                 2   0.0295 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1731   0.2795   0.9500  -0.0963  -0.1005 &   3.9731 f
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6330   0.9500            1.0476 &   5.0206 f
  mprj/la_data_out[25] (net)                             1   0.2348 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0206 f
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -0.1779   1.6505   0.9500  -0.1091  -0.0223 &   4.9983 f
  data arrival time                                                                                                  4.9983

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2847 

  slack (with derating applied) (MET)                                                                     6.8983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1830 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0954 &   2.6870 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0787   0.9500            0.5256 &   3.2126 f
  mprj/o_q[115] (net)                                    1   0.0054 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0787   0.9500   0.0000   0.0000 &   3.2127 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2800   0.9500            0.6821 &   3.8948 f
  mprj/o_q_dly[115] (net)                                2   0.0296 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0331   0.2800   0.9500  -0.0034  -0.0030 &   3.8918 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7740   0.9500            1.1325 &   5.0243 f
  mprj/io_out[16] (net)                                  1   0.2504 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.0243 f
  io_out[16] (net) 
  io_out[16] (out)                                                   -0.2093   1.7879   0.9500  -0.1005  -0.0161 &   5.0081 f
  data arrival time                                                                                                  5.0081

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2745 

  slack (with derating applied) (MET)                                                                     6.9081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1826 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0478 &   2.6394 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1906   0.9500            0.6049 &   3.2443 f
  mprj/o_q[158] (net)                                    2   0.0241 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1906   0.9500   0.0000   0.0006 &   3.2449 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2682   0.9500            0.7101 &   3.9549 f
  mprj/o_q_dly[158] (net)                                2   0.0276 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2682   0.9500   0.0000   0.0006 &   3.9555 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5146   0.9500            0.9777 &   4.9332 f
  mprj/io_oeb[21] (net)                                  1   0.2168 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9332 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   1.5317   0.9500   0.0000   0.0890 &   5.0223 f
  data arrival time                                                                                                  5.0223

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2643 

  slack (with derating applied) (MET)                                                                     6.9223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1866 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3683 &   2.9599 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1367   0.9500            0.5685 &   3.5285 f
  mprj/o_q[160] (net)                                    2   0.0151 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0279   0.1367   0.9500  -0.0031  -0.0030 &   3.5254 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2645   0.9500            0.6887 &   4.2141 f
  mprj/o_q_dly[160] (net)                                2   0.0269 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0278   0.2645   0.9500  -0.0026  -0.0022 &   4.2119 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3158   0.9500            1.9003 &   6.1122 f
  mprj/io_oeb[23] (net)                                  1   0.4744 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1122 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -2.1509   3.3397   0.9500  -1.2237  -1.0677 &   5.0445 f
  data arrival time                                                                                                  5.0445

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3949 

  slack (with derating applied) (MET)                                                                     6.9445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3395 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3630 &   2.9546 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2208   0.9500            0.6242 &   3.5788 f
  mprj/o_q[65] (net)                                     2   0.0291 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0117   0.2208   0.9500  -0.0010  -0.0003 &   3.5785 f
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1341   0.9500            0.6063 &   4.1847 f
  mprj/o_q_dly[65] (net)                                 1   0.0058 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0119   0.1341   0.9500  -0.0013  -0.0013 &   4.1835 f
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5478   0.9500            1.4871 &   5.6706 f
  mprj/la_data_out[33] (net)                             1   0.3680 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6706 f
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -1.2929   2.5718   0.9500  -0.7325  -0.6242 &   5.0464 f
  data arrival time                                                                                                  5.0464

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3429 

  slack (with derating applied) (MET)                                                                     6.9464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2893 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   0.4038 &   1.9954 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0865   0.9500            0.5317 &   2.5271 f
  mprj/o_q[100] (net)                                    1   0.0066 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0865   0.9500   0.0000   0.0001 &   2.5272 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2959   0.9500            0.6968 &   3.2239 f
  mprj/o_q_dly[100] (net)                                2   0.0323 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2959   0.9500   0.0000   0.0008 &   3.2247 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3484   0.9500            1.8342 &   5.0589 f
  mprj/io_out[1] (net)                                   1   0.4724 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0589 f
  io_out[1] (net) 
  io_out[1] (out)                                                    -0.6249   3.4220   0.9500  -0.3375  -0.0078 &   5.0511 f
  data arrival time                                                                                                  5.0511

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3014 

  slack (with derating applied) (MET)                                                                     6.9511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2525 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3738 &   2.9654 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2031   0.9500            0.6129 &   3.5783 f
  mprj/o_q[66] (net)                                     2   0.0262 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0629   0.2031   0.9500  -0.0115  -0.0114 &   3.5669 f
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1545   0.9500            0.6189 &   4.1858 f
  mprj/o_q_dly[66] (net)                                 1   0.0086 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0270   0.1545   0.9500  -0.0081  -0.0085 &   4.1774 f
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5564   0.9500            1.4967 &   5.6741 f
  mprj/la_data_out[34] (net)                             1   0.3671 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6741 f
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -1.2891   2.5799   0.9500  -0.7289  -0.6209 &   5.0532 f
  data arrival time                                                                                                  5.0532

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3448 

  slack (with derating applied) (MET)                                                                     6.9532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2979 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.0480 &   2.6396 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1153   0.9500            0.5531 &   3.1927 f
  mprj/o_q[113] (net)                                    2   0.0114 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0099   0.1153   0.9500  -0.0009  -0.0008 &   3.1919 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2432   0.9500            0.6649 &   3.8568 f
  mprj/o_q_dly[113] (net)                                2   0.0233 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2433   0.9500   0.0000   0.0005 &   3.8573 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7906   0.9500            1.1090 &   4.9663 f
  mprj/io_out[14] (net)                                  1   0.2535 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9663 f
  io_out[14] (net) 
  io_out[14] (out)                                                   -0.0706   1.8064   0.9500  -0.0058   0.1089 &   5.0752 f
  data arrival time                                                                                                  5.0752

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2678 

  slack (with derating applied) (MET)                                                                     6.9752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2430 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   0.3158 &   1.9074 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1175   0.9500            0.5547 &   2.4621 f
  mprj/o_q[99] (net)                                     2   0.0118 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0191   0.1175   0.9500  -0.0022  -0.0022 &   2.4599 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2376   0.9500            0.6612 &   3.1211 f
  mprj/o_q_dly[99] (net)                                 2   0.0223 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2376   0.9500   0.0000   0.0004 &   3.1215 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0029   0.9500            1.6772 &   4.7988 f
  mprj/io_out[0] (net)                                   1   0.4346 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7988 f
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   3.0029   0.9500   0.0000   0.3444 &   5.1431 f
  data arrival time                                                                                                  5.1431

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2709 

  slack (with derating applied) (MET)                                                                     7.0431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3141 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3627 &   2.9543 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2036   0.9500            0.6132 &   3.5675 f
  mprj/o_q[67] (net)                                     2   0.0263 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0288   0.2036   0.9500  -0.0039  -0.0035 &   3.5640 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1286   0.9500            0.5953 &   4.1592 f
  mprj/o_q_dly[67] (net)                                 1   0.0051 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1286   0.9500   0.0000   0.0001 &   4.1593 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3990   0.9500            1.4055 &   5.5648 f
  mprj/la_data_out[35] (net)                             1   0.3442 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5648 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -0.9220   2.4213   0.9500  -0.5293  -0.4189 &   5.1458 f
  data arrival time                                                                                                  5.1458

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3270 

  slack (with derating applied) (MET)                                                                     7.0458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3728 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3795 &   2.9711 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1252   0.9500            0.5603 &   3.5314 f
  mprj/o_q[123] (net)                                    2   0.0131 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0081   0.1252   0.9500  -0.0008  -0.0007 &   3.5307 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3195   0.9500            0.7274 &   4.2581 f
  mprj/o_q_dly[123] (net)                                2   0.0363 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0729   0.3195   0.9500  -0.0388  -0.0399 &   4.2182 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0841   0.9500            1.7792 &   5.9974 f
  mprj/io_out[24] (net)                                  1   0.4384 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9974 f
  io_out[24] (net) 
  io_out[24] (out)                                                   -1.6730   3.1106   0.9500  -0.9956  -0.8330 &   5.1644 f
  data arrival time                                                                                                  5.1644

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3808 

  slack (with derating applied) (MET)                                                                     7.0644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4452 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3613 &   2.9530 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1955   0.9500            0.6080 &   3.5610 f
  mprj/o_q[73] (net)                                     2   0.0250 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0851   0.1955   0.9500  -0.0385  -0.0400 &   3.5210 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1961   0.9500            0.6531 &   4.1741 f
  mprj/o_q_dly[73] (net)                                 2   0.0154 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0082   0.1961   0.9500  -0.0009  -0.0007 &   4.1734 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5050   0.9500            1.4738 &   5.6472 f
  mprj/la_data_out[41] (net)                             1   0.3590 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6472 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -0.9599   2.5304   0.9500  -0.5930  -0.4728 &   5.1743 f
  data arrival time                                                                                                  5.1743

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3389 

  slack (with derating applied) (MET)                                                                     7.0743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4133 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2559 &   2.8475 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2223   0.9500            0.6252 &   3.4727 f
  mprj/o_q[60] (net)                                     2   0.0294 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1296   0.2223   0.9500  -0.0739  -0.0769 &   3.3959 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1432   0.9500            0.6152 &   4.0111 f
  mprj/o_q_dly[60] (net)                                 1   0.0070 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1432   0.9500   0.0000   0.0001 &   4.0111 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7536   0.9500            1.0650 &   5.0761 f
  mprj/la_data_out[28] (net)                             1   0.2506 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.0761 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                              -0.0446   1.7737   0.9500  -0.0037   0.1021 &   5.1782 f
  data arrival time                                                                                                  5.1782

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2807 

  slack (with derating applied) (MET)                                                                     7.0782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3588 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3755 &   2.9672 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0976   0.9500            0.5403 &   3.5075 f
  mprj/o_q[126] (net)                                    1   0.0084 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0976   0.9500   0.0000   0.0001 &   3.5076 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2809   0.9500            0.6883 &   4.1959 f
  mprj/o_q_dly[126] (net)                                2   0.0297 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0184   0.2809   0.9500  -0.0017  -0.0011 &   4.1948 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5593   0.9500            1.5407 &   5.7355 f
  mprj/io_out[27] (net)                                  1   0.3682 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7355 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -1.0670   2.5799   0.9500  -0.6656  -0.5572 &   5.1783 f
  data arrival time                                                                                                  5.1783

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (MET)                                                                     7.0783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4211 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3521 &   2.9437 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2300   0.9500            0.6301 &   3.5738 f
  mprj/o_q[70] (net)                                     2   0.0307 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1387   0.2300   0.9500  -0.0794  -0.0828 &   3.4911 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1259   0.9500            0.6019 &   4.0929 f
  mprj/o_q_dly[70] (net)                                 1   0.0047 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1259   0.9500   0.0000   0.0000 &   4.0930 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1532   0.9500            1.2767 &   5.3697 f
  mprj/la_data_out[38] (net)                             1   0.3089 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3697 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.5122   2.1736   0.9500  -0.2993  -0.1890 &   5.1808 f
  data arrival time                                                                                                  5.1808

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3125 

  slack (with derating applied) (MET)                                                                     7.0808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3933 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3627 &   2.9544 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2213   0.9500            0.6246 &   3.5789 f
  mprj/o_q[68] (net)                                     2   0.0292 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0784   0.2213   0.9500  -0.0264  -0.0270 &   3.5519 f
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1285   0.9500            0.6012 &   4.1531 f
  mprj/o_q_dly[68] (net)                                 1   0.0051 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0332   0.1285   0.9500  -0.0034  -0.0035 &   4.1496 f
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2179   0.9500            1.3117 &   5.4613 f
  mprj/la_data_out[36] (net)                             1   0.3182 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4613 f
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -0.6533   2.2379   0.9500  -0.3749  -0.2667 &   5.1946 f
  data arrival time                                                                                                  5.1946

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1946
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3160 

  slack (with derating applied) (MET)                                                                     7.0946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4106 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3631 &   2.9547 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1331   0.9500            0.5659 &   3.5206 f
  mprj/o_q[122] (net)                                    2   0.0145 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0251   0.1331   0.9500  -0.0031  -0.0031 &   3.5175 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2677   0.9500            0.6900 &   4.2075 f
  mprj/o_q_dly[122] (net)                                2   0.0275 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0279   0.2677   0.9500  -0.0025  -0.0021 &   4.2054 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6316   0.9500            1.5587 &   5.7641 f
  mprj/io_out[23] (net)                                  1   0.3774 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7641 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -1.2454   2.6610   0.9500  -0.6955  -0.5615 &   5.2026 f
  data arrival time                                                                                                  5.2026

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3476 

  slack (with derating applied) (MET)                                                                     7.1026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4502 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.2518 &   2.8435 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2039   0.9500            0.6134 &   3.4568 f
  mprj/o_q[62] (net)                                     2   0.0263 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0585   0.2039   0.9500  -0.0062  -0.0059 &   3.4509 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2034   0.9500            0.6624 &   4.1133 f
  mprj/o_q_dly[62] (net)                                 2   0.0166 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0740   0.2034   0.9500  -0.0380  -0.0397 &   4.0736 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6857   0.9500            1.0525 &   5.1260 f
  mprj/la_data_out[30] (net)                             1   0.2369 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1260 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.0762   1.7040   0.9500  -0.0063   0.0910 &   5.2171 f
  data arrival time                                                                                                  5.2171

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2799 

  slack (with derating applied) (MET)                                                                     7.1171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3970 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3613 &   2.9530 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2355   0.9500            0.6336 &   3.5866 f
  mprj/o_q[72] (net)                                     2   0.0316 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1189   0.2355   0.9500  -0.0707  -0.0736 &   3.5130 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1674   0.9500            0.6415 &   4.1545 f
  mprj/o_q_dly[72] (net)                                 2   0.0107 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0378   0.1674   0.9500  -0.0040  -0.0042 &   4.1503 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0827   0.9500            1.2499 &   5.4002 f
  mprj/la_data_out[40] (net)                             1   0.2987 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4002 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.4877   2.1039   0.9500  -0.2887  -0.1789 &   5.2213 f
  data arrival time                                                                                                  5.2213

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3131 

  slack (with derating applied) (MET)                                                                     7.1213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4344 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3628 &   2.9544 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2514   0.9500            0.6438 &   3.5982 f
  mprj/o_q[69] (net)                                     2   0.0342 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1574   0.2514   0.9500  -0.0909  -0.0947 &   3.5035 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1173   0.9500            0.6014 &   4.1049 f
  mprj/o_q_dly[69] (net)                                 1   0.0035 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1173   0.9500   0.0000   0.0000 &   4.1049 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7400   0.9500            1.0390 &   5.1439 f
  mprj/la_data_out[37] (net)                             1   0.2468 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.1439 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   1.7556   0.9500   0.0000   0.1120 &   5.2559 f
  data arrival time                                                                                                  5.2559

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2862 

  slack (with derating applied) (MET)                                                                     7.1559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4421 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4207 &   3.0123 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1950   0.9500            0.6077 &   3.6200 f
  mprj/o_q[74] (net)                                     2   0.0249 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1319   0.1950   0.9500  -0.0703  -0.0734 &   3.5466 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2107   0.9500            0.6659 &   4.2125 f
  mprj/o_q_dly[74] (net)                                 2   0.0178 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0795   0.2107   0.9500  -0.0369  -0.0385 &   4.1739 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2534   0.9500            1.3545 &   5.5284 f
  mprj/la_data_out[42] (net)                             1   0.3236 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5284 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.6394   2.2743   0.9500  -0.3672  -0.2539 &   5.2745 f
  data arrival time                                                                                                  5.2745

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3276 

  slack (with derating applied) (MET)                                                                     7.1745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5021 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3773 &   2.9689 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0801   0.9500            0.5267 &   3.4956 f
  mprj/o_q[163] (net)                                    1   0.0056 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0801   0.9500   0.0000   0.0000 &   3.4956 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3374   0.9500            0.7255 &   4.2212 f
  mprj/o_q_dly[163] (net)                                2   0.0394 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0776   0.3374   0.9500  -0.0408  -0.0419 &   4.1793 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9686   0.9500            1.2330 &   5.4122 f
  mprj/io_oeb[26] (net)                                  1   0.2815 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4122 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.3400   1.9898   0.9500  -0.2197  -0.1118 &   5.3005 f
  data arrival time                                                                                                  5.3005

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3064 

  slack (with derating applied) (MET)                                                                     7.2005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5069 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4959 &   3.0875 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1916   0.9500            0.6055 &   3.6930 f
  mprj/o_q[93] (net)                                     2   0.0243 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0474   0.1916   0.9500  -0.0078  -0.0078 &   3.6853 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1849   0.9500            0.6419 &   4.3271 f
  mprj/o_q_dly[93] (net)                                 2   0.0135 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0401   0.1849   0.9500  -0.0046  -0.0047 &   4.3225 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8695   0.9500            1.6667 &   5.9892 f
  mprj/la_data_out[61] (net)                             1   0.4131 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9892 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -1.4437   2.8995   0.9500  -0.8169  -0.6736 &   5.3156 f
  data arrival time                                                                                                  5.3156

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3671 

  slack (with derating applied) (MET)                                                                     7.2156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5827 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3757 &   2.9673 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0918   0.9500            0.5359 &   3.5032 f
  mprj/o_q[164] (net)                                    1   0.0075 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0918   0.9500   0.0000   0.0001 &   3.5034 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2941   0.9500            0.6968 &   4.2002 f
  mprj/o_q_dly[164] (net)                                2   0.0320 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0266   0.2941   0.9500  -0.0022  -0.0016 &   4.1986 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3789   0.9500            1.4522 &   5.6508 f
  mprj/io_oeb[27] (net)                                  1   0.3425 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6508 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.7218   2.3985   0.9500  -0.4406  -0.3292 &   5.3216 f
  data arrival time                                                                                                  5.3216

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3267 

  slack (with derating applied) (MET)                                                                     7.2216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5483 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4204 &   3.0120 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2010   0.9500            0.6115 &   3.6235 f
  mprj/o_q[76] (net)                                     2   0.0258 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1309   0.2010   0.9500  -0.0752  -0.0785 &   3.5450 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2354   0.9500            0.6880 &   4.2330 f
  mprj/o_q_dly[76] (net)                                 2   0.0219 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1273   0.2354   0.9500  -0.0596  -0.0623 &   4.1707 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0805   0.9500            1.2712 &   5.4419 f
  mprj/la_data_out[44] (net)                             1   0.2987 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4419 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.3892   2.1012   0.9500  -0.2226  -0.1108 &   5.3311 f
  data arrival time                                                                                                  5.3311

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3182 

  slack (with derating applied) (MET)                                                                     7.2311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5493 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4828 &   3.0744 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2363   0.9500            0.6342 &   3.7085 f
  mprj/o_q[89] (net)                                     2   0.0317 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1620   0.2363   0.9500  -0.0918  -0.0958 &   3.6127 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2888   0.9500            0.7418 &   4.3545 f
  mprj/o_q_dly[89] (net)                                 2   0.0311 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0820   0.2888   0.9500  -0.0503  -0.0523 &   4.3022 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4999   0.9500            1.5083 &   5.8105 f
  mprj/la_data_out[57] (net)                             1   0.3596 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8105 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -1.0173   2.5240   0.9500  -0.5945  -0.4730 &   5.3375 f
  data arrival time                                                                                                  5.3375

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3585 

  slack (with derating applied) (MET)                                                                     7.2375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5959 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3797 &   2.9714 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0729   0.9500            0.5210 &   3.4924 f
  mprj/o_q[114] (net)                                    1   0.0044 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0729   0.9500   0.0000   0.0000 &   3.4924 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2861   0.9500            0.6852 &   4.1776 f
  mprj/o_q_dly[114] (net)                                2   0.0306 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2861   0.9500   0.0000   0.0008 &   4.1784 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6741   0.9500            1.0528 &   5.2312 f
  mprj/io_out[15] (net)                                  1   0.2384 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2312 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   1.6902   0.9500   0.0000   0.1109 &   5.3421 f
  data arrival time                                                                                                  5.3421

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2812 

  slack (with derating applied) (MET)                                                                     7.2421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5232 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.3613 &   2.9529 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2588   0.9500            0.6486 &   3.6015 f
  mprj/o_q[71] (net)                                     2   0.0354 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1279   0.2588   0.9500  -0.0751  -0.0780 &   3.5234 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1373   0.9500            0.6224 &   4.1459 f
  mprj/o_q_dly[71] (net)                                 1   0.0062 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0326   0.1373   0.9500  -0.0036  -0.0037 &   4.1422 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8934   0.9500            1.1351 &   5.2773 f
  mprj/la_data_out[39] (net)                             1   0.2706 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2773 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.1903   1.9153   0.9500  -0.0485   0.0666 &   5.3439 f
  data arrival time                                                                                                  5.3439

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2946 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2946 

  slack (with derating applied) (MET)                                                                     7.2439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5386 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3964 &   2.9880 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1306   0.9500            0.5641 &   3.5521 f
  mprj/o_q[127] (net)                                    2   0.0140 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1306   0.9500   0.0000   0.0002 &   3.5523 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2650   0.9500            0.6871 &   4.2394 f
  mprj/o_q_dly[127] (net)                                2   0.0270 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0179   0.2650   0.9500  -0.0020  -0.0014 &   4.2380 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1269   0.9500            1.2851 &   5.5231 f
  mprj/io_out[28] (net)                                  1   0.3028 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5231 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.4683   2.1447   0.9500  -0.2811  -0.1554 &   5.3677 f
  data arrival time                                                                                                  5.3677

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3123 

  slack (with derating applied) (MET)                                                                     7.2677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5800 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4761 &   3.0677 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1231   0.9500            0.5587 &   3.6264 f
  mprj/o_q[79] (net)                                     2   0.0128 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0353   0.1231   0.9500  -0.0048  -0.0048 &   3.6216 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2776   0.9500            0.6942 &   4.3158 f
  mprj/o_q_dly[79] (net)                                 2   0.0292 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1007   0.2776   0.9500  -0.0579  -0.0603 &   4.2555 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0119   0.9500            1.2423 &   5.4978 f
  mprj/la_data_out[47] (net)                             1   0.2883 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4978 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.4000   2.0337   0.9500  -0.2382  -0.1279 &   5.3700 f
  data arrival time                                                                                                  5.3700

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3143 

  slack (with derating applied) (MET)                                                                     7.2700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5843 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4205 &   3.0121 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1814   0.9500            0.5990 &   3.6111 f
  mprj/o_q[75] (net)                                     2   0.0226 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0779   0.1814   0.9500  -0.0296  -0.0307 &   3.5804 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2092   0.9500            0.6599 &   4.2403 f
  mprj/o_q_dly[75] (net)                                 2   0.0175 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0267   0.2092   0.9500  -0.0030  -0.0030 &   4.2374 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1469   0.9500            1.2970 &   5.5344 f
  mprj/la_data_out[43] (net)                             1   0.3081 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5344 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.4750   2.1677   0.9500  -0.2752  -0.1616 &   5.3728 f
  data arrival time                                                                                                  5.3728

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3152 

  slack (with derating applied) (MET)                                                                     7.2728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5879 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4202 &   3.0118 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1865   0.9500            0.6023 &   3.6141 f
  mprj/o_q[83] (net)                                     2   0.0235 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0739   0.1865   0.9500  -0.0261  -0.0269 &   3.5872 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2625   0.9500            0.7042 &   4.2914 f
  mprj/o_q_dly[83] (net)                                 2   0.0266 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0267   0.2625   0.9500  -0.0028  -0.0025 &   4.2889 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1625   0.9500            1.3189 &   5.6078 f
  mprj/la_data_out[51] (net)                             1   0.3103 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6078 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -0.5489   2.1854   0.9500  -0.3342  -0.2187 &   5.3890 f
  data arrival time                                                                                                  5.3890

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3219 

  slack (with derating applied) (MET)                                                                     7.2890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6109 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3732 &   2.9648 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1293   0.9500            0.5632 &   3.5280 f
  mprj/o_q[121] (net)                                    2   0.0138 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0335   0.1293   0.9500  -0.0036  -0.0037 &   3.5243 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2935   0.9500            0.7087 &   4.2331 f
  mprj/o_q_dly[121] (net)                                2   0.0319 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0153   0.2935   0.9500  -0.0062  -0.0058 &   4.2273 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6841   0.9500            1.0633 &   5.2906 f
  mprj/io_out[22] (net)                                  1   0.2401 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2906 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.0405   1.6994   0.9500  -0.0033   0.1057 &   5.3964 f
  data arrival time                                                                                                  5.3964

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2964

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2854 

  slack (with derating applied) (MET)                                                                     7.2964 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5818 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4207 &   3.0123 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2024   0.9500            0.6125 &   3.6247 f
  mprj/o_q[84] (net)                                     2   0.0261 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1242   0.2024   0.9500  -0.0720  -0.0752 &   3.5496 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2505   0.9500            0.7003 &   4.2499 f
  mprj/o_q_dly[84] (net)                                 2   0.0245 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2505   0.9500   0.0000   0.0004 &   4.2503 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2837   0.9500            1.3893 &   5.6396 f
  mprj/la_data_out[52] (net)                             1   0.3289 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6396 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.6134   2.3042   0.9500  -0.3539  -0.2398 &   5.3998 f
  data arrival time                                                                                                  5.3998

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3290 

  slack (with derating applied) (MET)                                                                     7.2998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6288 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4912 &   3.0828 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1626   0.9500            0.5869 &   3.6697 f
  mprj/o_q[96] (net)                                     2   0.0195 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0528   0.1626   0.9500  -0.0107  -0.0110 &   3.6588 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1877   0.9500            0.6344 &   4.2931 f
  mprj/o_q_dly[96] (net)                                 2   0.0140 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1877   0.9500   0.0000   0.0002 &   4.2933 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8774   0.9500            1.6398 &   5.9331 f
  mprj/irq[0] (net)                                      1   0.4116 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.9331 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -1.2677   2.9022   0.9500  -0.7011  -0.5325 &   5.4006 f
  data arrival time                                                                                                  5.4006

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3592 

  slack (with derating applied) (MET)                                                                     7.3006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6598 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4200 &   3.0117 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1507   0.9500            0.5786 &   3.5903 f
  mprj/o_q[82] (net)                                     2   0.0175 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0162   0.1507   0.9500  -0.0016  -0.0014 &   3.5889 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2797   0.9500            0.7053 &   4.2942 f
  mprj/o_q_dly[82] (net)                                 2   0.0295 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0373   0.2797   0.9500  -0.0161  -0.0163 &   4.2779 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2134   0.9500            1.3601 &   5.6380 f
  mprj/la_data_out[50] (net)                             1   0.3186 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6380 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.5876   2.2333   0.9500  -0.3448  -0.2350 &   5.4030 f
  data arrival time                                                                                                  5.4030

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3225 

  slack (with derating applied) (MET)                                                                     7.3030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6255 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3768 &   2.9684 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1226   0.9500            0.5583 &   3.5268 f
  mprj/o_q[159] (net)                                    2   0.0127 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0246   0.1226   0.9500  -0.0027  -0.0027 &   3.5240 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2784   0.9500            0.6947 &   4.2188 f
  mprj/o_q_dly[159] (net)                                2   0.0293 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0655   0.2784   0.9500  -0.0249  -0.0256 &   4.1931 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8205   0.9500            1.1340 &   5.3271 f
  mprj/io_oeb[22] (net)                                  1   0.2577 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3271 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0838   1.8367   0.9500  -0.0335   0.0829 &   5.4100 f
  data arrival time                                                                                                  5.4100

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2912 

  slack (with derating applied) (MET)                                                                     7.3100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6011 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4590 &   3.0507 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1142   0.9500            0.5523 &   3.6029 f
  mprj/o_q[169] (net)                                    2   0.0112 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0132   0.1142   0.9500  -0.0013  -0.0012 &   3.6017 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2448   0.9500            0.6657 &   4.2675 f
  mprj/o_q_dly[169] (net)                                2   0.0236 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0197   0.2449   0.9500  -0.0016  -0.0012 &   4.2662 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6225   0.9500            2.0095 &   6.2757 f
  mprj/io_oeb[32] (net)                                  1   0.5145 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2757 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -2.0871   3.6631   0.9500  -1.1145  -0.8637 &   5.4120 f
  data arrival time                                                                                                  5.4120

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4025 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4025 

  slack (with derating applied) (MET)                                                                     7.3120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7144 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3806 &   2.9723 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1206   0.9500            0.5569 &   3.5292 f
  mprj/o_q[165] (net)                                    2   0.0123 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0152   0.1206   0.9500  -0.0016  -0.0015 &   3.5277 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2906   0.9500            0.7036 &   4.2312 f
  mprj/o_q_dly[165] (net)                                2   0.0314 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0587   0.2906   0.9500  -0.0265  -0.0271 &   4.2042 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4353   0.9500            1.4468 &   5.6510 f
  mprj/io_oeb[28] (net)                                  1   0.3466 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6510 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.6109   2.4562   0.9500  -0.3839  -0.2360 &   5.4149 f
  data arrival time                                                                                                  5.4149

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3284 

  slack (with derating applied) (MET)                                                                     7.3149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6433 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3788 &   2.9704 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1054   0.9500            0.5460 &   3.5164 f
  mprj/o_q[162] (net)                                    2   0.0097 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0174   0.1054   0.9500  -0.0021  -0.0021 &   3.5144 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2847   0.9500            0.6937 &   4.2081 f
  mprj/o_q_dly[162] (net)                                2   0.0304 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0219   0.2847   0.9500  -0.0019  -0.0013 &   4.2068 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7925   0.9500            1.1132 &   5.3200 f
  mprj/io_oeb[25] (net)                                  1   0.2499 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3200 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   1.8098   0.9500   0.0000   0.1200 &   5.4400 f
  data arrival time                                                                                                  5.4400

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2867 

  slack (with derating applied) (MET)                                                                     7.3400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6267 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3766 &   2.9683 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0930   0.9500            0.5368 &   3.5050 f
  mprj/o_q[125] (net)                                    1   0.0076 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0305   0.0930   0.9500  -0.0035  -0.0036 &   3.5014 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2966   0.9500            0.6991 &   4.2005 f
  mprj/o_q_dly[125] (net)                                2   0.0324 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2966   0.9500   0.0000   0.0008 &   4.2013 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8172   0.9500            1.1333 &   5.3346 f
  mprj/io_out[26] (net)                                  1   0.2537 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3346 f
  io_out[26] (net) 
  io_out[26] (out)                                                    0.0000   1.8340   0.9500   0.0000   0.1178 &   5.4524 f
  data arrival time                                                                                                  5.4524

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2873 

  slack (with derating applied) (MET)                                                                     7.3524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6398 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4951 &   3.0867 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1580   0.9500            0.5839 &   3.6706 f
  mprj/o_q[92] (net)                                     2   0.0187 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0233   0.1580   0.9500  -0.0035  -0.0034 &   3.6673 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1998   0.9500            0.6436 &   4.3109 f
  mprj/o_q_dly[92] (net)                                 2   0.0160 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0462   0.1998   0.9500  -0.0052  -0.0052 &   4.3057 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4291   0.9500            1.4343 &   5.7400 f
  mprj/la_data_out[60] (net)                             1   0.3484 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7400 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.6865   2.4580   0.9500  -0.4216  -0.2818 &   5.4582 f
  data arrival time                                                                                                  5.4582

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3326 

  slack (with derating applied) (MET)                                                                     7.3582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6908 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4738 &   3.0654 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1746   0.9500            0.5946 &   3.6600 f
  mprj/o_q[94] (net)                                     2   0.0215 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0988   0.1746   0.9500  -0.0538  -0.0562 &   3.6038 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1966   0.9500            0.6464 &   4.2501 f
  mprj/o_q_dly[94] (net)                                 2   0.0154 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0356   0.1966   0.9500  -0.0038  -0.0038 &   4.2463 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5108   0.9500            1.4590 &   5.7054 f
  mprj/la_data_out[62] (net)                             1   0.3575 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7054 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.6387   2.5335   0.9500  -0.4001  -0.2447 &   5.4606 f
  data arrival time                                                                                                  5.4606

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3356 

  slack (with derating applied) (MET)                                                                     7.3606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6962 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4676 &   3.0592 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1128   0.9500            0.5513 &   3.6106 f
  mprj/o_q[80] (net)                                     2   0.0110 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1128   0.9500   0.0000   0.0001 &   3.6107 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2891   0.9500            0.6997 &   4.3104 f
  mprj/o_q_dly[80] (net)                                 2   0.0311 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1576   0.2891   0.9500  -0.0880  -0.0919 &   4.2185 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8527   0.9500            1.1516 &   5.3701 f
  mprj/la_data_out[48] (net)                             1   0.2622 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3701 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.0941   1.8701   0.9500  -0.0077   0.1145 &   5.4846 f
  data arrival time                                                                                                  5.4846

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2987 

  slack (with derating applied) (MET)                                                                     7.3846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6834 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4494 &   3.0410 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1572   0.9500            0.5833 &   3.6243 f
  mprj/o_q[81] (net)                                     2   0.0186 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0431   0.1572   0.9500  -0.0053  -0.0052 &   3.6191 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2684   0.9500            0.6988 &   4.3179 f
  mprj/o_q_dly[81] (net)                                 2   0.0276 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0098   0.2684   0.9500  -0.0008  -0.0003 &   4.3176 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1281   0.9500            1.2879 &   5.6055 f
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6055 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.3806   2.1460   0.9500  -0.2376  -0.1127 &   5.4929 f
  data arrival time                                                                                                  5.4929

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3148 

  slack (with derating applied) (MET)                                                                     7.3929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7076 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5187 &   3.1103 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2189   0.9500            0.6230 &   3.7334 f
  mprj/o_q[88] (net)                                     2   0.0288 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1330   0.2189   0.9500  -0.0761  -0.0794 &   3.6539 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2493   0.9500            0.7050 &   4.3589 f
  mprj/o_q_dly[88] (net)                                 2   0.0243 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0371   0.2493   0.9500  -0.0046  -0.0044 &   4.3545 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2439   0.9500            1.3421 &   5.6966 f
  mprj/la_data_out[56] (net)                             1   0.3198 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6966 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.4914   2.2632   0.9500  -0.3195  -0.1872 &   5.5094 f
  data arrival time                                                                                                  5.5094

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3321 

  slack (with derating applied) (MET)                                                                     7.4094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7415 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4952 &   3.0868 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1802   0.9500            0.5982 &   3.6850 f
  mprj/o_q[91] (net)                                     2   0.0224 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0875   0.1802   0.9500  -0.0404  -0.0420 &   3.6430 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2186   0.9500            0.6679 &   4.3108 f
  mprj/o_q_dly[91] (net)                                 2   0.0191 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0273   0.2186   0.9500  -0.0063  -0.0063 &   4.3045 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2789   0.9500            1.3500 &   5.6545 f
  mprj/la_data_out[59] (net)                             1   0.3248 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6545 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.4612   2.2996   0.9500  -0.2826  -0.1411 &   5.5133 f
  data arrival time                                                                                                  5.5133

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3248 

  slack (with derating applied) (MET)                                                                     7.4133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7382 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4115 &   3.0031 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1234   0.9500            0.5589 &   3.5621 f
  mprj/o_q[128] (net)                                    2   0.0128 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1234   0.9500   0.0000   0.0002 &   3.5622 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2605   0.9500            0.6811 &   4.2433 f
  mprj/o_q_dly[128] (net)                                2   0.0262 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2605   0.9500   0.0000   0.0006 &   4.2439 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6572   0.9500            1.5737 &   5.8176 f
  mprj/io_out[29] (net)                                  1   0.3814 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8176 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.7512   2.6849   0.9500  -0.4449  -0.2968 &   5.5208 f
  data arrival time                                                                                                  5.5208

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5208
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3374 

  slack (with derating applied) (MET)                                                                     7.4208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7582 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5186 &   3.1102 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1523   0.9500            0.5798 &   3.6900 f
  mprj/o_q[77] (net)                                     2   0.0178 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0533   0.1523   0.9500  -0.0097  -0.0100 &   3.6800 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2359   0.9500            0.6718 &   4.3518 f
  mprj/o_q_dly[77] (net)                                 2   0.0220 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0650   0.2359   0.9500  -0.0237  -0.0245 &   4.3273 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0807   0.9500            1.2646 &   5.5919 f
  mprj/la_data_out[45] (net)                             1   0.2980 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5919 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.3006   2.1037   0.9500  -0.1733  -0.0543 &   5.5375 f
  data arrival time                                                                                                  5.5375

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3132 

  slack (with derating applied) (MET)                                                                     7.4376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7508 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4914 &   3.0830 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1720   0.9500            0.5929 &   3.6760 f
  mprj/o_q[97] (net)                                     2   0.0210 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0811   0.1720   0.9500  -0.0366  -0.0381 &   3.6379 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1957   0.9500            0.6447 &   4.2826 f
  mprj/o_q_dly[97] (net)                                 2   0.0153 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0227   0.1957   0.9500  -0.0023  -0.0022 &   4.2805 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2911   0.9500            1.3374 &   5.6179 f
  mprj/irq[1] (net)                                      1   0.3253 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.6179 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.3896   2.3153   0.9500  -0.2343  -0.0775 &   5.5404 f
  data arrival time                                                                                                  5.5404

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3204 

  slack (with derating applied) (MET)                                                                     7.4404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7607 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4022 &   2.9939 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1408   0.9500            0.5715 &   3.5654 f
  mprj/o_q[166] (net)                                    2   0.0158 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0287   0.1408   0.9500  -0.0035  -0.0034 &   3.5619 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2646   0.9500            0.6902 &   4.2522 f
  mprj/o_q_dly[166] (net)                                2   0.0269 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2646   0.9500   0.0000   0.0006 &   4.2527 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4600   0.9500            1.4404 &   5.6931 f
  mprj/io_oeb[29] (net)                                  1   0.3489 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6931 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                   -0.5055   2.4844   0.9500  -0.3133  -0.1473 &   5.5459 f
  data arrival time                                                                                                  5.5459

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3252 

  slack (with derating applied) (MET)                                                                     7.4459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7711 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.3785 &   2.9701 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0953   0.9500            0.5386 &   3.5087 f
  mprj/o_q[124] (net)                                    1   0.0080 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0953   0.9500   0.0000   0.0001 &   3.5089 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3367   0.9500            0.7294 &   4.2382 f
  mprj/o_q_dly[124] (net)                                2   0.0392 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3367   0.9500   0.0000   0.0009 &   4.2391 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9083   0.9500            1.1828 &   5.4220 f
  mprj/io_out[25] (net)                                  1   0.2657 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4220 f
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   1.9276   0.9500   0.0000   0.1321 &   5.5540 f
  data arrival time                                                                                                  5.5540

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (MET)                                                                     7.4540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7464 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4207 &   3.0123 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2125   0.9500            0.6189 &   3.6312 f
  mprj/o_q[85] (net)                                     2   0.0278 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1191   0.2125   0.9500  -0.0704  -0.0734 &   3.5578 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2963   0.9500            0.7394 &   4.2972 f
  mprj/o_q_dly[85] (net)                                 2   0.0324 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0158   0.2963   0.9500  -0.0085  -0.0084 &   4.2888 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8597   0.9500            1.1529 &   5.4418 f
  mprj/la_data_out[53] (net)                             1   0.2627 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4418 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.0551   1.8785   0.9500  -0.0045   0.1220 &   5.5637 f
  data arrival time                                                                                                  5.5637

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3016 

  slack (with derating applied) (MET)                                                                     7.4637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7653 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4225 &   3.0141 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1111   0.9500            0.5501 &   3.5642 f
  mprj/o_q[168] (net)                                    2   0.0107 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1111   0.9500   0.0000   0.0001 &   3.5643 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2474   0.9500            0.6666 &   4.2310 f
  mprj/o_q_dly[168] (net)                                2   0.0240 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0142   0.2474   0.9500  -0.0013  -0.0010 &   4.2300 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4748   0.9500            1.9446 &   6.1746 f
  mprj/io_oeb[31] (net)                                  1   0.4943 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1746 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -1.5568   3.5119   0.9500  -0.8494  -0.6094 &   5.5652 f
  data arrival time                                                                                                  5.5652

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3825 

  slack (with derating applied) (MET)                                                                     7.4652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8477 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4914 &   3.0831 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1593   0.9500            0.5848 &   3.6679 f
  mprj/o_q[98] (net)                                     2   0.0190 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0291   0.1593   0.9500  -0.0034  -0.0033 &   3.6646 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2121   0.9500            0.6550 &   4.3196 f
  mprj/o_q_dly[98] (net)                                 2   0.0180 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0423   0.2121   0.9500  -0.0051  -0.0051 &   4.3145 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3002   0.9500            1.3499 &   5.6644 f
  mprj/irq[2] (net)                                      1   0.3269 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.6644 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.4053   2.3240   0.9500  -0.2414  -0.0861 &   5.5783 f
  data arrival time                                                                                                  5.5783

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     7.4783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7982 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4192 &   3.0108 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1260   0.9500            0.5608 &   3.5716 f
  mprj/o_q[167] (net)                                    2   0.0132 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1260   0.9500   0.0000   0.0001 &   3.5717 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2619   0.9500            0.6831 &   4.2548 f
  mprj/o_q_dly[167] (net)                                2   0.0265 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0089   0.2619   0.9500  -0.0007  -0.0002 &   4.2546 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9012   0.9500            1.6768 &   5.9315 f
  mprj/io_oeb[30] (net)                                  1   0.4133 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9315 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                   -0.9455   2.9272   0.9500  -0.5372  -0.3518 &   5.5797 f
  data arrival time                                                                                                  5.5797

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3503 

  slack (with derating applied) (MET)                                                                     7.4797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8300 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4918 &   3.0834 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1692   0.9500            0.5912 &   3.6746 f
  mprj/o_q[90] (net)                                     2   0.0206 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0896   0.1692   0.9500  -0.0386  -0.0402 &   3.6344 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1797   0.9500            0.6296 &   4.2639 f
  mprj/o_q_dly[90] (net)                                 2   0.0127 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1797   0.9500   0.0000   0.0001 &   4.2641 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9968   0.9500            1.1790 &   5.4430 f
  mprj/la_data_out[58] (net)                             1   0.2828 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4430 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.0758   2.0190   0.9500  -0.0062   0.1389 &   5.5819 f
  data arrival time                                                                                                  5.5819

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2985 

  slack (with derating applied) (MET)                                                                     7.4819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7804 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5187 &   3.1104 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1725   0.9500            0.5933 &   3.7036 f
  mprj/o_q[78] (net)                                     2   0.0211 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0915   0.1725   0.9500  -0.0512  -0.0535 &   3.6502 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2265   0.9500            0.6713 &   4.3215 f
  mprj/o_q_dly[78] (net)                                 2   0.0204 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0097   0.2265   0.9500  -0.0012  -0.0009 &   4.3206 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9184   0.9500            1.1638 &   5.4844 f
  mprj/la_data_out[46] (net)                             1   0.2727 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4844 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.0809   1.9359   0.9500  -0.0066   0.1198 &   5.6042 f
  data arrival time                                                                                                  5.6042

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3012 

  slack (with derating applied) (MET)                                                                     7.5042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8053 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5187 &   3.1103 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1955   0.9500            0.6080 &   3.7183 f
  mprj/o_q[87] (net)                                     2   0.0249 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0961   0.1955   0.9500  -0.0477  -0.0496 &   3.6687 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2715   0.9500            0.7143 &   4.3830 f
  mprj/o_q_dly[87] (net)                                 2   0.0281 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0917   0.2715   0.9500  -0.0453  -0.0471 &   4.3359 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9569   0.9500            1.1870 &   5.5229 f
  mprj/la_data_out[55] (net)                             1   0.2773 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5229 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.1018   1.9778   0.9500  -0.0095   0.1291 &   5.6519 f
  data arrival time                                                                                                  5.6519

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3083 

  slack (with derating applied) (MET)                                                                     7.5519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8602 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.5186 &   3.1102 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1931   0.9500            0.6065 &   3.7167 f
  mprj/o_q[86] (net)                                     2   0.0246 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0744   0.1931   0.9500  -0.0269  -0.0277 &   3.6890 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2720   0.9500            0.7138 &   4.4028 f
  mprj/o_q_dly[86] (net)                                 2   0.0282 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0627   0.2720   0.9500  -0.0268  -0.0276 &   4.3752 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9316   0.9500            1.1805 &   5.5557 f
  mprj/la_data_out[54] (net)                             1   0.2743 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5557 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.0948   1.9507   0.9500  -0.0078   0.1234 &   5.6791 f
  data arrival time                                                                                                  5.6791

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3054 

  slack (with derating applied) (MET)                                                                     7.5791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8845 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4320 &   3.0237 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1053   0.9500            0.5459 &   3.5696 f
  mprj/o_q[130] (net)                                    2   0.0097 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1053   0.9500   0.0000   0.0001 &   3.5697 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2450   0.9500            0.6628 &   4.2325 f
  mprj/o_q_dly[130] (net)                                2   0.0236 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2450   0.9500   0.0000   0.0004 &   4.2329 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7189   0.9500            1.5536 &   5.7864 f
  mprj/io_out[31] (net)                                  1   0.3849 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7864 f
  io_out[31] (net) 
  io_out[31] (out)                                                   -0.4609   2.7519   0.9500  -0.3119  -0.1000 &   5.6865 f
  data arrival time                                                                                                  5.6865

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3321 

  slack (with derating applied) (MET)                                                                     7.5865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9186 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.8642   0.9500   0.0000   1.4803 &   3.0719 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1369   0.9500            0.5686 &   3.6406 f
  mprj/o_q[95] (net)                                     2   0.0151 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0257   0.1369   0.9500  -0.0031  -0.0030 &   3.6376 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2232   0.9500            0.6566 &   4.2942 f
  mprj/o_q_dly[95] (net)                                 2   0.0198 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0540   0.2232   0.9500  -0.0228  -0.0237 &   4.2705 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1509   0.9500            1.2670 &   5.5375 f
  mprj/la_data_out[63] (net)                             1   0.3046 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5375 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.1412   2.1758   0.9500  -0.0116   0.1509 &   5.6884 f
  data arrival time                                                                                                  5.6884

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3033 

  slack (with derating applied) (MET)                                                                     7.5884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8917 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4115 &   3.0031 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1287   0.9500            0.5628 &   3.5659 f
  mprj/o_q[129] (net)                                    2   0.0137 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0296   0.1287   0.9500  -0.0034  -0.0034 &   3.5624 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2642   0.9500            0.6858 &   4.2482 f
  mprj/o_q_dly[129] (net)                                2   0.0269 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2642   0.9500   0.0000   0.0006 &   4.2488 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7337   0.9500            1.5796 &   5.8284 f
  mprj/io_out[30] (net)                                  1   0.3882 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8284 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.5533   2.7614   0.9500  -0.3304  -0.1392 &   5.6893 f
  data arrival time                                                                                                  5.6893

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3346 

  slack (with derating applied) (MET)                                                                     7.5893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9238 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4197 &   3.0113 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1517   0.9500            0.5793 &   3.5906 f
  mprj/o_q[134] (net)                                    2   0.0176 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0342   0.1517   0.9500  -0.0048  -0.0048 &   3.5858 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4390   0.9500            0.8160 &   4.4018 f
  mprj/o_q_dly[134] (net)                                2   0.0556 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1905   0.4391   0.9500  -0.1070  -0.1083 &   4.2936 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0521   0.9500            2.2470 &   6.5405 f
  mprj/io_out[35] (net)                                  1   0.5709 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5405 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -1.8661   4.1216   0.9500  -1.0806  -0.7499 &   5.7906 f
  data arrival time                                                                                                  5.7906

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4303 

  slack (with derating applied) (MET)                                                                     7.6906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1209 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4591 &   3.0507 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1217   0.9500            0.5577 &   3.6084 f
  mprj/o_q[131] (net)                                    2   0.0125 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0361   0.1217   0.9500  -0.0040  -0.0041 &   3.6043 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2635   0.9500            0.6828 &   4.2871 f
  mprj/o_q_dly[131] (net)                                2   0.0267 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2635   0.9500   0.0000   0.0005 &   4.2876 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8499   0.9500            1.6088 &   5.8964 f
  mprj/io_out[32] (net)                                  1   0.4019 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8964 f
  io_out[32] (net) 
  io_out[32] (out)                                                   -0.5203   2.8897   0.9500  -0.3386  -0.0998 &   5.7965 f
  data arrival time                                                                                                  5.7965

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3411 

  slack (with derating applied) (MET)                                                                     7.6965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0377 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4200 &   3.0116 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1122   0.9500            0.5509 &   3.5625 f
  mprj/o_q[170] (net)                                    2   0.0109 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0119   0.1122   0.9500  -0.0011  -0.0010 &   3.5615 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3027   0.9500            0.7101 &   4.2715 f
  mprj/o_q_dly[170] (net)                                2   0.0335 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0447   0.3027   0.9500  -0.0055  -0.0049 &   4.2667 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3780   0.9500            1.9061 &   6.1728 f
  mprj/io_oeb[33] (net)                                  1   0.4817 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1728 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -0.9940   3.4175   0.9500  -0.5885  -0.3254 &   5.8474 f
  data arrival time                                                                                                  5.8474

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3704 

  slack (with derating applied) (MET)                                                                     7.7474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1178 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4321 &   3.0237 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1301   0.9500            0.5638 &   3.5875 f
  mprj/o_q[133] (net)                                    2   0.0140 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0364   0.1301   0.9500  -0.0049  -0.0049 &   3.5825 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3747   0.9500            0.7648 &   4.3473 f
  mprj/o_q_dly[133] (net)                                2   0.0449 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0992   0.3748   0.9500  -0.0391  -0.0381 &   4.3093 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7531   0.9500            2.0803 &   6.3896 f
  mprj/io_out[34] (net)                                  1   0.5288 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3896 f
  io_out[34] (net) 
  io_out[34] (out)                                                   -1.4747   3.8071   0.9500  -0.8545  -0.5400 &   5.8496 f
  data arrival time                                                                                                  5.8496

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4024 

  slack (with derating applied) (MET)                                                                     7.7496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1520 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4492 &   3.0409 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1073   0.9500            0.5474 &   3.5882 f
  mprj/o_q[132] (net)                                    2   0.0101 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0174   0.1073   0.9500  -0.0020  -0.0020 &   3.5862 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3279   0.9500            0.7271 &   4.3133 f
  mprj/o_q_dly[132] (net)                                2   0.0378 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0470   0.3279   0.9500  -0.0054  -0.0046 &   4.3087 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1124   0.9500            1.7443 &   6.0530 f
  mprj/io_out[33] (net)                                  1   0.4378 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0530 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -0.7923   3.1595   0.9500  -0.4696  -0.1975 &   5.8555 f
  data arrival time                                                                                                  5.8555

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3584 

  slack (with derating applied) (MET)                                                                     7.7555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1139 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4196 &   3.0112 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1232   0.9500            0.5588 &   3.5700 f
  mprj/o_q[172] (net)                                    2   0.0128 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1232   0.9500   0.0000   0.0002 &   3.5702 f
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4191   0.9500            0.7927 &   4.3628 f
  mprj/o_q_dly[172] (net)                                2   0.0523 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2064   0.4192   0.9500  -0.1107  -0.1126 &   4.2503 f
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2039   0.9500            1.7880 &   6.0383 f
  mprj/io_oeb[35] (net)                                  1   0.4484 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0383 f
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                   -0.5497   3.2789   0.9500  -0.3339  -0.0099 &   6.0284 f
  data arrival time                                                                                                  6.0284

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3641 

  slack (with derating applied) (MET)                                                                     7.9284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2925 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4430 &   3.0346 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1244   0.9500            0.5597 &   3.5943 f
  mprj/o_q[173] (net)                                    2   0.0130 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1244   0.9500   0.0000   0.0002 &   3.5945 f
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3457   0.9500            0.7454 &   4.3399 f
  mprj/o_q_dly[173] (net)                                2   0.0408 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0165   0.3457   0.9500  -0.0014  -0.0001 &   4.3397 f
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2842   0.9500            1.8785 &   6.2182 f
  mprj/io_oeb[36] (net)                                  1   0.4771 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2182 f
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                   -0.7609   3.2842   0.9500  -0.4406  -0.1121 &   6.1062 f
  data arrival time                                                                                                  6.1062

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3679 

  slack (with derating applied) (MET)                                                                     8.0062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3741 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4590 &   3.0506 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1558   0.9500            0.5823 &   3.6329 f
  mprj/o_q[136] (net)                                    2   0.0183 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0558   0.1558   0.9500  -0.0225  -0.0234 &   3.6095 f
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4335   0.9500            0.8142 &   4.4237 f
  mprj/o_q_dly[136] (net)                                2   0.0547 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2179   0.4336   0.9500  -0.1236  -0.1261 &   4.2976 f
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5458   0.9500            2.0306 &   6.3282 f
  mprj/io_out[37] (net)                                  1   0.5147 
  mprj/io_out[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.3282 f
  io_out[37] (net) 
  io_out[37] (out)                                                   -0.8579   3.5458   0.9500  -0.5269  -0.1685 &   6.1597 f
  data arrival time                                                                                                  6.1597

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3950 

  slack (with derating applied) (MET)                                                                     8.0597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4548 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4585 &   3.0502 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1263   0.9500            0.5610 &   3.6112 f
  mprj/o_q[171] (net)                                    2   0.0133 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0361   0.1263   0.9500  -0.0046  -0.0047 &   3.6065 f
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3521   0.9500            0.7505 &   4.3570 f
  mprj/o_q_dly[171] (net)                                2   0.0419 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1071   0.3521   0.9500  -0.0454  -0.0465 &   4.3105 f
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7354   0.9500            1.5950 &   5.9054 f
  mprj/io_oeb[34] (net)                                  1   0.3965 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9054 f
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   2.7354   0.9500   0.0000   0.2890 &   6.1944 f
  data arrival time                                                                                                  6.1944

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3313 

  slack (with derating applied) (MET)                                                                     8.0944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4257 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4582 &   3.0498 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1499   0.9500            0.5780 &   3.6279 f
  mprj/o_q[135] (net)                                    2   0.0173 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1499   0.9500   0.0000   0.0003 &   3.6281 f
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3336   0.9500            0.7430 &   4.3712 f
  mprj/o_q_dly[135] (net)                                2   0.0381 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0298   0.3337   0.9500  -0.0029  -0.0002 &   4.3710 f
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8752   0.9500            1.6421 &   6.0131 f
  mprj/io_out[36] (net)                                  1   0.4158 
  mprj/io_out[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0131 f
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000   2.8752   0.9500   0.0000   0.3291 &   6.3422 f
  data arrival time                                                                                                  6.3422

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3341 

  slack (with derating applied) (MET)                                                                     8.2422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5763 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2900 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2361   0.9500   0.0000   0.1136 &   0.1136 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        3.8642   0.9500            1.4781 &   1.5916 r
  mprj/clk (net)                                       826   2.7754 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.8642   0.9500   0.0000   1.4590 &   3.0506 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1389   0.9500            0.5702 &   3.6208 f
  mprj/o_q[174] (net)                                    2   0.0155 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0262   0.1389   0.9500  -0.0034  -0.0033 &   3.6175 f
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4037   0.9500            0.7878 &   4.4053 f
  mprj/o_q_dly[174] (net)                                2   0.0498 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2120   0.4038   0.9500  -0.1117  -0.1139 &   4.2913 f
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1208   0.9500            1.7956 &   6.0869 f
  mprj/io_oeb[37] (net)                                  1   0.4523 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0869 f
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000   3.1208   0.9500   0.0000   0.3543 &   6.4412 f
  data arrival time                                                                                                  6.4412

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3511 

  slack (with derating applied) (MET)                                                                     8.3412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6923 



1
