<?xml version="1.0" encoding="UTF-8"?>
<project name="dut">
  <platform vendor="xilinx" boardid="u50" name="gen3x16_xdma_5" featureRomTime="0">
    <version major="202210" minor="1"/>
    <description/>
    <board name="xilinx.com:au50:1.1" vendor="xilinx.com" fpga="xcu50-fsvh2104-2-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="hbm" size="8GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplusHBM:xcu50:fsvh2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="dut" language="c" vlnv="xilinx.com:hls:dut:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM6" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM7" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM8" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM9" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x74" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="numVert" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="numEdge" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="offset" addressQualifier="1" id="2" port="M_AXI_GMEM0" size="0x8" offset="0x20" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="column" addressQualifier="1" id="3" port="M_AXI_GMEM1" size="0x8" offset="0x2C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="btwn" addressQualifier="1" id="4" port="M_AXI_GMEM3" size="0x8" offset="0x38" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="tmp0" addressQualifier="1" id="5" port="M_AXI_GMEM6" size="0x8" offset="0x44" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="tmp1" addressQualifier="1" id="6" port="M_AXI_GMEM7" size="0x8" offset="0x50" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="tmp2" addressQualifier="1" id="7" port="M_AXI_GMEM8" size="0x8" offset="0x5C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="tmp3" addressQualifier="1" id="8" port="M_AXI_GMEM9" size="0x8" offset="0x68" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="dut">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
