$comment
	File created using the following command:
		vcd file PR41.msim.vcd -direction
$end
$date
	Sat Oct 15 09:25:03 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module PR41_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # c_in $end
$var reg 4 $ interference_1 [3:0] $end
$var reg 4 % interference_3 [3:0] $end
$var wire 1 & c_out $end
$var wire 1 ' err $end
$var wire 1 ( sum [3] $end
$var wire 1 ) sum [2] $end
$var wire 1 * sum [1] $end
$var wire 1 + sum [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 sum[0]~output_o $end
$var wire 1 3 sum[1]~output_o $end
$var wire 1 4 sum[2]~output_o $end
$var wire 1 5 sum[3]~output_o $end
$var wire 1 6 c_out~output_o $end
$var wire 1 7 err~output_o $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 a[0]~input_o $end
$var wire 1 : c_in~input_o $end
$var wire 1 ; ADD_3|Add0~1_cout $end
$var wire 1 < ADD_3|Add0~2_combout $end
$var wire 1 = interference_3[0]~input_o $end
$var wire 1 > interference_1[0]~input_o $end
$var wire 1 ? interference_1[1]~input_o $end
$var wire 1 @ b[1]~input_o $end
$var wire 1 A a[1]~input_o $end
$var wire 1 B ADD_3|Add0~3 $end
$var wire 1 C ADD_3|Add0~4_combout $end
$var wire 1 D ERR|WideNor0~0_combout $end
$var wire 1 E interference_1[2]~input_o $end
$var wire 1 F b[2]~input_o $end
$var wire 1 G a[2]~input_o $end
$var wire 1 H ADD_3|Add0~5 $end
$var wire 1 I ADD_3|Add0~6_combout $end
$var wire 1 J ERR|WideNor0~1_combout $end
$var wire 1 K interference_1[3]~input_o $end
$var wire 1 L b[3]~input_o $end
$var wire 1 M a[3]~input_o $end
$var wire 1 N ADD_3|Add0~7 $end
$var wire 1 O ADD_3|Add0~8_combout $end
$var wire 1 P ERR|WideNor0~2_combout $end
$var wire 1 Q interference_3[1]~input_o $end
$var wire 1 R ERR|WideOr1~0_combout $end
$var wire 1 S interference_3[2]~input_o $end
$var wire 1 T ERR|WideOr1~1_combout $end
$var wire 1 U interference_3[3]~input_o $end
$var wire 1 V ERR|WideOr1~2_combout $end
$var wire 1 W ERR|err~0_combout $end
$var wire 1 X ERR|err~1_combout $end
$var wire 1 Y ERR|err~2_combout $end
$var wire 1 Z ERR|err~3_combout $end
$var wire 1 [ ERR|err~4_combout $end
$var wire 1 \ ERR|sum[0]~0_combout $end
$var wire 1 ] ERR|sum[1]~1_combout $end
$var wire 1 ^ ERR|sum[2]~2_combout $end
$var wire 1 _ ERR|sum[3]~3_combout $end
$var wire 1 ` ADD_3|Add0~9 $end
$var wire 1 a ADD_3|Add0~10_combout $end
$var wire 1 b ERR|c_out~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b100 "
0#
b100 $
b0 %
0&
0'
1+
0*
0)
1(
0,
1-
x.
1/
10
11
12
03
04
15
06
07
08
19
0:
0;
1<
0=
0>
0?
0@
0A
1B
0C
0D
1E
1F
1G
0H
0I
1J
0K
0L
0M
0N
1O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
1Y
1Z
0[
1\
0]
0^
1_
0`
0a
0b
$end
#110000
b0 $
0E
0Y
0J
0Z
0P
#220000
b10 %
1Q
1X
1R
1V
#330000
b0 %
0Q
0X
0R
0V
#410000
b100 $
b10 %
1Q
1E
1X
1R
1Y
1J
1V
1Z
1P
1[
1]
13
17
1'
1*
0_
0]
0\
02
03
05
0(
0*
0+
#480000
b0 $
b0 %
0Q
0E
0X
0R
0Y
0J
0V
0Z
0P
0[
07
0'
1_
1\
12
15
1(
1+
#500000
1#
1:
1;
0B
0<
1C
0\
02
0+
1]
13
1*
#570000
b100 $
1E
1Y
1J
1Z
1P
#660000
b0 $
0E
0Y
0J
0Z
0P
#720000
b10 %
1Q
#800000
b0 %
0Q
#860000
b1 %
b100 $
1E
1=
1Y
1J
1W
1R
1Z
1P
1X
1V
1[
1\
12
17
1'
1+
0_
0]
0\
02
03
05
0(
0*
0+
#930000
b0 %
b0 $
0E
0=
0Y
0J
0W
0R
0Z
0P
0X
0V
0[
07
0'
1_
1]
13
15
1(
1*
#1000000
