# Lab 

## Getting Started
- [FPGA 開發環境](https://xiao.ghost.io/zai-ubuntu-an-zhuang-ise-bing-shi-yong-basys2-an-zhuang-ubuntu/)

### Better Text Editor for Ｖerilog
- [VS Code 環境設定](https://www.dcard.tw/f/nctu/p/235935287) (Foramtter 不用安裝)
- [Verilog Snippet](https://marketplace.visualstudio.com/items?itemName=czh.czh-verilog-snippet) 提供更多的提示字。 
- [Tab out](https://marketplace.visualstudio.com/items?itemName=albert.TabOut) 使用 Tab 跳出括弧。


## Outline

### Session 1 Basic

#### Materials

#### Lab
- [Homework 2-1 Adder](https://github.com/frankxaio/Seminar/tree/9a021d93b0ea4b8a36e7381e541990cf96382d3e/Sophomore%20Seminar/Session%201/Homework%202-1)
- [Homework 2-2 Ripple-carry adder](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%202-2) 
- [Homework 3-1 Mux](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%203-1)
- [Homework 3-2 ALU](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%203-2) 
- [Homework 4 Counter](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%204)
- [Homework 5 Seven segment display](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%205) 
- [Homework 6-1 Advanced counter](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%206-1)
- [Homework 6-2 Button control counter](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%206-2) 
- [Homework 7 Stopwatch](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%207) 
- [Homework 8 Stopwatch with switch](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%208) 
- [Homework 9 Image processing](https://github.com/frankxaio/Seminar/tree/0b9a800da36210a1176e4f6e4ddd0ded224c67d1/Sophomore%20Seminar/Session%201/Homework%209) 


### Session 2 NYCU Digital Circuit Lab 

#### Materials
- [Lab 1 Sequential Multiplier](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%201/DCL_Lab_01.pdf)
- [Lab 2 Matrix Multiplication Simulation](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%202/DCL_Lab_02.pdf)
- [Lab 3 Simple ALU](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%203/DCL_Lab_03.pdf)
- [Lab 4 Push Button and LED Control](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%204/DCL_Lab_04.pdf)
- [Lab 5 Character LCD Control](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%205/DCL_Lab_05.pdf)
- [Lab 6 UART Communications](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%206/DCL_Lab_06.pdf)
- [Lab 7 Matrix Multiplication Circuit for Real](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%207/DCL_Lab_07.pdf)
- [Lab 8 SD Card Reader Circuit](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%208/DCL_Lab_08.pdf)
- [Lab 9 Password Cracking](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%209/DCL_Lab_09.pdf)
- [Lab 10 VGA Graphic Display](https://github.com/frankxaio/Seminar/blob/2b49a4bc64c8b2fff2dbe44b4523045d58c669c8/Sophomore%20Seminar/Session%202/Lab%2010/DCL_Lab_10.pdf)

#### Lab


### Session 3 NYCU Digital Circuit and System

#### Materials
- Lecture Note

#### Lab

### Session 4 NYCU Computer Organization Lab

#### Materials
- [Lab 0 Create a Project in Vivado and Verilog Practice](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%200/spec.pdf)
- [Lab 1 32-bit ALU](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%201/spec.pdf)
- [Lab 2 Single Cycle CPU - Simple Edition](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%202/spec.pdf)
- [Lab 3 Single Cycle CPU - Complete Edition](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%203/spec.pdf)
- [Lab 4 Pipelined CPU](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%204/spec.pdf)
- [Lab 5 Advanced Pipelined CPU](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%205/spec.pdf)
- [Lab 6 Cache Simulator](https://github.com/frankxaio/Seminar/blob/3286c2190f66a00de30766398212e82cf1aab646/Sophomore%20Seminar/Session%204/Lab%206/spec.pdf)

#### Lab


