params:
  channels: 16
  name: udc16
  readable_name: UDC16
  resolution: 10
  samples: 64
  windows: 64
registers:
  analog_registers:
    vadjp:
      address: 0x00
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0
    vlimp:
      address: 0x01
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0xFFF
    vlimn:
      address: 0x02
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0
    vadjn:
      address: 0x03
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x6A0
    wrstrb1_le:
      address: 0x04
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x028 # dec: 40
    wrstrb1_te:
      address: 0x05
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x064 # dec: 100
    wrsync1_le:
      address: 0x06
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x000
    wrsync1_te:
      address: 0x07
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x032 # dec: 50
    wrstrb2_le:
      address: 0x08
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x067
    wrstrb2_te:
      address: 0x09
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x024 # dec: 36
    wrsync2_le:
      address: 0x0A
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x040
    wrsync2_te:
      address: 0x0B
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x072
    digsync_le:
      address: 0x0C
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x002
    digsync_te:
      address: 0x0D
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x041
    qbias:
      address: 0x0E
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x800
    sgn:
      address: 0x0F
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: w
      value: 0
    sspin:
      address: 0x0F
      bitposition: 8
      bitwidth: 2
      description: ''
      readwrite: w
      value: 0
    vadjn_sw:
      address: 0x0F
      bitposition: 10
      bitwidth: 1
      description: ''
      readwrite: w
      value: 0
    sstscrsel:
      address: 0x0F
      bitposition: 11
      bitwidth: 1
      description: ''
      readwrite: w
      value: 0
    reg1:
      address: 0x10
      bitposition: 0
      bitwidth: 12
      description: 'This is a special overloaded register that require you to read the manual!'
      readwrite: w
      value: 0x02D  # Don't you dare touch unless you check the Excel spreadsheet!
    # montiming_sel_1:
    #   address: 0x10
    #   bitposition: 0
    #   bitwidth: 3
    #   description: ''
    #   readwrite: w
    #   value: 5
    # montiming_sel_2:
    #   address: 0x10
    #   bitposition: 3
    #   bitwidth: 3
    #   description: ''
    #   readwrite: w
    #   value: 5
    # txsel:
    #   address: 0x10
    #   bitposition: 7
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    # gccsel:
    #   address: 0x10
    #   bitposition: 8
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    # div_by_5:
    #   address: 0x10
    #   bitposition: 9
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    # montiming_sel_w:
    #   address: 0x10
    #   bitposition: 10
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 5
    # montiming_sel_1_r:
    #   address: 0x10
    #   bitposition: 0
    #   bitwidth: 3
    #   description: ''
    #   readwrite: w
    #   value: 5
    # montiming_sel_2_r:
    #   address: 0x10
    #   bitposition: 3
    #   bitwidth: 3
    #   description: ''
    #   readwrite: w
    #   value: 0
    # dig_sync_e_sel_r:
    #   address: 0x10
    #   bitposition: 7
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    # montimingsel_e_r:
    #   address: 0x10
    #   bitposition: 8
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    # montiming_sel_e_nw_r:
    #   address: 0x10
    #   bitposition: 9
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    # dig_sync_w_sel_r:
    #   address: 0x10
    #   bitposition: 10
    #   bitwidth: 1
    #   description: ''
    #   readwrite: w
    #   value: 0
    cmpbias1:
      address: 0x11
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x3E8
    cmpbias2:
      address: 0x12
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x000
    isel_cap_select:
      address: 0x13
      bitposition: 0
      bitwidth: 4
      description: 'Can be used to change the ramp capacitor value, the actual values, ask Chris'
      value: 0x00
    isel_ramp_current:
      address: 0x13
      bitposition: 4
      bitwidth: 2
      description:
      value: 0x03
    isel_dac:
      address: 0x13
      bitposition: 6
      bitwidth: 6
      description:
      value: 0x28
    scvbias:
      address: 0x14
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x622
    scvstab:
      address: 0x15
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x555
    trgthresh:
      address: 0x16
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x640
    comp:
      address: 0x17
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: w
      value: 0x00
    ramp7_4:
      address: 0x17
      bitposition: 8
      bitwidth: 4
      description: ''
      readwrite: w
      value: 0x0
    ramp3_0:
      address: 0x18
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: w
      value: 0x0
    transfer:
      address: 0x18
      bitposition: 4
      bitwidth: 8
      description: ''
      readwrite: w
      value: 0xFF
    unknown:
      address: 0x19
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x000
    wbias:
      address: 0x1A
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0x7D0
  digital_registers:
    scalmon:
      address: 0x08
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: r
      value: 0
    scalmon2:
      address: 0x0B
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: r
      value: 0
    start_window_addr:
      address: 0x0F
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: r
      value: 0
    high_addr:
      address: 0x40
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: r
      value: 0
    writeaftertrig:
      address: 0x83
      bitposition: 0
      bitwidth: 12
      description: 'Clock cycles to continue writing after trigger, translates to windows to write after trig event.'
      readwrite: rw
      value: 0
    convert_reset_wait:
      address: 0x84
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 1
    enable_testpattern:
      address: 0x88
      bitposition: 0
      bitwidth: 1
      description: ''
      readwrite: rw
      value: 0
    chip_id:
      address: 0x89
      bitposition: 0
      bitwidth: 12
      description: 'Identifier for the chip. Lowest 6-bits will be the identifier in the packet header, for multichip systems.'
      readwrite: rw
      value: 0
    regclr:
      address: 0x8A
      bitposition: 0
      bitwidth: 1
      description: ''
      readwrite: rw
      value: 0
    loadwait:
      address: 0x8B
      bitposition: 0
      bitwidth: 6
      description: ''
      readwrite: rw
      value: 0
    pclkwidth:
      address: 0x8C
      bitposition: 0
      bitwidth: 6
      description: ''
      readwrite: rw
      value: 2
    miscreg:
      address: 0x8D
      bitposition: 4
      bitwidth: 2
      description: ''
      readwrite: rw
      value: 0
    waitread:
      address: 0x8E
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 0x00F
    waitaddr:
      address: 0x8F
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 0xF
    triggerchannelmask_lo:
      address: 0x90
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 0
    writedelay:
      address: 0x91
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 0
    triggerchannelmask_hi:
      address: 0x92
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 0
    txspeed:
      address: 0x94
      bitposition: 0
      bitwidth: 2
      description: ''
      readwrite: rw
      value: 0
    excludechannelmask_lo:
      address: 0x96
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 0
    excludechannelmask_hi:
      address: 0x97
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 0
    done_timeout_n:
      address: 0xA0
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    chansel_sram:
      address: 0xA1
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 0
    writemask_l:
      address: 0xA2
      bitposition: 0
      bitwidth: 9
      description: 'Enable channel specific behavior an the right side'
      readwrite: rw
      value: 0x1FF
    writemask_r:
      address: 0xA3
      bitposition: 0
      bitwidth: 9
      description: 'Enable channel specific behavior an the right side'
      readwrite: rw
      value: 0x1FF
