
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289826217                       # Number of ticks simulated
final_tick                               5083178723010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163057                       # Simulator instruction rate (inst/s)
host_op_rate                                   290769                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101350568                       # Simulator tick rate (ticks/s)
host_mem_usage                                4489396                       # Number of bytes of host memory used
host_seconds                                     2.86                       # Real time elapsed on the host
sim_insts                                      466274                       # Number of instructions simulated
sim_ops                                        831485                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        16384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1344                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        77440                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        40064                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              136512                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          192                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        77440                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          77632                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        15360                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            15360                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          256                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           21                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            6                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1210                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data          626                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 2133                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            240                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 240                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide     56530428                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      4637262                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1324932                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    267194600                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    138234561                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              471013290                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         662466                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    267194600                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         267857066                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks         52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total              52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks         52997276                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide     56530428                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      4637262                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1324932                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    267194600                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    138234561                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             524010566                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      243                       # number of replacements
testsys.iocache.tagsinuse                    8.964775                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      243                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5083016485000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.964775                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.560298                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.560298                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide            3                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total               3                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          256                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            256                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          259                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              259                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          259                       # number of overall misses
testsys.iocache.overall_misses::total             259                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       127000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       127000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide     42340968                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total     42340968                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide     42467968                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total     42467968                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide     42467968                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total     42467968                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide            3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total             3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          259                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            259                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          259                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           259                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42333.333333                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 42333.333333                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 165394.406250                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 165394.406250                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 163968.988417                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 163968.988417                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 163968.988417                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 163968.988417                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs        76400                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  13                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs  5876.923077                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            240                       # number of writebacks
testsys.iocache.writebacks::total                 240                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide            3                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          256                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          259                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          259                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          259                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide        88900                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total        88900                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide     39262392                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total     39262392                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide     39351292                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total     39351292                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide     39351292                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total     39351292                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 29633.333333                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 29633.333333                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 153368.718750                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 153368.718750                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 151935.490347                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 151935.490347                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 151935.490347                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 151935.490347                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            4                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        16384                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            4                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                             0                       # number of replacements
testsys.l2.tagsinuse                      1350.730805                       # Cycle average of tags in use
testsys.l2.total_refs                               0                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           11.319387                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        3.999971                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              2.999948                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              2.999941                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    18.662096                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     5.604134                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    911.483748                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    390.661583                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.001382                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000366                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000366                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000366                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.002278                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.000684                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.111265                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.047688                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.164884                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         1101                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           81                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          109                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   1291                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks              44                       # number of Writeback hits
testsys.l2.Writeback_hits::total                   44                       # number of Writeback hits
testsys.l2.ReadExReq_hits::switch_cpus.data            1                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                    1                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         1101                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           81                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          109                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data            1                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    1292                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         1101                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           81                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          109                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data            1                       # number of overall hits
testsys.l2.overall_hits::total                   1292                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            6                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1210                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          499                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 1749                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                128                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  4                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1210                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data          626                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  1877                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 3                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 4                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            6                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1210                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data          626                       # number of overall misses
testsys.l2.overall_misses::total                 1877                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2171151                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       607490                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    126705423                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     53417520                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      182901584                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     13117315                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     13117315                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2171151                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       607490                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    126705423                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data     66534835                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       196018899                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2171151                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       607490                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    126705423                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data     66534835                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      196018899                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         1122                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker           87                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1319                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data          499                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               3040                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks           44                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total               44                       # number of Writeback accesses(hits+misses)
testsys.l2.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          128                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              129                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         1122                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker           87                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1319                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data          627                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                3169                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         1122                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker           87                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1319                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data          627                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               3169                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.018717                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.068966                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.917362                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.575329                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.992188                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.992248                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.018717                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.068966                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.917362                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.998405                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.592300                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.018717                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.068966                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.917362                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.998405                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.592300                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 103388.142857                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 101248.333333                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 104715.225620                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 107049.138277                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 104574.947970                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103285.944882                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102479.023438                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 103388.142857                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 101248.333333                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 104715.225620                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 106285.678914                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 104432.018647                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 103388.142857                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 101248.333333                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 104715.225620                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 106285.678914                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 104432.018647                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            6                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1210                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          499                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            1736                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1210                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data          626                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             1863                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            6                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1210                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data          626                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            1863                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2055351                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       573890                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120041323                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50699920                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    173370484                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     12411815                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     12411815                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2055351                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       573890                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    120041323                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data     63111735                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    185782299                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2055351                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       573890                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    120041323                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data     63111735                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    185782299                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data       636228                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total       636228                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2055577                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      2055577                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data      2691805                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total      2691805                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.018717                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.068966                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.917362                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.571053                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.992188                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.984496                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.018717                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.068966                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.917362                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.998405                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.587883                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.018717                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.068966                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.917362                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.998405                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.587883                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 97873.857143                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 95648.333333                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 99207.704959                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 101603.046092                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 99867.790323                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97730.826772                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97730.826772                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 97873.857143                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 95648.333333                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 99207.704959                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 100817.468051                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 99722.114332                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 97873.857143                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 95648.333333                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 99207.704959                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 100817.468051                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 99722.114332                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1340.058179                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::cpu.dtb.walker        3.999971                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              2.999948                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              2.999941                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    18.663111                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     5.604422                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    911.542707                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    391.248081                       # Average occupied blocks per requestor
testsys.l3.occ_percent::cpu.dtb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000570                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000171                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.027818                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.011940                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.040895                       # Average percentage of cache occupancy
testsys.l3.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            6                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1210                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          499                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 1749                       # number of ReadReq misses
testsys.l3.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                128                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  4                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1210                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data          626                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  1877                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 3                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 4                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            6                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1210                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data          626                       # number of overall misses
testsys.l3.overall_misses::total                 1877                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      1983551                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       554090                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    115919482                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     48944206                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      167401329                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     11985850                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     11985850                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      1983551                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       554090                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    115919482                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data     60930056                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       179387179                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      1983551                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       554090                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    115919482                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data     60930056                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      179387179                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           21                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1210                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          499                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               1749                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          127                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              128                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           21                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            6                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1210                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data          626                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                1877                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           21                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            6                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1210                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data          626                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               1877                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total                 1                       # miss rate for ReadReq accesses
testsys.l3.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total                  1                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total                 1                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 94454.809524                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92348.333333                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95801.224793                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 98084.581162                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95712.595197                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94376.771654                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 93639.453125                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 94454.809524                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92348.333333                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95801.224793                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 97332.357827                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95571.219499                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 94454.809524                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92348.333333                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95801.224793                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 97332.357827                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95571.219499                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            6                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1210                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          499                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            1736                       # number of ReadReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1210                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data          626                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             1863                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            6                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1210                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data          626                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            1863                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      1691099                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       470400                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     98943573                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     42015792                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    143120864                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     10177998                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     10177998                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      1691099                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       470400                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     98943573                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     52193790                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    153298862                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      1691099                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       470400                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     98943573                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     52193790                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    153298862                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.992567                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.992188                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.992541                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.992541                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 80528.523810                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81771.547934                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84199.983968                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 82442.894009                       # average ReadReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80141.716535                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80141.716535                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 80528.523810                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81771.547934                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 83376.661342                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 82286.023618                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 80528.523810                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81771.547934                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 83376.661342                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 82286.023618                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         14                       # Number of instructions committed
testsys.cpu.committedOps                           28                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   28                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          28                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 74                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                28                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            8                       # number of memory refs
testsys.cpu.num_load_insts                          7                       # Number of load instructions
testsys.cpu.num_store_insts                         1                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                   810                       # number of replacements
testsys.cpu.icache.tagsinuse               446.536308                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                    9661                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                   810                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                 11.927160                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          5083019702300                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      1.797043                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   444.739265                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.003510                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.868631                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.872141                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           13                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        12960                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          12973                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           13                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        12960                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           12973                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           13                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        12960                       # number of overall hits
testsys.cpu.icache.overall_hits::total          12973                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            3                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         1623                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         1626                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            3                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         1623                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          1626                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            3                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         1623                       # number of overall misses
testsys.cpu.icache.overall_misses::total         1626                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    163082467                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    163082467                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    163082467                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    163082467                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    163082467                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    163082467                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           16                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        14583                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        14599                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           16                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        14583                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        14599                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           16                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        14583                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        14599                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.187500                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.111294                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.111377                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.187500                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.111294                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.111377                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.187500                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.111294                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.111377                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 100482.111522                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 100296.720172                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 100482.111522                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 100296.720172                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 100482.111522                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 100296.720172                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          304                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          304                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          304                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          304                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          304                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1319                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1319                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1319                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1319                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1319                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1319                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    129823580                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    129823580                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    129823580                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    129823580                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    129823580                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    129823580                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.090448                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.090349                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.090448                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.090349                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.090448                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.090349                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 98425.761941                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98425.761941                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 98425.761941                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 98425.761941                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 98425.761941                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 98425.761941                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           79                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      10.007422                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs            68                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           79                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.860759                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.145335                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.862087                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.009083                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.616380                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.625464                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          139                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          139                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          139                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          139                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          139                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          139                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker           87                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total           90                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker           87                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total           90                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker           87                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total           90                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      1667220                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      1667220                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      1667220                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      1667220                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      1667220                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      1667220                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          226                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          229                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          226                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          229                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          226                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          229                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.384956                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.393013                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.384956                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.393013                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.384956                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.393013                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 19163.448276                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 18524.666667                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 19163.448276                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 18524.666667                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 19163.448276                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 18524.666667                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker           87                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker           87                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker           87                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total           87                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1390578                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1390578                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1390578                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1390578                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1390578                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1390578                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.384956                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.379913                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.384956                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.379913                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.384956                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.379913                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 15983.655172                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15983.655172                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 15983.655172                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 15983.655172                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 15983.655172                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 15983.655172                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         1111                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.361905                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           123                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         1111                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.110711                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.059887                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.302017                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.066243                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.831376                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.897619                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            2                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          148                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          150                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            2                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          148                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          150                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            2                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          148                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          150                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         1122                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         1126                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         1122                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         1126                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         1122                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         1126                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     12987653                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     12987653                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     12987653                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     12987653                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     12987653                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     12987653                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         1270                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         1276                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            6                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         1270                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         1276                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            6                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         1270                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         1276                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.883465                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.882445                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.883465                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.882445                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.883465                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.882445                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 11575.448307                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 11534.327709                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 11575.448307                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 11534.327709                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 11575.448307                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 11534.327709                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         1122                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         1122                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         1122                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         1122                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         1122                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         1122                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      9510996                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total      9510996                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker      9510996                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total      9510996                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker      9510996                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total      9510996                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.883465                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.879310                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.883465                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.879310                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.883465                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.879310                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8476.823529                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8476.823529                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8476.823529                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8476.823529                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8476.823529                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8476.823529                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   145                       # number of replacements
testsys.cpu.dcache.tagsinuse               402.678363                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                    3235                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   145                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 22.310345                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      3.243318                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   399.435045                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.006335                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.780147                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.786481                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            4                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        14542                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          14546                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data         8000                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total          8000                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            4                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        22542                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           22546                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            4                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        22542                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          22546                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            3                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data          885                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total          888                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          129                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            4                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         1014                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          1018                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            4                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         1014                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         1018                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     93598457                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total     93598457                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     13952737                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     13952737                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    107551194                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    107551194                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    107551194                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    107551194                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            7                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        15427                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        15434                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data         8129                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total         8130                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            8                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        23556                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        23564                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            8                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        23556                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        23564                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.428571                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.057367                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.057535                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015869                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.015990                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.043046                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.043201                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.043046                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.043201                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 105760.968362                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 105403.667793                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 108160.751938                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 107328.746154                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 106066.266272                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 105649.502947                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 106066.266272                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 105649.502947                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks           44                       # number of writebacks
testsys.cpu.dcache.writebacks::total               44                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          386                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total          386                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data          387                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total          387                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data          387                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total          387                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          499                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total          499                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          128                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data          627                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total          627                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data          627                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total          627                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     54779366                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     54779366                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     13341143                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     13341143                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     68120509                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total     68120509                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     68120509                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total     68120509                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data       663828                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       663828                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2134422                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      2134422                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      2798250                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total      2798250                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.032346                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032331                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015746                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015744                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.026617                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.026608                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.026617                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.026608                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 109778.288577                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109778.288577                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 104227.679688                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104227.679688                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 108645.149920                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 108645.149920                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 108645.149920                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 108645.149920                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  402148                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           21694                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        21694                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         3514                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        14782                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits            8109                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles        84502                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                 98204                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              21694                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches         8109                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                29840                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          13587                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1410                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles         59295                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          298                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            14583                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         1986                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             19                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       185254                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     1.023972                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.525852                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          156213     84.32%     84.32% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            1170      0.63%     84.96% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            1192      0.64%     85.60% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            1604      0.87%     86.46% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            2195      1.18%     87.65% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            1579      0.85%     88.50% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            2110      1.14%     89.64% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            1534      0.83%     90.47% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           17657      9.53%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       185254                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.053945                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.244199                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles           82163                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles        65466                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            26960                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles          755                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles          9908                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        180698                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles          9908                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles           84651                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles          36024                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        24503                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            25162                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles         5004                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        169977                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents           91                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents           976                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         3215                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.RenamedOperands       183429                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       427319                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       427319                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       107685                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps           75727                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts          536                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts          536                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            15324                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        20941                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        12541                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads          567                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          269                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            154184                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded          839                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           137496                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued          853                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined        53261                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined        76785                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          400                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       185254                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.742203                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.528827                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       136382     73.62%     73.62% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        15084      8.14%     81.76% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        10224      5.52%     87.28% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3         8005      4.32%     91.60% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4         6318      3.41%     95.01% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5         4396      2.37%     97.38% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         3448      1.86%     99.25% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         1167      0.63%     99.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          230      0.12%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       185254                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            280     47.54%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           144     24.45%     71.99% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          165     28.01%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2116      1.54%      1.54% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       105925     77.04%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        18658     13.57%     92.15% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        10797      7.85%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        137496                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.341904                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt                589                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.004284                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads       462110                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       208357                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       129959                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        135969                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         2118                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads         8042                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         4398                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles          9908                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          30700                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          291                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       155023                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         3517                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        20941                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        12541                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts          708                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           126                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents           75                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect          752                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         3336                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         4088                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       132698                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        17603                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         4797                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               27833                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           13848                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             10230                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.329973                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                130343                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               129959                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers            84009                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           139882                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.323162                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.600570                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts        57326                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         3554                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       175418                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.556904                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.506398                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       142223     81.08%     81.08% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        12006      6.84%     87.92% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2         6424      3.66%     91.58% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3         4903      2.80%     94.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         3385      1.93%     96.31% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         1405      0.80%     97.11% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6          970      0.55%     97.66% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         1073      0.61%     98.27% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         3029      1.73%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       175418                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts        50627                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps         97691                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 21038                       # Number of memory references committed
testsys.switch_cpus.commit.loads                12896                       # Number of loads committed
testsys.switch_cpus.commit.membars                 34                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             10971                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts            96906                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         3029                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              327334                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             320051                       # The number of ROB writes
testsys.switch_cpus.timesIdled                    983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 216894                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts              50627                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps                97691                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total        50627                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      7.943350                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                7.943350                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.125891                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.125891                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          261829                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         138730                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads          57411                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes           389                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11088                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4416120                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          710408                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5144296                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       645554                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          645554                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1386                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552015                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           106903                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661139                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85376                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85376                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38257409                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23048294                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15237130877                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451151615                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17749588195                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38257409                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23048294                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15237130877                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4678534654                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19976971234                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870358                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415633                       # Number of instructions committed
drivesys.cpu.committedOps                      733766                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              731954                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60628                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     731954                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1937068                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838728                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192340                       # number of memory refs
drivesys.cpu.num_load_insts                    106982                       # Number of load instructions
drivesys.cpu.num_store_insts                    85358                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870358                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003786                       # Number of seconds simulated
sim_ticks                                20003785718139                       # Number of ticks simulated
final_tick                               25087257427869                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73684                       # Simulator instruction rate (inst/s)
host_op_rate                                   142483                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            18690703583                       # Simulator tick rate (ticks/s)
host_mem_usage                                4545144                       # Number of bytes of host memory used
host_seconds                                  1070.25                       # Real time elapsed on the host
sim_insts                                    78860001                       # Number of instructions simulated
sim_ops                                     152492406                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide       933888                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet           300416                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        13952                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         5568                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       593280                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      2313344                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total             4160448                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       593280                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         593280                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      1547520                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          1547520                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        14592                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet              4694                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          218                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           87                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         9270                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data        36146                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                65007                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks          24180                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total               24180                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        46686                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet               15018                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker          697                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          278                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        29658                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       115645                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 207983                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        29658                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             29658                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks            77361                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                 77361                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks            77361                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        46686                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet              15018                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker          697                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          278                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        29658                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       115645                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                285344                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    23479                       # number of replacements
testsys.iocache.tagsinuse                   13.998601                       # Cycle average of tags in use
testsys.iocache.total_refs                       4615                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    23492                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.196450                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.004976                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        13.993625                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.000311                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.874602                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.874913                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           1235                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              1235                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet           559                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total              559                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet            1794                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total               1794                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet           1794                       # number of overall hits
testsys.iocache.overall_hits::total              1794                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          228                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet         7787                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total            8015                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        14592                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet         8469                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          23061                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet         16256                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total            31076                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        14820                       # number of overall misses
testsys.iocache.overall_misses::ethernet        16256                       # number of overall misses
testsys.iocache.overall_misses::total           31076                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      9945000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet    319234853                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total    329179853                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2571102176                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet    573330000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   3144432176                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2581047176                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet    892564853                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   3473612029                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2581047176                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet    892564853                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   3473612029                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          228                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet         9022                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total          9250                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        14592                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet         9028                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        23620                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        14820                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet        18050                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total          32870                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        14820                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet        18050                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total         32870                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863112                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.866486                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.938082                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.976334                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.900609                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.945421                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.900609                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.945421                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 43618.421053                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40995.871709                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 41070.474485                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 176199.436404                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67697.484945                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 136352.811066                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 174159.728475                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54906.794599                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 111777.964635                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 174159.728475                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54906.794599                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 111777.964635                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     18500800                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1644                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11253.527981                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          19240                       # number of writebacks
testsys.iocache.writebacks::total               19240                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          228                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet         7787                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total         8015                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        14592                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet         8469                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        23061                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet        16256                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total        31076                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        14820                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet        16256                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total        31076                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      7050800                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet    222370719                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total    229421519                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2395241300                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet    468763100                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   2864004400                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2402292100                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet    691133819                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   3093425919                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2402292100                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet    691133819                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   3093425919                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863112                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.866486                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.938082                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.976334                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.900609                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.945421                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.900609                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.945421                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30924.561404                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28556.660973                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28624.019838                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 164147.567160                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 55350.466407                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 124192.550193                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 162097.982456                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42515.613866                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 99543.889786                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 162097.982456                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42515.613866                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 99543.889786                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          228                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       933888                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          228                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                         79837                       # number of replacements
testsys.l2.tagsinuse                      8130.196400                       # Cycle average of tags in use
testsys.l2.total_refs                         2243732                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                         87977                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         25.503620                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks         2058.000161                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        2.000596                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        1.000657                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.000627                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000470                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    52.077495                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    31.386846                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   3029.485034                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   2955.244513                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.251221                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000122                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.006357                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.003831                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.369810                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.360748                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.992456                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker       345155                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker        18645                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      1365023                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data       261594                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                1990417                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks          280372                       # number of Writeback hits
testsys.l2.Writeback_hits::total               280372                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data         3879                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                3879                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data        75688                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                75688                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker       345155                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker        18645                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      1365023                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data       337282                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                 2066105                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker       345155                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker        18645                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      1365023                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data       337282                       # number of overall hits
testsys.l2.overall_hits::total                2066105                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker          952                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker          208                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst        25247                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data        35892                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                62299                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data         3712                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total              3712                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data        30930                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total              30930                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker          952                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker          208                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst        25247                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data        66822                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                 93229                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker          952                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker          208                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst        25247                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data        66822                       # number of overall misses
testsys.l2.overall_misses::total                93229                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker     37963867                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker     11458848                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst   1297701308                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data   2129105992                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total     3476230015                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    134876015                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    134876015                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data   2729632430                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total   2729632430                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker     37963867                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker     11458848                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst   1297701308                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data   4858738422                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total      6205862445                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker     37963867                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker     11458848                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst   1297701308                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data   4858738422                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total     6205862445                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker       346107                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker        18853                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst      1390270                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data       297486                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total            2052716                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks       280372                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total           280372                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data         7591                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total            7591                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       106618                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           106618                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker       346107                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker        18853                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst      1390270                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data       404104                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total             2159334                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker       346107                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker        18853                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst      1390270                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data       404104                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total            2159334                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.002751                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.011033                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.018160                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.120651                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.030350                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.489000                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.489000                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.290101                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.290101                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.002751                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.011033                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.018160                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.165358                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.043175                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.002751                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.011033                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.018160                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.165358                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.043175                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 39878.011555                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 55090.615385                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 51400.218165                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 59319.792489                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 55799.130243                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 36335.133351                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 36335.133351                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88251.937601                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 88251.937601                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 39878.011555                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 55090.615385                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 51400.218165                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 72711.658166                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 66565.794388                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 39878.011555                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 55090.615385                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 51400.218165                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 72711.658166                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 66565.794388                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks               34963                       # number of writebacks
testsys.l2.writebacks::total                    34963                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                 1                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker          952                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker          208                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst        25246                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data        35892                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total           62298                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data         3712                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total         3712                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data        30930                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total         30930                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker          952                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker          208                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst        25246                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data        66822                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total            93228                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker          952                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker          208                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst        25246                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data        66822                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total           93228                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     32847023                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     10317772                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1155047417                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1928838901                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total   3127051113                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data    205573095                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total    205573095                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2556578852                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total   2556578852                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker     32847023                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker     10317772                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst   1155047417                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data   4485417753                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total   5683629965                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker     32847023                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker     10317772                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst   1155047417                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data   4485417753                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total   5683629965                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    671078891                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total    671078891                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1654835042                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   1654835042                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2325913933                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total   2325913933                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.002751                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.011033                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.018159                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.120651                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.030349                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.489000                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.489000                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.290101                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.290101                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.002751                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.011033                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.018159                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.165358                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.043174                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.002751                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.011033                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.018159                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.165358                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.043174                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 34503.175420                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 49604.673077                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 45751.699952                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53740.078597                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 50195.048204                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 55380.682920                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 55380.682920                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82656.930230                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 82656.930230                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 34503.175420                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 49604.673077                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 45751.699952                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67124.865359                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 60964.838514                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 34503.175420                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 49604.673077                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 45751.699952                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67124.865359                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 60964.838514                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                         15147                       # number of replacements
testsys.l3.tagsinuse                     32138.300417                       # Cycle average of tags in use
testsys.l3.total_refs                           47404                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                         47569                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                          0.996531                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        16233.726753                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        1.157619                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.027133                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              2.000371                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              2.000378                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   131.110304                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    49.011062                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   6538.633070                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   9179.633726                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.495414                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000035                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.004001                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001496                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.199543                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.280140                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.980783                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker          734                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker          121                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst        15975                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data        14371                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                  31201                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks           34963                       # number of Writeback hits
testsys.l3.Writeback_hits::total                34963                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          101                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 101                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data         4385                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                 4385                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker          734                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker          121                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst        15975                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data        18756                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                   35586                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker          734                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker          121                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst        15975                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data        18756                       # number of overall hits
testsys.l3.overall_hits::total                  35586                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          218                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           87                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         9271                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        21521                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                31097                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data         7114                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total              7114                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data        23042                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total              23042                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          218                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           87                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         9271                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data        44563                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                 54139                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          218                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           87                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         9271                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data        44563                       # number of overall misses
testsys.l3.overall_misses::total                54139                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     20825113                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      8158001                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    869659564                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   1620703680                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     2519346358                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data     95211702                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total     95211702                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   2080238311                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   2080238311                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     20825113                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      8158001                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    869659564                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data   3700941991                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total      4599584669                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     20825113                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      8158001                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    869659564                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data   3700941991                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total     4599584669                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker          952                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker          208                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst        25246                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data        35892                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total              62298                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks        34963                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total            34963                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data         7215                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total            7215                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data        27427                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total            27427                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker          952                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker          208                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst        25246                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data        63319                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total               89725                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker          952                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker          208                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst        25246                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data        63319                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total              89725                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.228992                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.418269                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.367226                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.599604                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.499165                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.986001                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.986001                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.840121                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.840121                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.228992                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.418269                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.367226                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.703786                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.603388                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.228992                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.418269                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.367226                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.703786                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.603388                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 95528.041284                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93770.126437                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93804.289073                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 75308.009851                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 81015.736502                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 13383.708462                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 13383.708462                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 90280.284307                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 90280.284307                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 95528.041284                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93770.126437                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93804.289073                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 83049.659830                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 84958.803617                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 95528.041284                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93770.126437                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93804.289073                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 83049.659830                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 84958.803617                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks                4940                       # number of writebacks
testsys.l3.writebacks::total                     4940                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          218                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           87                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         9271                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        21521                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           31097                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data         7114                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total         7114                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data        23042                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total         23042                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          218                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           87                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         9271                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data        44563                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total            54139                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          218                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           87                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         9271                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data        44563                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total           54139                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     17777968                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      6942315                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    739039552                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   1317993691                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   2081753526                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data    416003317                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total    416003317                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   1748587635                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   1748587635                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     17777968                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      6942315                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    739039552                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data   3066581326                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total   3830341161                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     17777968                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      6942315                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    739039552                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data   3066581326                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total   3830341161                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data    599176397                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total    599176397                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1464365919                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   1464365919                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   2063542316                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   2063542316                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.228992                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.418269                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.367226                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.599604                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.499165                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.986001                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.986001                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.840121                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.840121                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.228992                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.418269                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.367226                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.703786                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.603388                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.228992                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.418269                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.367226                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.703786                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.603388                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 81550.311927                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79796.724138                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79715.192752                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61242.214163                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 66943.870020                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 58476.710290                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 58476.710290                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75886.973136                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 75886.973136                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 81550.311927                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79796.724138                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79715.192752                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 68814.517111                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 70750.127653                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 81550.311927                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79796.724138                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79715.192752                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 68814.517111                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 70750.127653                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                       144509                       # Bytes Transmitted
testsys.ethernet.rxBytes                       181502                       # Bytes Received
testsys.ethernet.txPackets                       2089                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                       1772                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  1193                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                  1767                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  130380                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                      3861                       # Total Packets
testsys.ethernet.totBytes                      326011                       # Total Bytes
testsys.ethernet.totPPS                           193                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                    57793                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                    72587                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            104                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                             89                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                1176                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements               1390271                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999981                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                 5933196                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs               1390783                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  4.266083                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.000138                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999843                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst      5929884                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total        5929884                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst      5929884                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total         5929884                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst      5929884                       # number of overall hits
testsys.cpu.icache.overall_hits::total        5929884                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst      1443910                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total      1443910                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst      1443910                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total       1443910                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst      1443910                       # number of overall misses
testsys.cpu.icache.overall_misses::total      1443910                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  18621919703                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total  18621919703                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst  18621919703                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total  18621919703                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst  18621919703                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total  18621919703                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst      7373794                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total      7373794                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst      7373794                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total      7373794                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst      7373794                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total      7373794                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.195816                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.195816                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.195816                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.195816                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.195816                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.195816                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12896.870098                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 12896.870098                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12896.870098                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 12896.870098                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12896.870098                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 12896.870098                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       110668                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 36889.333333                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        53584                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total        53584                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst        53584                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total        53584                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst        53584                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total        53584                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1390326                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total      1390326                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst      1390326                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total      1390326                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst      1390326                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total      1390326                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  13046807638                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total  13046807638                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  13046807638                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total  13046807638                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  13046807638                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total  13046807638                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.188550                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.188550                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.188550                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.188550                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.188550                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.188550                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9383.991695                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9383.991695                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9383.991695                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total  9383.991695                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9383.991695                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total  9383.991695                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements        18898                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      13.930517                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs         33630                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs        18912                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.778236                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 5087088466300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    13.930517                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.870657                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.870657                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker        33559                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total        33559                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker        33559                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total        33559                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker        33559                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total        33559                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker        19117                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total        19117                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker        19117                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total        19117                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker        19117                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total        19117                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker    318764499                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total    318764499                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker    318764499                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total    318764499                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker    318764499                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total    318764499                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker        52676                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total        52676                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker        52676                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total        52676                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker        52676                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total        52676                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.362917                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.362917                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.362917                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.362917                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.362917                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.362917                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 16674.399697                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 16674.399697                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 16674.399697                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 16674.399697                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 16674.399697                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 16674.399697                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks          294                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total          294                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker        19117                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total        19117                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker        19117                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total        19117                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker        19117                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total        19117                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    259949098                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total    259949098                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker    259949098                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total    259949098                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker    259949098                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total    259949098                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.362917                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.362917                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.362917                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.362917                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.362917                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.362917                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 13597.797667                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13597.797667                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 13597.797667                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 13597.797667                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 13597.797667                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 13597.797667                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements       346655                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.869476                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs         55257                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs       346671                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.159393                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5086418566300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.000155                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.869322                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.000010                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.991833                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.991842                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker        55230                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total        55230                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker        55230                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total        55230                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker        55230                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total        55230                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker       347050                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total       347050                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker       347050                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total       347050                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker       347050                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total       347050                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker   5347091415                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total   5347091415                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker   5347091415                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total   5347091415                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker   5347091415                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total   5347091415                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker       402280                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total       402280                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker       402280                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total       402280                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker       402280                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total       402280                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.862708                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.862708                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.862708                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.862708                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.862708                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.862708                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15407.265279                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15407.265279                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15407.265279                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15407.265279                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15407.265279                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15407.265279                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks          555                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total          555                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker       347050                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       347050                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker       347050                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total       347050                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker       347050                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total       347050                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker   4287624618                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total   4287624618                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker   4287624618                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total   4287624618                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker   4287624618                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total   4287624618                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.862708                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.862708                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.862708                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.862708                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.862708                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.862708                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12354.486725                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12354.486725                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12354.486725                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12354.486725                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12354.486725                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12354.486725                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                400507                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.994420                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                15079243                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                401019                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 37.602316                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5086303770300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.000434                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.993986                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000001                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999988                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999989                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data      9205247                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total        9205247                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data      5844375                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total       5844375                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     15049622                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        15049622                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     15049622                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       15049622                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data       487335                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total       487335                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data       114811                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total       114811                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data       602146                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total        602146                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data       602146                       # number of overall misses
testsys.cpu.dcache.overall_misses::total       602146                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  13106647452                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  13106647452                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4432675818                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total   4432675818                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data  17539323270                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total  17539323270                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data  17539323270                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total  17539323270                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data      9692582                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total      9692582                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data      5959186                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total      5959186                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     15651768                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     15651768                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     15651768                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     15651768                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.050279                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.050279                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.019266                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.019266                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.038471                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.038471                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.038471                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.038471                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26894.533436                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 26894.533436                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 38608.459277                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 38608.459277                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29128.024217                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 29128.024217                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29128.024217                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 29128.024217                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks       279523                       # number of writebacks
testsys.cpu.dcache.writebacks::total           279523                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       189542                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total       189542                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         1013                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total         1013                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data       190555                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total       190555                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data       190555                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total       190555                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       297793                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total       297793                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       113798                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       113798                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data       411591                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total       411591                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data       411591                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total       411591                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6036306430                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total   6036306430                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3999264800                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total   3999264800                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  10035571230                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  10035571230                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  10035571230                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  10035571230                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    699861811                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    699861811                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1724421676                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1724421676                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2424283487                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total   2424283487                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030724                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030724                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.019096                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019096                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.026297                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.026297                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.026297                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.026297                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20270.142112                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20270.142112                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 35143.542066                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35143.542066                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24382.387443                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 24382.387443                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24382.387443                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 24382.387443                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               109199285                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups         9418060                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted      9418060                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      1087164                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups      8025835                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits         5269073                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles     51404713                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts              44715684                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches            9418060                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches      5269073                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             15013891                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles        3765692                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles            271904                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles      27934331                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles        89089                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles        42330                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines          7373796                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes       691784                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes           8152                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples     97358475                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.896801                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.341949                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0        82762639     85.01%     85.01% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         1368647      1.41%     86.41% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2          647276      0.66%     87.08% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         1114798      1.15%     88.22% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4          996901      1.02%     89.25% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         1067129      1.10%     90.34% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         1210675      1.24%     91.59% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7          806996      0.83%     92.42% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8         7383414      7.58%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total     97358475                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.086247                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.409487                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles        51091089                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles     29414259                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         13961742                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles       289205                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles       2602180                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts      85607942                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts           29                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles       2602180                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles        51951655                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       10003749                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     17492026                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         13393594                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles      1915271                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts      83167836                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        10624                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        162723                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      1143366                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        12468                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands     92232627                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups    207103683                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups    205487470                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups      1616213                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps     72929072                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps        19303561                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts       514648                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts       526678                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts          6022896                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     11850868                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores      7184780                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads       938856                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores       523606                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded          79688192                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded       660481                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued         75602166                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued       155882                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     13847355                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined     19963750                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved       173056                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples     97358475                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.776534                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.497167                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0     68340960     70.20%     70.20% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1      9986717     10.26%     80.45% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2      6616431      6.80%     87.25% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3      4663029      4.79%     92.04% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4      3349398      3.44%     95.48% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5      2292626      2.35%     97.83% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      1370942      1.41%     99.24% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7       599850      0.62%     99.86% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       138522      0.14%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total     97358475                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         148984     34.58%     34.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     34.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     34.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        15185      3.52%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        158808     36.86%     74.95% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       107918     25.05%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass       610294      0.81%      0.81% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu     56572264     74.83%     75.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     75.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     75.64% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd       445320      0.59%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     11223446     14.85%     91.07% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite      6750842      8.93%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total      75602166                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.692332                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt             430895                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005700                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads    248161761                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes     93384183                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses     73129033                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      1112125                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes       825827                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses       507379                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses      74861701                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses         561066                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      1218330                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads      2269514                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        11254                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation        17467                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      1212435                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        18035                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles       2602180                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles        8280319                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles        76091                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts     80348673                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts       584745                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     11850868                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts      7184793                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts       597294                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents         25480                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents         4339                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents        17467                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect       494965                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect       707478                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      1202443                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts     74390774                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     10933072                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      1211393                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs            17562842                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches         7594242                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores           6629770                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.681239                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent              73749363                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count             73636412                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers         47852761                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers         74951581                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.674331                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.638449                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts     15072875                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls       487426                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      1090351                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples     94808679                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.687545                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.645636                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0     72615114     76.59%     76.59% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1      7992523      8.43%     85.02% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2      4094879      4.32%     89.34% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3      3915597      4.13%     93.47% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4      1960028      2.07%     95.54% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5       834301      0.88%     96.42% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6       630580      0.67%     97.08% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7       664158      0.70%     97.78% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8      2101499      2.22%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total     94808679                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts     33880890                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps      65185267                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              15553712                       # Number of memory references committed
testsys.switch_cpus.commit.loads              9581354                       # Number of loads committed
testsys.switch_cpus.commit.membars              49092                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches           6864520                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts            399605                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts         64486680                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events      2101499                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads           172819618                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          163123817                       # The number of ROB writes
testsys.switch_cpus.timesIdled                 640993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               11840810                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59962356879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts           33880890                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps             65185267                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total     33880890                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.223035                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.223035                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.310267                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.310267                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       146586231                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes       80425269                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads           899680                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes          477070                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads       33868237                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes        494694                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5768                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet          284942                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       284472                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        70256                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst       468004856                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data        79840611                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total          548490905                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst    468004856                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total     468004856                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet       247949                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data     52893691                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total        56103048                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          721                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet             9295                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker        35559                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         8782                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst         58500607                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         12469564                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total            71024528                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet            8799                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data         7669449                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total            7724520                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          288                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet              14244                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        14221                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3512                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst           23395814                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data            3991275                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total              27419355                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst      23395814                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total         23395814                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             12395                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data           2644184                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total              2804622                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148331                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet             26640                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        14221                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3512                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst          23395814                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data           6635459                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total             30223977                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                      181502                       # Bytes Transmitted
drivesys.ethernet.rxBytes                      144509                       # Bytes Received
drivesys.ethernet.txPackets                      1772                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                      2089                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 1302                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                 2085                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 130380                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                     3861                       # Total Packets
drivesys.ethernet.totBytes                     326011                       # Total Bytes
drivesys.ethernet.totPPS                          193                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                   72587                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                   57793                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                            89                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           104                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               1076                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60071749437                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                  44092466                       # Number of instructions committed
drivesys.cpu.committedOps                    85733726                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses            85018952                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses               242231                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts      5808083                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                   85018952                       # number of integer instructions
drivesys.cpu.num_fp_insts                      242231                       # number of float instructions
drivesys.cpu.num_int_register_reads         218229250                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes         97164977                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads             403179                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes            196814                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    20158349                       # number of memory refs
drivesys.cpu.num_load_insts                  12475657                       # Number of load instructions
drivesys.cpu.num_store_insts                  7682692                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59971920176.787994                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             99829260.212005                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.001662                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.998338                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
