--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Alu.twx Alu.ncd -o Alu.twr Alu.pcf

Design file:              Alu.ncd
Physical constraint file: Alu.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SalidaUc<0>
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
ContenidoRegistro1<0> |    2.654(R)|    2.279(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<1> |    2.136(R)|    2.723(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<2> |    2.041(R)|    2.516(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<3> |    1.811(R)|    2.635(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<4> |    2.264(R)|    2.504(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<5> |    1.990(R)|    2.440(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<6> |    1.473(R)|    2.919(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<7> |    1.244(R)|    3.036(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<8> |    1.027(R)|    3.276(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<9> |    1.325(R)|    2.971(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<10>|    0.921(R)|    3.360(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<11>|    1.026(R)|    3.230(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<12>|    0.331(R)|    3.831(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<13>|    0.466(R)|    3.657(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<14>|    0.498(R)|    3.698(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<15>|    0.426(R)|    3.689(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<16>|    0.545(R)|    3.572(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<17>|    0.591(R)|    3.469(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<18>|    0.602(R)|    3.527(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<19>|    0.535(R)|    3.514(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<20>|   -0.405(R)|    4.021(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<21>|   -0.303(R)|    3.828(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<22>|    0.007(R)|    3.549(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<23>|   -0.221(R)|    3.666(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<24>|   -0.536(R)|    3.898(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<25>|   -1.191(R)|    4.355(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<26>|   -0.623(R)|    3.924(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<27>|   -0.659(R)|    3.887(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<28>|   -0.603(R)|    4.073(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<29>|   -1.011(R)|    4.386(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<30>|   -1.181(R)|    4.281(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<31>|   -2.074(R)|    4.571(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<0> |    1.430(R)|    3.162(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<1> |    1.094(R)|    3.556(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<2> |    1.061(R)|    3.184(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<3> |    0.927(R)|    3.341(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<4> |    1.114(R)|    3.424(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<5> |    0.864(R)|    3.261(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<6> |    0.969(R)|    3.289(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<7> |    0.528(R)|    3.530(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<8> |    1.563(R)|    2.702(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<9> |    1.282(R)|    2.927(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<10>|    1.464(R)|    2.780(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<11>|    0.836(R)|    3.382(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<12>|    0.906(R)|    3.227(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<13>|    1.358(R)|    2.865(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<14>|    1.070(R)|    3.095(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<15>|    1.479(R)|    2.774(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<16>|    0.881(R)|    3.159(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<17>|    0.845(R)|    3.187(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<18>|    0.774(R)|    3.243(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<19>|    0.680(R)|    3.360(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<20>|    0.306(R)|    3.307(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<21>|    0.115(R)|    3.414(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<22>|    0.168(R)|    3.275(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<23>|    0.933(R)|    2.664(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<24>|    0.274(R)|    3.250(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<25>|    0.218(R)|    3.149(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<26>|    0.186(R)|    3.132(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<27>|    0.239(R)|    3.089(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<28>|    0.214(R)|    3.420(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<29>|    0.093(R)|    3.503(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<30>|   -0.049(R)|    3.375(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<31>|   -0.527(R)|    3.334(R)|SalidaAlu_not0001 |   0.000|
----------------------+------------+------------+------------------+--------+

Setup/Hold to clock SalidaUc<1>
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
ContenidoRegistro1<0> |    2.377(R)|    2.626(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<1> |    1.859(R)|    3.070(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<2> |    1.764(R)|    2.863(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<3> |    1.534(R)|    2.982(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<4> |    1.987(R)|    2.851(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<5> |    1.713(R)|    2.787(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<6> |    1.196(R)|    3.266(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<7> |    0.967(R)|    3.383(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<8> |    0.750(R)|    3.623(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<9> |    1.048(R)|    3.318(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<10>|    0.644(R)|    3.707(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<11>|    0.749(R)|    3.577(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<12>|    0.054(R)|    4.178(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<13>|    0.189(R)|    4.004(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<14>|    0.221(R)|    4.045(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<15>|    0.149(R)|    4.036(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<16>|    0.268(R)|    3.919(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<17>|    0.314(R)|    3.816(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<18>|    0.325(R)|    3.874(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<19>|    0.258(R)|    3.861(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<20>|   -0.682(R)|    4.368(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<21>|   -0.580(R)|    4.175(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<22>|   -0.270(R)|    3.896(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<23>|   -0.498(R)|    4.013(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<24>|   -0.813(R)|    4.245(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<25>|   -1.468(R)|    4.702(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<26>|   -0.900(R)|    4.271(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<27>|   -0.936(R)|    4.234(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<28>|   -0.880(R)|    4.420(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<29>|   -1.288(R)|    4.733(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<30>|   -1.458(R)|    4.628(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<31>|   -2.351(R)|    4.918(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<0> |    1.153(R)|    3.509(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<1> |    0.817(R)|    3.903(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<2> |    0.784(R)|    3.531(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<3> |    0.650(R)|    3.688(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<4> |    0.837(R)|    3.771(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<5> |    0.587(R)|    3.608(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<6> |    0.692(R)|    3.636(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<7> |    0.251(R)|    3.877(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<8> |    1.286(R)|    3.049(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<9> |    1.005(R)|    3.274(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<10>|    1.187(R)|    3.127(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<11>|    0.559(R)|    3.729(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<12>|    0.629(R)|    3.574(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<13>|    1.081(R)|    3.212(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<14>|    0.793(R)|    3.442(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<15>|    1.202(R)|    3.121(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<16>|    0.604(R)|    3.506(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<17>|    0.568(R)|    3.534(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<18>|    0.497(R)|    3.590(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<19>|    0.403(R)|    3.707(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<20>|    0.029(R)|    3.654(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<21>|   -0.162(R)|    3.761(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<22>|   -0.109(R)|    3.622(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<23>|    0.656(R)|    3.011(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<24>|   -0.003(R)|    3.597(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<25>|   -0.059(R)|    3.496(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<26>|   -0.091(R)|    3.479(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<27>|   -0.038(R)|    3.436(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<28>|   -0.063(R)|    3.767(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<29>|   -0.184(R)|    3.850(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<30>|   -0.326(R)|    3.722(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<31>|   -0.804(R)|    3.681(R)|SalidaAlu_not0001 |   0.000|
----------------------+------------+------------+------------------+--------+

Setup/Hold to clock SalidaUc<2>
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
ContenidoRegistro1<0> |    2.669(R)|    2.261(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<1> |    2.151(R)|    2.705(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<2> |    2.056(R)|    2.498(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<3> |    1.826(R)|    2.617(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<4> |    2.279(R)|    2.486(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<5> |    2.005(R)|    2.422(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<6> |    1.488(R)|    2.901(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<7> |    1.259(R)|    3.018(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<8> |    1.042(R)|    3.258(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<9> |    1.340(R)|    2.953(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<10>|    0.936(R)|    3.342(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<11>|    1.041(R)|    3.212(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<12>|    0.346(R)|    3.813(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<13>|    0.481(R)|    3.639(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<14>|    0.513(R)|    3.680(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<15>|    0.441(R)|    3.671(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<16>|    0.560(R)|    3.554(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<17>|    0.606(R)|    3.451(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<18>|    0.617(R)|    3.509(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<19>|    0.550(R)|    3.496(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<20>|   -0.390(R)|    4.003(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<21>|   -0.288(R)|    3.810(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<22>|    0.022(R)|    3.531(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<23>|   -0.206(R)|    3.648(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<24>|   -0.521(R)|    3.880(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<25>|   -1.176(R)|    4.337(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<26>|   -0.608(R)|    3.906(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<27>|   -0.644(R)|    3.869(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<28>|   -0.588(R)|    4.055(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<29>|   -0.996(R)|    4.368(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<30>|   -1.166(R)|    4.263(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<31>|   -2.059(R)|    4.553(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<0> |    1.445(R)|    3.144(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<1> |    1.109(R)|    3.538(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<2> |    1.076(R)|    3.166(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<3> |    0.942(R)|    3.323(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<4> |    1.129(R)|    3.406(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<5> |    0.879(R)|    3.243(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<6> |    0.984(R)|    3.271(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<7> |    0.543(R)|    3.512(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<8> |    1.578(R)|    2.684(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<9> |    1.297(R)|    2.909(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<10>|    1.479(R)|    2.762(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<11>|    0.851(R)|    3.364(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<12>|    0.921(R)|    3.209(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<13>|    1.373(R)|    2.847(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<14>|    1.085(R)|    3.077(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<15>|    1.494(R)|    2.756(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<16>|    0.896(R)|    3.141(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<17>|    0.860(R)|    3.169(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<18>|    0.789(R)|    3.225(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<19>|    0.695(R)|    3.342(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<20>|    0.321(R)|    3.289(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<21>|    0.130(R)|    3.396(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<22>|    0.183(R)|    3.257(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<23>|    0.948(R)|    2.646(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<24>|    0.289(R)|    3.232(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<25>|    0.233(R)|    3.131(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<26>|    0.201(R)|    3.114(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<27>|    0.254(R)|    3.071(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<28>|    0.229(R)|    3.402(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<29>|    0.108(R)|    3.485(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<30>|   -0.034(R)|    3.357(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<31>|   -0.512(R)|    3.316(R)|SalidaAlu_not0001 |   0.000|
----------------------+------------+------------+------------------+--------+

Setup/Hold to clock SalidaUc<3>
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
ContenidoRegistro1<0> |    2.826(R)|    2.065(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<1> |    2.308(R)|    2.509(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<2> |    2.213(R)|    2.302(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<3> |    1.983(R)|    2.421(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<4> |    2.436(R)|    2.290(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<5> |    2.162(R)|    2.226(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<6> |    1.645(R)|    2.705(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<7> |    1.416(R)|    2.822(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<8> |    1.199(R)|    3.062(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<9> |    1.497(R)|    2.757(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<10>|    1.093(R)|    3.146(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<11>|    1.198(R)|    3.016(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<12>|    0.503(R)|    3.617(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<13>|    0.638(R)|    3.443(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<14>|    0.670(R)|    3.484(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<15>|    0.598(R)|    3.475(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<16>|    0.717(R)|    3.358(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<17>|    0.763(R)|    3.255(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<18>|    0.774(R)|    3.313(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<19>|    0.707(R)|    3.300(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<20>|   -0.233(R)|    3.807(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<21>|   -0.131(R)|    3.614(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<22>|    0.179(R)|    3.335(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<23>|   -0.049(R)|    3.452(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<24>|   -0.364(R)|    3.684(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<25>|   -1.019(R)|    4.141(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<26>|   -0.451(R)|    3.710(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<27>|   -0.487(R)|    3.673(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<28>|   -0.431(R)|    3.859(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<29>|   -0.839(R)|    4.172(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<30>|   -1.009(R)|    4.067(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<31>|   -1.902(R)|    4.357(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<0> |    1.602(R)|    2.948(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<1> |    1.266(R)|    3.342(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<2> |    1.233(R)|    2.970(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<3> |    1.099(R)|    3.127(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<4> |    1.286(R)|    3.210(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<5> |    1.036(R)|    3.047(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<6> |    1.141(R)|    3.075(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<7> |    0.700(R)|    3.316(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<8> |    1.735(R)|    2.488(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<9> |    1.454(R)|    2.713(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<10>|    1.636(R)|    2.566(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<11>|    1.008(R)|    3.168(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<12>|    1.078(R)|    3.013(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<13>|    1.530(R)|    2.651(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<14>|    1.242(R)|    2.881(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<15>|    1.651(R)|    2.560(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<16>|    1.053(R)|    2.945(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<17>|    1.017(R)|    2.973(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<18>|    0.946(R)|    3.029(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<19>|    0.852(R)|    3.146(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<20>|    0.478(R)|    3.093(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<21>|    0.287(R)|    3.200(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<22>|    0.340(R)|    3.061(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<23>|    1.105(R)|    2.450(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<24>|    0.446(R)|    3.036(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<25>|    0.390(R)|    2.935(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<26>|    0.358(R)|    2.918(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<27>|    0.411(R)|    2.875(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<28>|    0.386(R)|    3.206(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<29>|    0.265(R)|    3.289(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<30>|    0.123(R)|    3.161(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<31>|   -0.355(R)|    3.120(R)|SalidaAlu_not0001 |   0.000|
----------------------+------------+------------+------------------+--------+

Setup/Hold to clock SalidaUc<4>
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
ContenidoRegistro1<0> |    2.937(R)|    1.926(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<1> |    2.419(R)|    2.370(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<2> |    2.324(R)|    2.163(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<3> |    2.094(R)|    2.282(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<4> |    2.547(R)|    2.151(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<5> |    2.273(R)|    2.087(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<6> |    1.756(R)|    2.566(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<7> |    1.527(R)|    2.683(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<8> |    1.310(R)|    2.923(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<9> |    1.608(R)|    2.618(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<10>|    1.204(R)|    3.007(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<11>|    1.309(R)|    2.877(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<12>|    0.614(R)|    3.478(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<13>|    0.749(R)|    3.304(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<14>|    0.781(R)|    3.345(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<15>|    0.709(R)|    3.336(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<16>|    0.828(R)|    3.219(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<17>|    0.874(R)|    3.116(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<18>|    0.885(R)|    3.174(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<19>|    0.818(R)|    3.161(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<20>|   -0.122(R)|    3.668(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<21>|   -0.020(R)|    3.475(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<22>|    0.290(R)|    3.196(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<23>|    0.062(R)|    3.313(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<24>|   -0.253(R)|    3.545(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<25>|   -0.908(R)|    4.002(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<26>|   -0.340(R)|    3.571(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<27>|   -0.376(R)|    3.534(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<28>|   -0.320(R)|    3.720(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<29>|   -0.728(R)|    4.033(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<30>|   -0.898(R)|    3.928(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<31>|   -1.791(R)|    4.218(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<0> |    1.713(R)|    2.809(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<1> |    1.377(R)|    3.203(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<2> |    1.344(R)|    2.831(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<3> |    1.210(R)|    2.988(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<4> |    1.397(R)|    3.071(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<5> |    1.147(R)|    2.908(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<6> |    1.252(R)|    2.936(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<7> |    0.811(R)|    3.177(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<8> |    1.846(R)|    2.349(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<9> |    1.565(R)|    2.574(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<10>|    1.747(R)|    2.427(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<11>|    1.119(R)|    3.029(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<12>|    1.189(R)|    2.874(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<13>|    1.641(R)|    2.512(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<14>|    1.353(R)|    2.742(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<15>|    1.762(R)|    2.421(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<16>|    1.164(R)|    2.806(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<17>|    1.128(R)|    2.834(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<18>|    1.057(R)|    2.890(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<19>|    0.963(R)|    3.007(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<20>|    0.589(R)|    2.954(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<21>|    0.398(R)|    3.061(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<22>|    0.451(R)|    2.922(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<23>|    1.216(R)|    2.311(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<24>|    0.557(R)|    2.897(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<25>|    0.501(R)|    2.796(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<26>|    0.469(R)|    2.779(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<27>|    0.522(R)|    2.736(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<28>|    0.497(R)|    3.067(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<29>|    0.376(R)|    3.150(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<30>|    0.234(R)|    3.022(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<31>|   -0.244(R)|    2.981(R)|SalidaAlu_not0001 |   0.000|
----------------------+------------+------------+------------------+--------+

Setup/Hold to clock SalidaUc<5>
----------------------+------------+------------+------------------+--------+
                      |Max Setup to|Max Hold to |                  | Clock  |
Source                | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------------+------------+------------+------------------+--------+
ContenidoRegistro1<0> |    2.973(R)|    1.881(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<1> |    2.455(R)|    2.325(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<2> |    2.360(R)|    2.118(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<3> |    2.130(R)|    2.237(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<4> |    2.583(R)|    2.106(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<5> |    2.309(R)|    2.042(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<6> |    1.792(R)|    2.521(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<7> |    1.563(R)|    2.638(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<8> |    1.346(R)|    2.878(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<9> |    1.644(R)|    2.573(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<10>|    1.240(R)|    2.962(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<11>|    1.345(R)|    2.832(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<12>|    0.650(R)|    3.433(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<13>|    0.785(R)|    3.259(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<14>|    0.817(R)|    3.300(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<15>|    0.745(R)|    3.291(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<16>|    0.864(R)|    3.174(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<17>|    0.910(R)|    3.071(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<18>|    0.921(R)|    3.129(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<19>|    0.854(R)|    3.116(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<20>|   -0.086(R)|    3.623(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<21>|    0.016(R)|    3.430(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<22>|    0.326(R)|    3.151(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<23>|    0.098(R)|    3.268(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<24>|   -0.217(R)|    3.500(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<25>|   -0.872(R)|    3.957(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<26>|   -0.304(R)|    3.526(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<27>|   -0.340(R)|    3.489(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<28>|   -0.284(R)|    3.675(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<29>|   -0.692(R)|    3.988(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<30>|   -0.862(R)|    3.883(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro1<31>|   -1.755(R)|    4.173(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<0> |    1.749(R)|    2.764(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<1> |    1.413(R)|    3.158(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<2> |    1.380(R)|    2.786(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<3> |    1.246(R)|    2.943(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<4> |    1.433(R)|    3.026(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<5> |    1.183(R)|    2.863(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<6> |    1.288(R)|    2.891(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<7> |    0.847(R)|    3.132(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<8> |    1.882(R)|    2.304(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<9> |    1.601(R)|    2.529(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<10>|    1.783(R)|    2.382(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<11>|    1.155(R)|    2.984(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<12>|    1.225(R)|    2.829(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<13>|    1.677(R)|    2.467(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<14>|    1.389(R)|    2.697(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<15>|    1.798(R)|    2.376(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<16>|    1.200(R)|    2.761(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<17>|    1.164(R)|    2.789(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<18>|    1.093(R)|    2.845(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<19>|    0.999(R)|    2.962(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<20>|    0.625(R)|    2.909(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<21>|    0.434(R)|    3.016(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<22>|    0.487(R)|    2.877(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<23>|    1.252(R)|    2.266(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<24>|    0.593(R)|    2.852(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<25>|    0.537(R)|    2.751(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<26>|    0.505(R)|    2.734(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<27>|    0.558(R)|    2.691(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<28>|    0.533(R)|    3.022(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<29>|    0.412(R)|    3.105(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<30>|    0.270(R)|    2.977(R)|SalidaAlu_not0001 |   0.000|
ContenidoRegistro2<31>|   -0.208(R)|    2.936(R)|SalidaAlu_not0001 |   0.000|
----------------------+------------+------------+------------------+--------+

Clock SalidaUc<0> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
SalidaAlu<0> |   10.389(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<1> |   10.387(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<2> |   10.387(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<3> |   10.389(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<4> |   10.387(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<5> |   10.375(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<6> |   10.375(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<7> |   10.366(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<8> |   10.366(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<9> |   10.355(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<10>|   10.355(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<11>|   10.358(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<12>|   10.358(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<13>|   10.364(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<14>|   10.370(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<15>|   10.370(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<16>|   10.378(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<17>|   10.378(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<18>|   10.380(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<19>|   10.382(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<20>|   10.382(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<21>|   10.381(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<22>|   10.381(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<23>|   10.378(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<24>|   10.375(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<25>|   10.375(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<26>|   10.392(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<27>|   10.364(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<28>|   10.358(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<29>|   10.354(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<30>|   10.354(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<31>|   10.355(R)|SalidaAlu_not0001 |   0.000|
-------------+------------+------------------+--------+

Clock SalidaUc<1> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
SalidaAlu<0> |   10.736(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<1> |   10.734(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<2> |   10.734(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<3> |   10.736(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<4> |   10.734(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<5> |   10.722(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<6> |   10.722(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<7> |   10.713(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<8> |   10.713(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<9> |   10.702(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<10>|   10.702(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<11>|   10.705(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<12>|   10.705(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<13>|   10.711(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<14>|   10.717(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<15>|   10.717(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<16>|   10.725(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<17>|   10.725(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<18>|   10.727(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<19>|   10.729(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<20>|   10.729(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<21>|   10.728(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<22>|   10.728(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<23>|   10.725(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<24>|   10.722(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<25>|   10.722(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<26>|   10.739(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<27>|   10.711(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<28>|   10.705(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<29>|   10.701(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<30>|   10.701(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<31>|   10.702(R)|SalidaAlu_not0001 |   0.000|
-------------+------------+------------------+--------+

Clock SalidaUc<2> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
SalidaAlu<0> |   10.371(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<1> |   10.369(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<2> |   10.369(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<3> |   10.371(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<4> |   10.369(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<5> |   10.357(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<6> |   10.357(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<7> |   10.348(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<8> |   10.348(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<9> |   10.337(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<10>|   10.337(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<11>|   10.340(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<12>|   10.340(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<13>|   10.346(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<14>|   10.352(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<15>|   10.352(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<16>|   10.360(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<17>|   10.360(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<18>|   10.362(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<19>|   10.364(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<20>|   10.364(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<21>|   10.363(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<22>|   10.363(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<23>|   10.360(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<24>|   10.357(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<25>|   10.357(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<26>|   10.374(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<27>|   10.346(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<28>|   10.340(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<29>|   10.336(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<30>|   10.336(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<31>|   10.337(R)|SalidaAlu_not0001 |   0.000|
-------------+------------+------------------+--------+

Clock SalidaUc<3> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
SalidaAlu<0> |   10.175(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<1> |   10.173(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<2> |   10.173(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<3> |   10.175(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<4> |   10.173(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<5> |   10.161(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<6> |   10.161(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<7> |   10.152(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<8> |   10.152(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<9> |   10.141(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<10>|   10.141(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<11>|   10.144(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<12>|   10.144(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<13>|   10.150(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<14>|   10.156(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<15>|   10.156(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<16>|   10.164(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<17>|   10.164(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<18>|   10.166(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<19>|   10.168(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<20>|   10.168(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<21>|   10.167(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<22>|   10.167(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<23>|   10.164(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<24>|   10.161(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<25>|   10.161(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<26>|   10.178(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<27>|   10.150(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<28>|   10.144(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<29>|   10.140(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<30>|   10.140(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<31>|   10.141(R)|SalidaAlu_not0001 |   0.000|
-------------+------------+------------------+--------+

Clock SalidaUc<4> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
SalidaAlu<0> |   10.036(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<1> |   10.034(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<2> |   10.034(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<3> |   10.036(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<4> |   10.034(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<5> |   10.022(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<6> |   10.022(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<7> |   10.013(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<8> |   10.013(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<9> |   10.002(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<10>|   10.002(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<11>|   10.005(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<12>|   10.005(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<13>|   10.011(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<14>|   10.017(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<15>|   10.017(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<16>|   10.025(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<17>|   10.025(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<18>|   10.027(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<19>|   10.029(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<20>|   10.029(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<21>|   10.028(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<22>|   10.028(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<23>|   10.025(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<24>|   10.022(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<25>|   10.022(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<26>|   10.039(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<27>|   10.011(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<28>|   10.005(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<29>|   10.001(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<30>|   10.001(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<31>|   10.002(R)|SalidaAlu_not0001 |   0.000|
-------------+------------+------------------+--------+

Clock SalidaUc<5> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
SalidaAlu<0> |    9.991(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<1> |    9.989(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<2> |    9.989(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<3> |    9.991(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<4> |    9.989(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<5> |    9.977(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<6> |    9.977(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<7> |    9.968(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<8> |    9.968(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<9> |    9.957(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<10>|    9.957(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<11>|    9.960(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<12>|    9.960(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<13>|    9.966(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<14>|    9.972(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<15>|    9.972(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<16>|    9.980(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<17>|    9.980(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<18>|    9.982(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<19>|    9.984(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<20>|    9.984(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<21>|    9.983(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<22>|    9.983(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<23>|    9.980(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<24>|    9.977(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<25>|    9.977(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<26>|    9.994(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<27>|    9.966(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<28>|    9.960(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<29>|    9.956(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<30>|    9.956(R)|SalidaAlu_not0001 |   0.000|
SalidaAlu<31>|    9.957(R)|SalidaAlu_not0001 |   0.000|
-------------+------------+------------------+--------+


Analysis completed Tue Oct 18 17:05:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



