vsim -gui work.cpu_tb
# vsim -gui work.cpu_tb 
# Start time: 00:40:41 on Mar 02,2024
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.memory1c
# Loading work.addsub_16bit
# Loading work.adder_4bit
# Loading work.PC_control
# Loading work.Control
# Loading work.RegisterFile
# Loading work.ReadDecoder_4_16
# Loading work.WriteDecoder_4_16
# Loading work.ALU
# Loading work.dff
# Loading work.Shifter
# Loading work.RED
# Loading work.PADDSB
# Loading work.adder_4bit_sat
# Loading work.Register
# Loading work.BitCell
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_tb/DUT/clk \
sim:/cpu_tb/DUT/rst_n \
sim:/cpu_tb/DUT/hlt \
sim:/cpu_tb/DUT/pc \
sim:/cpu_tb/DUT/RegWrite \
sim:/cpu_tb/DUT/MemRead \
sim:/cpu_tb/DUT/MemWrite \
sim:/cpu_tb/DUT/Branch \
sim:/cpu_tb/DUT/MemtoReg \
sim:/cpu_tb/DUT/ALUSrc \
sim:/cpu_tb/DUT/pcs_select \
sim:/cpu_tb/DUT/hlt_select \
sim:/cpu_tb/DUT/ALUSrc8bit \
sim:/cpu_tb/DUT/pc_in \
sim:/cpu_tb/DUT/instruction \
sim:/cpu_tb/DUT/mem_out \
sim:/cpu_tb/DUT/pc_increment \
sim:/cpu_tb/DUT/pc_branch \
sim:/cpu_tb/DUT/datain \
sim:/cpu_tb/DUT/dataout1 \
sim:/cpu_tb/DUT/dataout2 \
sim:/cpu_tb/DUT/Flags \
sim:/cpu_tb/DUT/aluin2 \
sim:/cpu_tb/DUT/aluout \
sim:/cpu_tb/DUT/error \
sim:/cpu_tb/DUT/Opcode \
sim:/cpu_tb/DUT/rs \
sim:/cpu_tb/DUT/rd \
sim:/cpu_tb/DUT/imm \
sim:/cpu_tb/DUT/imm8bit \
sim:/cpu_tb/DUT/imm9bit \
sim:/cpu_tb/DUT/ccc
restart
# Closing VCD file "dump.vcd"
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v failed with 1 errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of PC_control.v failed with 1 errors.
# Compile of PC_control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_tb/DUT/pccontrol/C \
sim:/cpu_tb/DUT/pccontrol/I \
sim:/cpu_tb/DUT/pccontrol/F \
sim:/cpu_tb/DUT/pccontrol/branch \
sim:/cpu_tb/DUT/pccontrol/PC_in \
sim:/cpu_tb/DUT/pccontrol/PC_out \
sim:/cpu_tb/DUT/pccontrol/pc_branch \
sim:/cpu_tb/DUT/pccontrol/branch_imm \
sim:/cpu_tb/DUT/pccontrol/pc_choose \
sim:/cpu_tb/DUT/pccontrol/error
restart
# Closing VCD file "dump.vcd"
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v failed with 1 errors.
# Compile of PC_control.v failed with 1 errors.
# Compile of PC_control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_tb/DUT/clk \
sim:/cpu_tb/DUT/rst_n \
sim:/cpu_tb/DUT/hlt \
sim:/cpu_tb/DUT/pc \
sim:/cpu_tb/DUT/RegWrite \
sim:/cpu_tb/DUT/MemRead \
sim:/cpu_tb/DUT/MemWrite \
sim:/cpu_tb/DUT/Branch \
sim:/cpu_tb/DUT/MemtoReg \
sim:/cpu_tb/DUT/ALUSrc \
sim:/cpu_tb/DUT/pcs_select \
sim:/cpu_tb/DUT/hlt_select \
sim:/cpu_tb/DUT/ALUSrc8bit \
sim:/cpu_tb/DUT/pc_in \
sim:/cpu_tb/DUT/instruction \
sim:/cpu_tb/DUT/mem_out \
sim:/cpu_tb/DUT/pc_increment \
sim:/cpu_tb/DUT/pc_branch \
sim:/cpu_tb/DUT/datain \
sim:/cpu_tb/DUT/dataout1 \
sim:/cpu_tb/DUT/dataout2 \
sim:/cpu_tb/DUT/Flags \
sim:/cpu_tb/DUT/aluin2 \
sim:/cpu_tb/DUT/aluout \
sim:/cpu_tb/DUT/error \
sim:/cpu_tb/DUT/Opcode \
sim:/cpu_tb/DUT/rs \
sim:/cpu_tb/DUT/rd \
sim:/cpu_tb/DUT/imm \
sim:/cpu_tb/DUT/imm8bit \
sim:/cpu_tb/DUT/imm9bit \
sim:/cpu_tb/DUT/ccc
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/cpu_tb/DUT/regfile/clk \
sim:/cpu_tb/DUT/regfile/rst \
sim:/cpu_tb/DUT/regfile/SrcReg1 \
sim:/cpu_tb/DUT/regfile/SrcReg2 \
sim:/cpu_tb/DUT/regfile/DstReg \
sim:/cpu_tb/DUT/regfile/WriteReg \
sim:/cpu_tb/DUT/regfile/DstData \
sim:/cpu_tb/DUT/regfile/SrcData1 \
sim:/cpu_tb/DUT/regfile/SrcData2 \
sim:/cpu_tb/DUT/regfile/read_en1 \
sim:/cpu_tb/DUT/regfile/read_en2 \
sim:/cpu_tb/DUT/regfile/write_en \
sim:/cpu_tb/DUT/regfile/data1 \
sim:/cpu_tb/DUT/regfile/data2
restart
# Closing VCD file "dump.vcd"
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
# Compile of PC_control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_control
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/pokem/ece552-group-project/project-phase1-testbench.v(126)
#    Time: 1300 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/pokem/ece552-group-project/project-phase1-testbench.v line 126
