[submodule "Verilog"]
	path = Verilog
	url = git@github.com:rcastle/verilog_lfsr.git
