#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000a1e720 .scope module, "test_cs3" "test_cs3" 2 21;
 .timescale -9 -12;
v0000000000acbc80_0 .var "clk", 0 0;
v0000000000acc4a0_0 .var "reset", 0 0;
v0000000000acc0e0_0 .var "start", 0 0;
S_0000000000a1f160 .scope module, "uut" "ComputadorSimple3" 2 25, 3 21 0, S_0000000000a1e720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
v0000000000acb280_0 .net "cables", 21 0, L_0000000000acce30;  1 drivers
v0000000000acc400_0 .net "clk", 0 0, v0000000000acbc80_0;  1 drivers
v0000000000acb6e0_0 .net "condicion", 2 0, L_0000000000a5af00;  1 drivers
v0000000000acb820_0 .net "op", 4 0, L_0000000000acaec0;  1 drivers
v0000000000acb320_0 .net "regestado", 3 0, v0000000000ac98b0_0;  1 drivers
v0000000000acbaa0_0 .net "reset", 0 0, v0000000000acc4a0_0;  1 drivers
v0000000000acba00_0 .net "start", 0 0, v0000000000acc0e0_0;  1 drivers
L_0000000000acd010 .part L_0000000000acce30, 0, 1;
L_0000000000acd830 .part L_0000000000acce30, 1, 1;
L_0000000000acea50 .part L_0000000000acce30, 2, 1;
L_0000000000accf70 .part L_0000000000acce30, 3, 1;
L_0000000000accbb0 .part L_0000000000acce30, 4, 1;
L_0000000000ace4b0 .part L_0000000000acce30, 5, 1;
L_0000000000acd8d0 .part L_0000000000acce30, 6, 1;
L_0000000000acd970 .part L_0000000000acce30, 7, 1;
L_0000000000acd150 .part L_0000000000acce30, 8, 1;
L_0000000000ace0f0 .part L_0000000000acce30, 9, 1;
L_0000000000ace230 .part L_0000000000acce30, 10, 1;
L_0000000000acdab0 .part L_0000000000acce30, 11, 1;
L_0000000000ace370 .part L_0000000000acce30, 12, 1;
L_0000000000ace870 .part L_0000000000acce30, 13, 1;
L_0000000000ace7d0 .part L_0000000000acce30, 14, 1;
L_0000000000accd90 .part L_0000000000acce30, 15, 1;
L_0000000000accc50 .part L_0000000000acce30, 16, 1;
L_0000000000acdfb0 .part L_0000000000acce30, 17, 1;
L_0000000000ace730 .part L_0000000000acce30, 18, 1;
L_0000000000ace410 .part L_0000000000acce30, 19, 1;
L_0000000000acda10 .part L_0000000000acce30, 20, 1;
L_0000000000acd790 .part L_0000000000acce30, 21, 1;
LS_0000000000acce30_0_0 .concat8 [ 1 1 1 1], v0000000000a6c7a0_0, v0000000000a6b6c0_0, v0000000000a97970_0, v0000000000a985f0_0;
LS_0000000000acce30_0_4 .concat8 [ 1 1 1 1], v0000000000a6c520_0, v0000000000a98e10_0, v0000000000a98870_0, v0000000000a6c5c0_0;
LS_0000000000acce30_0_8 .concat8 [ 1 1 1 1], v0000000000a97b50_0, v0000000000a97470_0, v0000000000a980f0_0, v0000000000a97fb0_0;
LS_0000000000acce30_0_12 .concat8 [ 1 1 1 1], v0000000000a97e70_0, v0000000000a98190_0, v0000000000a97c90_0, v0000000000a98a50_0;
LS_0000000000acce30_0_16 .concat8 [ 1 1 1 1], v0000000000a6b760_0, v0000000000a98eb0_0, v0000000000a98050_0, v0000000000a97bf0_0;
LS_0000000000acce30_0_20 .concat8 [ 1 1 0 0], v0000000000a97650_0, v0000000000a98f50_0;
LS_0000000000acce30_1_0 .concat8 [ 4 4 4 4], LS_0000000000acce30_0_0, LS_0000000000acce30_0_4, LS_0000000000acce30_0_8, LS_0000000000acce30_0_12;
LS_0000000000acce30_1_4 .concat8 [ 4 2 0 0], LS_0000000000acce30_0_16, LS_0000000000acce30_0_20;
L_0000000000acce30 .concat8 [ 16 6 0 0], LS_0000000000acce30_1_0, LS_0000000000acce30_1_4;
S_0000000000a1f2e0 .scope module, "UC" "UnidadControl" 3 36, 4 23 0, S_0000000000a1f160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 5 "op"
    .port_info 4 /INPUT 4 "regestado"
    .port_info 5 /INPUT 3 "condicion"
    .port_info 6 /OUTPUT 1 "wmem"
    .port_info 7 /OUTPUT 1 "rmem"
    .port_info 8 /OUTPUT 1 "clpc"
    .port_info 9 /OUTPUT 1 "ipc"
    .port_info 10 /OUTPUT 1 "wir"
    .port_info 11 /OUTPUT 1 "wmar"
    .port_info 12 /OUTPUT 1 "inm"
    .port_info 13 /OUTPUT 1 "wreg"
    .port_info 14 /OUTPUT 1 "rac"
    .port_info 15 /OUTPUT 1 "wac"
    .port_info 16 /OUTPUT 1 "s"
    .port_info 17 /OUTPUT 1 "r"
    .port_info 18 /OUTPUT 1 "ta"
    .port_info 19 /OUTPUT 1 "tb"
    .port_info 20 /OUTPUT 1 "wpc"
    .port_info 21 /OUTPUT 1 "rpc"
    .port_info 22 /OUTPUT 1 "wsreg"
    .port_info 23 /OUTPUT 1 "isp"
    .port_info 24 /OUTPUT 1 "dsp"
    .port_info 25 /OUTPUT 1 "rsp"
    .port_info 26 /OUTPUT 1 "prsp"
    .port_info 27 /OUTPUT 1 "enable_mux_carry"
P_0000000000ab0350 .param/l "Ins_ADD" 0 4 39, C4<01000>;
P_0000000000ab0388 .param/l "Ins_BRxx" 0 4 45, C4<00110>;
P_0000000000ab03c0 .param/l "Ins_CALL" 0 4 43, C4<00100>;
P_0000000000ab03f8 .param/l "Ins_CP" 0 4 47, C4<01011>;
P_0000000000ab0430 .param/l "Ins_CPI" 0 4 48, C4<11011>;
P_0000000000ab0468 .param/l "Ins_JMP" 0 4 46, C4<00111>;
P_0000000000ab04a0 .param/l "Ins_LD" 0 4 35, C4<00001>;
P_0000000000ab04d8 .param/l "Ins_LDI" 0 4 38, C4<11111>;
P_0000000000ab0510 .param/l "Ins_LDS" 0 4 37, C4<00011>;
P_0000000000ab0548 .param/l "Ins_MOV" 0 4 42, C4<01111>;
P_0000000000ab0580 .param/l "Ins_RET" 0 4 44, C4<00101>;
P_0000000000ab05b8 .param/l "Ins_SBCI" 0 4 49, C4<11100>;
P_0000000000ab05f0 .param/l "Ins_ST" 0 4 34, C4<00000>;
P_0000000000ab0628 .param/l "Ins_STOP" 0 4 33, C4<10111>;
P_0000000000ab0660 .param/l "Ins_STS" 0 4 36, C4<00010>;
P_0000000000ab0698 .param/l "Ins_SUB" 0 4 40, C4<01010>;
P_0000000000ab06d0 .param/l "Ins_SUBI" 0 4 41, C4<11010>;
P_0000000000ab0708 .param/l "State_Execute_CALL_S1" 0 4 63, C4<01100>;
P_0000000000ab0740 .param/l "State_Execute_CALL_S2" 0 4 64, C4<01101>;
P_0000000000ab0778 .param/l "State_Execute_CALL_S3" 0 4 65, C4<01110>;
P_0000000000ab07b0 .param/l "State_Execute_JMP" 0 4 62, C4<01011>;
P_0000000000ab07e8 .param/l "State_Execute_LDS_S1" 0 4 54, C4<00011>;
P_0000000000ab0820 .param/l "State_Execute_LDS_S2" 0 4 55, C4<00100>;
P_0000000000ab0858 .param/l "State_Execute_LD_S1" 0 4 58, C4<00111>;
P_0000000000ab0890 .param/l "State_Execute_LD_S2" 0 4 59, C4<01000>;
P_0000000000ab08c8 .param/l "State_Execute_RET_S1" 0 4 66, C4<01111>;
P_0000000000ab0900 .param/l "State_Execute_S1" 0 4 52, C4<00001>;
P_0000000000ab0938 .param/l "State_Execute_S2" 0 4 53, C4<00010>;
P_0000000000ab0970 .param/l "State_Execute_STS_S1" 0 4 56, C4<00101>;
P_0000000000ab09a8 .param/l "State_Execute_STS_S2" 0 4 57, C4<00110>;
P_0000000000ab09e0 .param/l "State_Execute_ST_S1" 0 4 60, C4<01001>;
P_0000000000ab0a18 .param/l "State_Execute_ST_S2" 0 4 61, C4<01010>;
P_0000000000ab0a50 .param/l "State_Fetch" 0 4 67, C4<11111>;
P_0000000000ab0a88 .param/l "State_Stop" 0 4 51, C4<00000>;
v0000000000a97ab0_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v0000000000a98870_0 .var "clpc", 0 0;
v0000000000a98730_0 .net "condicion", 2 0, L_0000000000a5af00;  alias, 1 drivers
v0000000000a98050_0 .var "dsp", 0 0;
v0000000000a98f50_0 .var "enable_mux_carry", 0 0;
v0000000000a97470_0 .var "inm", 0 0;
v0000000000a98e10_0 .var "ipc", 0 0;
v0000000000a98eb0_0 .var "isp", 0 0;
v0000000000a976f0_0 .var "next_state", 4 0;
v0000000000a98ff0_0 .net "op", 4 0, L_0000000000acaec0;  alias, 1 drivers
v0000000000a97650_0 .var "prsp", 0 0;
v0000000000a98190_0 .var "r", 0 0;
v0000000000a980f0_0 .var "rac", 0 0;
v0000000000a973d0_0 .net "regestado", 3 0, v0000000000ac98b0_0;  alias, 1 drivers
v0000000000a97790_0 .net "reset", 0 0, v0000000000acc4a0_0;  alias, 1 drivers
v0000000000a97970_0 .var "rmem", 0 0;
v0000000000a97b50_0 .var "rpc", 0 0;
v0000000000a97bf0_0 .var "rsp", 0 0;
v0000000000a97e70_0 .var "s", 0 0;
v0000000000a97f10_0 .net "start", 0 0, v0000000000acc0e0_0;  alias, 1 drivers
v0000000000a97510_0 .var "state", 4 0;
v0000000000a97c90_0 .var "ta", 0 0;
v0000000000a98a50_0 .var "tb", 0 0;
v0000000000a97fb0_0 .var "wac", 0 0;
v0000000000a985f0_0 .var "wir", 0 0;
v0000000000a6c520_0 .var "wmar", 0 0;
v0000000000a6b6c0_0 .var "wmem", 0 0;
v0000000000a6c5c0_0 .var "wpc", 0 0;
v0000000000a6c7a0_0 .var "wreg", 0 0;
v0000000000a6b760_0 .var "wsreg", 0 0;
E_0000000000aa5310/0 .event edge, v0000000000a97510_0, v0000000000a97f10_0, v0000000000a98ff0_0, v0000000000a98730_0;
E_0000000000aa5310/1 .event edge, v0000000000a973d0_0;
E_0000000000aa5310 .event/or E_0000000000aa5310/0, E_0000000000aa5310/1;
E_0000000000aa5490 .event posedge, v0000000000a97790_0, v0000000000a97ab0_0;
S_0000000000a66d70 .scope module, "UD" "UnidadDatos" 3 28, 5 23 0, S_0000000000a1f160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 5 "op"
    .port_info 2 /OUTPUT 4 "regestado"
    .port_info 3 /OUTPUT 3 "condicion"
    .port_info 4 /INPUT 1 "wreg"
    .port_info 5 /INPUT 1 "wmem"
    .port_info 6 /INPUT 1 "rmem"
    .port_info 7 /INPUT 1 "wir"
    .port_info 8 /INPUT 1 "wmar"
    .port_info 9 /INPUT 1 "ipc"
    .port_info 10 /INPUT 1 "clpc"
    .port_info 11 /INPUT 1 "wpc"
    .port_info 12 /INPUT 1 "rpc"
    .port_info 13 /INPUT 1 "inm"
    .port_info 14 /INPUT 1 "rac"
    .port_info 15 /INPUT 1 "wac"
    .port_info 16 /INPUT 1 "s"
    .port_info 17 /INPUT 1 "r"
    .port_info 18 /INPUT 1 "ta"
    .port_info 19 /INPUT 1 "tb"
    .port_info 20 /INPUT 1 "wsreg"
    .port_info 21 /INPUT 1 "isp"
    .port_info 22 /INPUT 1 "dsp"
    .port_info 23 /INPUT 1 "rsp"
    .port_info 24 /INPUT 1 "prsp"
    .port_info 25 /INPUT 1 "enable_mux_carry"
L_0000000000a5af00 .functor BUFZ 3, L_0000000000acb140, C4<000>, C4<000>, C4<000>;
v0000000000ac9450_0 .net "AddressBus", 7 0, L_0000000000a5a8e0;  1 drivers
v0000000000ac9bd0_0 .net "AddressRam", 7 0, v00000000022e30a0_0;  1 drivers
v0000000000aca0d0_0 .net "AluWire", 7 0, v00000000022e3640_0;  1 drivers
RS_00000000022a0bc8 .resolv tri, L_0000000000acbdc0, L_0000000000acc720, L_0000000000ace050, L_0000000000ace9b0;
v0000000000ac9950_0 .net8 "BusComp", 7 0, RS_00000000022a0bc8;  4 drivers
v0000000000ac99f0_0 .net "DataBus", 15 0, v00000000022e2560_0;  1 drivers
v0000000000ac9ef0 .array "FileReg", 0 7, 7 0;
v0000000000ac9a90_0 .net "ImmBus", 7 0, L_0000000000acb1e0;  1 drivers
v0000000000ac9c70_0 .net "MuxBus", 7 0, L_0000000000acbf00;  1 drivers
L_00000000022e4070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ac9d10_0 .net *"_s11", 1 0, L_00000000022e4070;  1 drivers
L_00000000022e4100 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000000000aca170_0 .net/2u *"_s16", 6 0, L_00000000022e4100;  1 drivers
v0000000000ac9f90_0 .net *"_s19", 0 0, L_0000000000acace0;  1 drivers
v0000000000aca670_0 .net *"_s2", 4 0, L_0000000000acbfa0;  1 drivers
L_00000000022e4028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ac8d70_0 .net *"_s5", 1 0, L_00000000022e4028;  1 drivers
v0000000000aca2b0_0 .net *"_s8", 4 0, L_0000000000acca40;  1 drivers
v0000000000aca030_0 .net "c", 0 0, L_0000000000acbd20;  1 drivers
v0000000000ac9130_0 .net "carryBus", 7 0, L_0000000000acc180;  1 drivers
v0000000000aca490_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v0000000000aca710_0 .net "clpc", 0 0, L_0000000000acd8d0;  1 drivers
v0000000000ac8eb0_0 .net "condicion", 2 0, L_0000000000a5af00;  alias, 1 drivers
v0000000000ac8f50_0 .net "dsp", 0 0, L_0000000000ace730;  1 drivers
v0000000000aca850_0 .net "enable_mux_carry", 0 0, L_0000000000acd790;  1 drivers
v0000000000aca8f0_0 .net "inm", 0 0, L_0000000000ace0f0;  1 drivers
v0000000000ac8c30_0 .net "ipc", 0 0, L_0000000000ace4b0;  1 drivers
v0000000000aca990_0 .net "isp", 0 0, L_0000000000acdfb0;  1 drivers
v0000000000ac8cd0_0 .net "n", 0 0, L_0000000000acc040;  1 drivers
v0000000000ac8ff0_0 .net "op", 4 0, L_0000000000acaec0;  alias, 1 drivers
v0000000000ac9090_0 .net "prsp", 0 0, L_0000000000acda10;  1 drivers
v0000000000ac91d0_0 .net "r", 0 0, L_0000000000ace870;  1 drivers
v0000000000acb5a0_0 .net "rac", 0 0, L_0000000000ace230;  1 drivers
v0000000000acad80_0 .net "regestado", 3 0, v0000000000ac98b0_0;  alias, 1 drivers
v0000000000acbb40_0 .net "rmem", 0 0, L_0000000000acea50;  1 drivers
v0000000000acc220_0 .net "rpc", 0 0, L_0000000000acd150;  1 drivers
v0000000000acb3c0_0 .net "rsp", 0 0, L_0000000000ace410;  1 drivers
v0000000000acbbe0_0 .net "s", 0 0, L_0000000000ace370;  1 drivers
v0000000000acb640_0 .net "sa", 2 0, L_0000000000acb140;  1 drivers
v0000000000acaba0_0 .net "sb", 2 0, L_0000000000acb0a0;  1 drivers
v0000000000acc7c0_0 .net "ta", 0 0, L_0000000000ace7d0;  1 drivers
v0000000000acc900_0 .net "tb", 0 0, L_0000000000accd90;  1 drivers
v0000000000acb000_0 .net "v", 0 0, L_0000000000a5ac60;  1 drivers
v0000000000acc540_0 .net "wac", 0 0, L_0000000000acdab0;  1 drivers
v0000000000acb780_0 .net "wir", 0 0, L_0000000000accf70;  1 drivers
v0000000000acaf60_0 .net "wmar", 0 0, L_0000000000accbb0;  1 drivers
v0000000000acb500_0 .net "wmem", 0 0, L_0000000000acd830;  1 drivers
v0000000000acb8c0_0 .net "wpc", 0 0, L_0000000000acd970;  1 drivers
v0000000000acc5e0_0 .net "wreg", 0 0, L_0000000000acd010;  1 drivers
v0000000000acc2c0_0 .net "wsreg", 0 0, L_0000000000accc50;  1 drivers
v0000000000acc360_0 .net "z", 0 0, L_0000000000acc680;  1 drivers
L_0000000000acc860 .array/port v0000000000ac9ef0, L_0000000000acbfa0;
L_0000000000acbfa0 .concat [ 3 2 0 0], L_0000000000acb0a0, L_00000000022e4028;
L_0000000000acb960 .array/port v0000000000ac9ef0, L_0000000000acca40;
L_0000000000acca40 .concat [ 3 2 0 0], L_0000000000acb140, L_00000000022e4070;
L_0000000000acbe60 .concat [ 1 1 1 1], L_0000000000a5ac60, L_0000000000acc680, L_0000000000acc040, L_0000000000acbd20;
L_0000000000acace0 .part v0000000000ac98b0_0, 3, 1;
L_0000000000acae20 .concat [ 1 7 0 0], L_0000000000acace0, L_00000000022e4100;
L_0000000000acb0a0 .part L_0000000000acb1e0, 0, 3;
L_0000000000acaec0 .part v00000000022e3b40_0, 11, 5;
L_0000000000acb140 .part v00000000022e3b40_0, 8, 3;
L_0000000000acb1e0 .part v00000000022e3b40_0, 0, 8;
S_0000000000a4c4d0 .scope module, "ac" "actype" 5 44, 5 169 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "r"
    .port_info 3 /INPUT 1 "w"
    .port_info 4 /OUTPUT 8 "out"
o00000000022a0b68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000a6b800_0 name=_s0
v0000000000a6c980_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v0000000000a6cac0_0 .net "in", 7 0, v00000000022e3640_0;  alias, 1 drivers
v0000000000a6cfc0_0 .net8 "out", 7 0, RS_00000000022a0bc8;  alias, 4 drivers
v00000000022e2240_0 .var "q", 7 0;
v00000000022e2a60_0 .net "r", 0 0, L_0000000000ace230;  alias, 1 drivers
v00000000022e22e0_0 .net "w", 0 0, L_0000000000acdab0;  alias, 1 drivers
E_0000000000aa4510 .event posedge, v0000000000a97ab0_0;
L_0000000000acbdc0 .functor MUXZ 8, o00000000022a0b68, v00000000022e2240_0, L_0000000000ace230, C4<>;
S_0000000000a4be80 .scope module, "alu" "alutype" 5 42, 5 187 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ia"
    .port_info 1 /INPUT 8 "ib"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "ta"
    .port_info 5 /INPUT 1 "tb"
    .port_info 6 /INPUT 8 "cin"
    .port_info 7 /OUTPUT 8 "out"
    .port_info 8 /OUTPUT 1 "c"
    .port_info 9 /OUTPUT 1 "n"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 1 "v"
L_0000000000a5ac60 .functor XOR 1, L_0000000000acc9a0, L_0000000000acb460, C4<0>, C4<0>;
v00000000022e36e0_0 .net *"_s11", 0 0, L_0000000000acb460;  1 drivers
v00000000022e26a0_0 .net *"_s5", 7 0, L_0000000000acac40;  1 drivers
v00000000022e2740_0 .net *"_s9", 0 0, L_0000000000acc9a0;  1 drivers
v00000000022e3e60_0 .net "c", 0 0, L_0000000000acbd20;  alias, 1 drivers
v00000000022e3c80_0 .net "cin", 7 0, L_0000000000acc180;  alias, 1 drivers
v00000000022e27e0_0 .net "ia", 7 0, L_0000000000acb960;  1 drivers
v00000000022e24c0_0 .net "ib", 7 0, L_0000000000acbf00;  alias, 1 drivers
v00000000022e2d80_0 .net "n", 0 0, L_0000000000acc040;  alias, 1 drivers
v00000000022e3640_0 .var "out", 7 0;
v00000000022e2ec0_0 .net "r", 0 0, L_0000000000ace870;  alias, 1 drivers
v00000000022e2380_0 .net "s", 0 0, L_0000000000ace370;  alias, 1 drivers
v00000000022e2420_0 .var/s "sal", 8 0;
v00000000022e2ce0_0 .net "ta", 0 0, L_0000000000ace7d0;  alias, 1 drivers
v00000000022e33c0_0 .net "tb", 0 0, L_0000000000accd90;  alias, 1 drivers
v00000000022e2b00_0 .net "v", 0 0, L_0000000000a5ac60;  alias, 1 drivers
v00000000022e3be0_0 .net "z", 0 0, L_0000000000acc680;  alias, 1 drivers
E_0000000000aa4b10/0 .event edge, v00000000022e3c80_0, v00000000022e2380_0, v00000000022e2ec0_0, v00000000022e2ce0_0;
E_0000000000aa4b10/1 .event edge, v00000000022e33c0_0, v00000000022e27e0_0, v00000000022e24c0_0, v00000000022e2420_0;
E_0000000000aa4b10 .event/or E_0000000000aa4b10/0, E_0000000000aa4b10/1;
L_0000000000acbd20 .part v00000000022e2420_0, 8, 1;
L_0000000000acc040 .part v00000000022e2420_0, 7, 1;
L_0000000000acac40 .part v00000000022e2420_0, 0, 8;
L_0000000000acc680 .reduce/nor L_0000000000acac40;
L_0000000000acc9a0 .part v00000000022e2420_0, 8, 1;
L_0000000000acb460 .part v00000000022e2420_0, 7, 1;
S_0000000000a4c000 .scope module, "codmem" "romtype" 5 60, 5 112 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "adress"
    .port_info 1 /OUTPUT 16 "data"
v00000000022e2c40_0 .net "adress", 7 0, L_0000000000a5a8e0;  alias, 1 drivers
v00000000022e2560_0 .var "data", 15 0;
E_0000000000aa4f90 .event edge, v00000000022e2c40_0;
S_0000000000a62230 .scope module, "datamem" "ramtype" 5 61, 5 217 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INOUT 8 "data"
    .port_info 2 /INPUT 1 "r"
    .port_info 3 /INPUT 1 "w"
L_0000000000a5adb0 .functor AND 1, L_0000000000acea50, L_0000000000acdf10, C4<1>, C4<1>;
v00000000022e3140_0 .net *"_s1", 0 0, L_0000000000acdf10;  1 drivers
o00000000022a1378 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000022e2ba0_0 name=_s10
v00000000022e2600_0 .net *"_s2", 0 0, L_0000000000a5adb0;  1 drivers
v00000000022e2e20_0 .net *"_s4", 7 0, L_0000000000acccf0;  1 drivers
v00000000022e3f00_0 .net *"_s6", 9 0, L_0000000000ace190;  1 drivers
L_00000000022e4148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000022e2100_0 .net *"_s9", 1 0, L_00000000022e4148;  1 drivers
v00000000022e2880_0 .net "address", 7 0, v00000000022e30a0_0;  alias, 1 drivers
v00000000022e3d20_0 .net8 "data", 7 0, RS_00000000022a0bc8;  alias, 4 drivers
v00000000022e3780 .array "q", 0 255, 7 0;
v00000000022e2920_0 .net "r", 0 0, L_0000000000acea50;  alias, 1 drivers
v00000000022e2f60_0 .net "w", 0 0, L_0000000000acd830;  alias, 1 drivers
E_0000000000aa4550 .event edge, v00000000022e2f60_0, v0000000000a6cfc0_0, v00000000022e2880_0;
L_0000000000acdf10 .reduce/nor L_0000000000acd830;
L_0000000000acccf0 .array/port v00000000022e3780, L_0000000000ace190;
L_0000000000ace190 .concat [ 8 2 0 0], v00000000022e30a0_0, L_00000000022e4148;
L_0000000000ace9b0 .functor MUXZ 8, o00000000022a1378, L_0000000000acccf0, L_0000000000a5adb0, C4<>;
S_0000000000a623b0 .scope module, "mar" "martype" 5 62, 5 179 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /OUTPUT 8 "out"
    .port_info 3 /INPUT 1 "w"
v00000000022e29c0_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v00000000022e3aa0_0 .net8 "in", 7 0, RS_00000000022a0bc8;  alias, 4 drivers
v00000000022e3000_0 .net "out", 7 0, v00000000022e30a0_0;  alias, 1 drivers
v00000000022e30a0_0 .var "q", 7 0;
v00000000022e31e0_0 .net "w", 0 0, L_0000000000accbb0;  alias, 1 drivers
S_0000000000a50490 .scope module, "mux" "muxtype" 5 40, 5 236 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "canal0"
    .port_info 1 /INPUT 8 "canal1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 8 "sal"
v00000000022e3280_0 .net "canal0", 7 0, L_0000000000acc860;  1 drivers
v00000000022e3320_0 .net "canal1", 7 0, L_0000000000acb1e0;  alias, 1 drivers
v00000000022e2060_0 .net "sal", 7 0, L_0000000000acbf00;  alias, 1 drivers
v00000000022e3460_0 .net "sel", 0 0, L_0000000000ace0f0;  alias, 1 drivers
L_0000000000acbf00 .functor MUXZ 8, L_0000000000acc860, L_0000000000acb1e0, L_0000000000ace0f0, C4<>;
S_0000000000a50610 .scope module, "muxCarry" "muxtype" 5 49, 5 236 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "canal0"
    .port_info 1 /INPUT 8 "canal1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 8 "sal"
L_00000000022e40b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000022e3500_0 .net "canal0", 7 0, L_00000000022e40b8;  1 drivers
v00000000022e21a0_0 .net "canal1", 7 0, L_0000000000acae20;  1 drivers
v00000000022e35a0_0 .net "sal", 7 0, L_0000000000acc180;  alias, 1 drivers
v00000000022e3820_0 .net "sel", 0 0, L_0000000000acd790;  alias, 1 drivers
L_0000000000acc180 .functor MUXZ 8, L_00000000022e40b8, L_0000000000acae20, L_0000000000acd790, C4<>;
S_0000000000a656f0 .scope module, "regir" "irtype" 5 58, 5 90 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 1 "w"
v00000000022e38c0_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v00000000022e3960_0 .net "in", 15 0, v00000000022e2560_0;  alias, 1 drivers
v00000000022e3a00_0 .net "out", 15 0, v00000000022e3b40_0;  1 drivers
v00000000022e3b40_0 .var "q", 15 0;
v00000000022e3dc0_0 .net "w", 0 0, L_0000000000accf70;  alias, 1 drivers
S_0000000000a65870 .scope module, "regpc" "pctype" 5 59, 5 98 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "up"
    .port_info 2 /INPUT 1 "cl"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /INPUT 1 "r"
    .port_info 5 /INPUT 1 "w"
    .port_info 6 /INOUT 8 "bus"
L_0000000000a5a8e0 .functor BUFZ 8, v0000000000ac9b30_0, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000022a1ac8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000ac9590_0 name=_s2
v0000000000ac96d0_0 .net8 "bus", 7 0, RS_00000000022a0bc8;  alias, 4 drivers
v0000000000acaa30_0 .net "cl", 0 0, L_0000000000acd8d0;  alias, 1 drivers
v0000000000ac94f0_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v0000000000aca210_0 .net "out", 7 0, L_0000000000a5a8e0;  alias, 1 drivers
v0000000000ac9b30_0 .var "q", 7 0;
v0000000000aca350_0 .net "r", 0 0, L_0000000000acd150;  alias, 1 drivers
v0000000000ac8b90_0 .net "up", 0 0, L_0000000000ace4b0;  alias, 1 drivers
v0000000000ac9630_0 .net "w", 0 0, L_0000000000acd970;  alias, 1 drivers
L_0000000000ace050 .functor MUXZ 8, o00000000022a1ac8, v0000000000ac9b30_0, L_0000000000acd150, C4<>;
S_0000000000a592c0 .scope module, "sp" "regsp" 5 47, 5 75 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "i"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "r"
    .port_info 4 /INPUT 1 "pr"
    .port_info 5 /OUTPUT 8 "bus"
o00000000022a1d38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000aca530_0 name=_s0
v0000000000aca3f0_0 .net8 "bus", 7 0, RS_00000000022a0bc8;  alias, 4 drivers
v0000000000ac9db0_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v0000000000aca7b0_0 .net "d", 0 0, L_0000000000ace730;  alias, 1 drivers
v0000000000ac8e10_0 .net "i", 0 0, L_0000000000acdfb0;  alias, 1 drivers
v0000000000ac9270_0 .net "pr", 0 0, L_0000000000acda10;  alias, 1 drivers
v0000000000ac9e50_0 .var "q", 7 0;
v0000000000ac9770_0 .net "r", 0 0, L_0000000000ace410;  alias, 1 drivers
E_0000000000aa4e10 .event posedge, v0000000000ac9270_0, v0000000000a97ab0_0;
L_0000000000acc720 .functor MUXZ 8, o00000000022a1d38, v0000000000ac9e50_0, L_0000000000ace410, C4<>;
S_0000000000a59440 .scope module, "sr" "regestado" 5 45, 5 67 0, S_0000000000a66d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "w"
    .port_info 2 /INPUT 4 "in"
    .port_info 3 /OUTPUT 4 "out"
v0000000000ac9310_0 .net "clk", 0 0, v0000000000acbc80_0;  alias, 1 drivers
v0000000000aca5d0_0 .net "in", 3 0, L_0000000000acbe60;  1 drivers
v0000000000ac9810_0 .net "out", 3 0, v0000000000ac98b0_0;  alias, 1 drivers
v0000000000ac98b0_0 .var "q", 3 0;
v0000000000ac93b0_0 .net "w", 0 0, L_0000000000accc50;  alias, 1 drivers
    .scope S_0000000000a4be80;
T_0 ;
    %wait E_0000000000aa4b10;
    %load/vec4 v00000000022e3c80_0;
    %load/vec4 v00000000022e2380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000022e2ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000022e2ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000022e33c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 31, 7, 12;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 3, 12;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 15, 7, 12;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 12;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 12;
    %cmp/x;
    %jmp/1 T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000022e24c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000022e2420_0, 0, 9;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v00000000022e27e0_0;
    %pad/u 9;
    %load/vec4 v00000000022e24c0_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000000022e3c80_0;
    %pad/u 9;
    %add;
    %store/vec4 v00000000022e2420_0, 0, 9;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v00000000022e27e0_0;
    %pad/u 9;
    %load/vec4 v00000000022e24c0_0;
    %pad/u 9;
    %sub;
    %load/vec4 v00000000022e3c80_0;
    %pad/u 9;
    %sub;
    %store/vec4 v00000000022e2420_0, 0, 9;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000000022e27e0_0;
    %pad/u 9;
    %load/vec4 v00000000022e24c0_0;
    %pad/u 9;
    %add;
    %store/vec4 v00000000022e2420_0, 0, 9;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000000022e27e0_0;
    %pad/u 9;
    %load/vec4 v00000000022e24c0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v00000000022e2420_0, 0, 9;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000022e27e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000022e2420_0, 0, 9;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000022e2420_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000022e3640_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a4c4d0;
T_1 ;
    %wait E_0000000000aa4510;
    %load/vec4 v00000000022e22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000a6cac0_0;
    %assign/vec4 v00000000022e2240_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000a59440;
T_2 ;
    %wait E_0000000000aa4510;
    %load/vec4 v0000000000ac93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000000aca5d0_0;
    %assign/vec4 v0000000000ac98b0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000a592c0;
T_3 ;
    %wait E_0000000000aa4e10;
    %load/vec4 v0000000000ac9270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000000000ac9e50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000ac8e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000000000ac9e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000ac9e50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000000aca7b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000000000ac9e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000ac9e50_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000a656f0;
T_4 ;
    %wait E_0000000000aa4510;
    %load/vec4 v00000000022e3dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000022e3960_0;
    %assign/vec4 v00000000022e3b40_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a65870;
T_5 ;
    %wait E_0000000000aa4510;
    %load/vec4 v0000000000acaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000ac9b30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000ac8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000ac9b30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000ac9b30_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000ac9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000000000ac96d0_0;
    %assign/vec4 v0000000000ac9b30_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a4c000;
T_6 ;
    %wait E_0000000000aa4f90;
    %load/vec4 v00000000022e2c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.0 ;
    %pushi/vec4 65024, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.1 ;
    %pushi/vec4 65282, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.2 ;
    %pushi/vec4 64001, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.3 ;
    %pushi/vec4 2822, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 3079, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 775, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 1030, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 17922, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 18178, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 2822, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 3079, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 775, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 1030, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 47104, 0, 16;
    %store/vec4 v00000000022e2560_0, 0, 16;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000a62230;
T_7 ;
    %wait E_0000000000aa4550;
    %load/vec4 v00000000022e2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000022e3d20_0;
    %load/vec4 v00000000022e2880_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000022e3780, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a62230;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000022e3780, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000022e3780, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000022e3780, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000022e3780, 4, 0;
    %end;
    .thread T_8;
    .scope S_0000000000a623b0;
T_9 ;
    %wait E_0000000000aa4510;
    %load/vec4 v00000000022e31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000022e3aa0_0;
    %assign/vec4 v00000000022e30a0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000a66d70;
T_10 ;
    %wait E_0000000000aa4510;
    %load/vec4 v0000000000acc5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000ac9950_0;
    %load/vec4 v0000000000acb640_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000ac9ef0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000a1f2e0;
T_11 ;
    %wait E_0000000000aa5490;
    %load/vec4 v0000000000a97790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000a97510_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000a976f0_0;
    %assign/vec4 v0000000000a97510_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000a1f2e0;
T_12 ;
    %wait E_0000000000aa5310;
    %pushi/vec4 0, 0, 21;
    %split/vec4 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97bf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a98050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a98eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97c90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a98190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97e70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a6c7a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a985f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a6b6c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a6c5c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a97b50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000000a98e10_0, 0, 1;
    %store/vec4 v0000000000a98870_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %load/vec4 v0000000000a97510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.0 ;
    %load/vec4 v0000000000a97f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97650_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
T_12.19 ;
    %jmp T_12.18;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a985f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98e10_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.2 ;
    %load/vec4 v0000000000a98ff0_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.21 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97e70_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98190_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98f50_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97bf0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %load/vec4 v0000000000a98730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %jmp T_12.44;
T_12.40 ;
    %load/vec4 v0000000000a973d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.45, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
T_12.45 ;
    %jmp T_12.44;
T_12.41 ;
    %load/vec4 v0000000000a973d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.47, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
T_12.47 ;
    %jmp T_12.44;
T_12.42 ;
    %load/vec4 v0000000000a973d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.49, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
T_12.49 ;
    %jmp T_12.44;
T_12.43 ;
    %load/vec4 v0000000000a973d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000a973d0_0;
    %parti/s 1, 2, 3;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
T_12.51 ;
    %jmp T_12.44;
T_12.44 ;
    %pop/vec4 1;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97470_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a98eb0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97bf0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97b50_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c5c0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97970_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97c90_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b6c0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97970_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6c520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a97c90_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a980f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a6b6c0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000a976f0_0, 0, 5;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000a1e720;
T_13 ;
    %delay 10000, 0;
    %load/vec4 v0000000000acbc80_0;
    %nor/r;
    %store/vec4 v0000000000acbc80_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000a1e720;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000acbc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000acc4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000acc0e0_0, 0, 1;
    %wait E_0000000000aa4510;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000acc4a0_0, 0, 1;
    %wait E_0000000000aa4510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000acc4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000acc0e0_0, 0, 1;
    %wait E_0000000000aa4510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000acc0e0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000000aa4510;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_cs3.v";
    "ComputadorSimple3.v";
    "UnidadControl.v";
    "UnidadDatos.v";
