[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~arbitrysong|arbitrysong>io_out_valid",
    "sources":[
      "~arbitrysong|arbitrysong>io_in_1_valid",
      "~arbitrysong|arbitrysong>io_in_0_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~arbitrysong|arbitrysong>io_in_1_ready",
    "sources":[
      "~arbitrysong|arbitrysong>io_out_ready",
      "~arbitrysong|arbitrysong>io_in_0_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~arbitrysong|arbitrysong>io_in_0_ready",
    "sources":[
      "~arbitrysong|arbitrysong>io_out_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~arbitrysong|arbitrysong>io_out_bits",
    "sources":[
      "~arbitrysong|arbitrysong>io_in_0_valid",
      "~arbitrysong|arbitrysong>io_in_0_bits",
      "~arbitrysong|arbitrysong>io_in_1_bits"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]