Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  5 23:57:38 2024
| Host         : Shonk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Real_Time_Video_Filter_wrapper_timing_summary_routed.rpt -pb Real_Time_Video_Filter_wrapper_timing_summary_routed.pb -rpx Real_Time_Video_Filter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Real_Time_Video_Filter_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (328)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (23)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (328)
--------------------------
 There are 328 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.728        0.000                      0                 8097        0.041        0.000                      0                 8073        3.000        0.000                       0                  3521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                            ------------       ----------      --------------
Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   {0.000 20.000}     40.000          25.000          
  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0   {0.000 10.000}     20.000          50.000          
  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        2.728        0.000                      0                 7330        0.041        0.000                      0                 7330        3.750        0.000                       0                  3251  
  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0        33.363        0.000                      0                  341        0.122        0.000                      0                  341       19.020        0.000                       0                   180  
  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0        13.040        0.000                      0                  211        0.093        0.000                      0                  211        9.500        0.000                       0                    85  
  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                                         7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        5.553        0.000                      0                   61        0.169        0.000                      0                   49  
clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0         8.738        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0        6.798        0.000                      0                  135        0.429        0.000                      0                  135  
**async_default**                              clk_out25_Real_Time_Video_Filter_clk_wiz_0_0   clk_out25_Real_Time_Video_Filter_clk_wiz_0_0        37.060        0.000                      0                   52        0.413        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
  To Clock:  Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.920ns (14.197%)  route 5.560ns (85.803%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.973     8.233    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.618    11.621    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.150    11.770    
                         clock uncertainty           -0.074    11.696    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.735    10.961    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.920ns (14.430%)  route 5.455ns (85.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.868     8.128    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.618    11.621    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.150    11.770    
                         clock uncertainty           -0.074    11.696    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.735    10.961    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.920ns (14.430%)  route 5.455ns (85.570%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.868     8.128    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.618    11.621    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.150    11.770    
                         clock uncertainty           -0.074    11.696    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.735    10.961    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.920ns (14.652%)  route 5.359ns (85.348%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.772     8.032    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.618    11.621    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y18         RAMB18E1                                     r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.150    11.770    
                         clock uncertainty           -0.074    11.696    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.735    10.961    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.371ns (20.068%)  route 5.461ns (79.932%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.570     7.830    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_pf
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.327     8.157 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_2/O
                         net (fo=1, routed)           0.304     8.461    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_2_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.124     8.585 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     8.585    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.575    11.578    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X21Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.074    11.619    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.029    11.648    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 1.371ns (20.084%)  route 5.455ns (79.916%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.435     7.695    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/ram_wr_en_pf
    SLICE_X23Y44         LUT6 (Prop_lut6_I3_O)        0.327     8.022 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_2__0/O
                         net (fo=1, routed)           0.433     8.455    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_2__0_n_0
    SLICE_X23Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.579 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.579    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X23Y44         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.575    11.578    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X23Y44         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.153    11.731    
                         clock uncertainty           -0.074    11.657    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.029    11.686    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.642ns (10.344%)  route 5.564ns (89.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.636     1.639    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X42Y73         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=43, routed)          2.068     4.225    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X41Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.349 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=160, routed)         3.496     7.845    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stream_rst
    SLICE_X20Y44         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.576    11.579    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y44         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.074    11.505    
    SLICE_X20Y44         FDRE (Setup_fdre_C_R)       -0.524    10.981    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.920ns (14.584%)  route 5.388ns (85.416%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.801     8.061    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_pf
    SLICE_X24Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.568    11.571    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X24Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.115    11.686    
                         clock uncertainty           -0.074    11.612    
    SLICE_X24Y42         FDRE (Setup_fdre_C_CE)      -0.408    11.204    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.920ns (14.584%)  route 5.388ns (85.416%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.801     8.061    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_pf
    SLICE_X24Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.568    11.571    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X24Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
                         clock pessimism              0.115    11.686    
                         clock uncertainty           -0.074    11.612    
    SLICE_X24Y42         FDRE (Setup_fdre_C_CE)      -0.408    11.204    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.920ns (14.584%)  route 5.388ns (85.416%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.750     1.753    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y44         FDSE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDSE (Prop_fdse_C_Q)         0.518     2.271 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=5, routed)           1.838     4.109    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.124     4.233 f  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[31]_i_3/O
                         net (fo=7, routed)           0.577     4.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.934 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_5/O
                         net (fo=27, routed)          2.173     7.106    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.154     7.260 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=24, routed)          0.801     8.061    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/ram_wr_en_pf
    SLICE_X24Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.568    11.571    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X24Y42         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.115    11.686    
                         clock uncertainty           -0.074    11.612    
    SLICE_X24Y42         FDRE (Setup_fdre_C_CE)      -0.408    11.204    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  3.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.552     0.554    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y67         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/Q
                         net (fo=1, routed)           0.115     0.810    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[10]
    SLICE_X42Y67         SRL16E                                       r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.818     0.820    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y67         SRL16E                                       r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X42Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.769    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.303%)  route 0.163ns (39.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.552     0.554    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     0.702 r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.163     0.864    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/scndry_vect_out[7]
    SLICE_X49Y90         LUT2 (Prop_lut2_I0_O)        0.099     0.963 r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.963    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/gpio2_data_in_xor[0]
    SLICE_X49Y90         FDRE                                         r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.825     0.827    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.092     0.914    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.894%)  route 0.210ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y98         FDRE                                         r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.210     0.894    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_i_d2[7]
    SLICE_X48Y93         FDRE                                         r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.826     0.828    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.019     0.842    Real_Time_Video_Filter_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.552     0.554    Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X32Y69         FDRE                                         r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[32]/Q
                         net (fo=1, routed)           0.113     0.831    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X34Y68         SRL16E                                       r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.818     0.820    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y68         SRL16E                                       r  Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X34Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.769    Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.589     0.591    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y48         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.207     0.939    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.858     0.860    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.867    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.589     0.591    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y48         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.207     0.939    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.858     0.860    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.867    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.589     0.591    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y48         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.207     0.939    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.858     0.860    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.867    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.589     0.591    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y48         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.207     0.939    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.858     0.860    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.867    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.589     0.591    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y48         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.207     0.939    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.858     0.860    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.867    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.506%)  route 0.207ns (59.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.589     0.591    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y48         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.207     0.939    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.858     0.860    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X26Y48         RAMD32                                       r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.867    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X2Y9      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y7      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X2Y8      Real_Time_Video_Filter_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y48     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y59     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y48     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y47     Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y58     Real_Time_Video_Filter_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_9/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.363ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.092ns (17.841%)  route 5.029ns (82.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.479     7.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.483    41.486    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C
                         clock pessimism              0.114    41.600    
                         clock uncertainty           -0.095    41.505    
    SLICE_X34Y54         FDCE (Setup_fdce_C_CE)      -0.371    41.134    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.363ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.092ns (17.841%)  route 5.029ns (82.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.479     7.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.483    41.486    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism              0.114    41.600    
                         clock uncertainty           -0.095    41.505    
    SLICE_X34Y54         FDCE (Setup_fdce_C_CE)      -0.371    41.134    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.363ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.092ns (17.841%)  route 5.029ns (82.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.479     7.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.483    41.486    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/C
                         clock pessimism              0.114    41.600    
                         clock uncertainty           -0.095    41.505    
    SLICE_X34Y54         FDCE (Setup_fdce_C_CE)      -0.371    41.134    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.363ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.092ns (17.841%)  route 5.029ns (82.159%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.479     7.772    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.483    41.486    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
                         clock pessimism              0.114    41.600    
                         clock uncertainty           -0.095    41.505    
    SLICE_X34Y54         FDCE (Setup_fdce_C_CE)      -0.371    41.134    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         41.134    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 1.418ns (23.545%)  route 4.605ns (76.455%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 41.528 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.081     5.767    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.358     6.125 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.469     6.594    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    SLICE_X36Y58         LUT2 (Prop_lut2_I1_O)        0.328     6.922 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_12/O
                         net (fo=1, routed)           0.751     7.674    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_7
    RAMB36_X2Y10         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.525    41.528    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y10         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.114    41.642    
                         clock uncertainty           -0.095    41.548    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.105    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.105    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.523ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.092ns (18.322%)  route 4.868ns (81.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.318     7.611    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.371    41.133    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 33.523    

Slack (MET) :             33.523ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.092ns (18.322%)  route 4.868ns (81.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.318     7.611    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.371    41.133    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[11]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 33.523    

Slack (MET) :             33.523ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.092ns (18.322%)  route 4.868ns (81.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.318     7.611    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.371    41.133    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[8]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 33.523    

Slack (MET) :             33.523ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.092ns (18.322%)  route 4.868ns (81.678%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.318     7.611    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y55         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y55         FDCE (Setup_fdce_C_CE)      -0.371    41.133    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[9]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 33.523    

Slack (MET) :             33.536ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.092ns (18.362%)  route 4.855ns (81.638%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.648     1.651    Real_Time_Video_Filter_i/vga_controller_0/U0/pixel_clk
    SLICE_X37Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     2.107 f  Real_Time_Video_Filter_i/vga_controller_0/U0/h_count_reg[7]/Q
                         net (fo=20, routed)          1.294     3.401    Real_Time_Video_Filter_i/vga_controller_0/U0/h_count[7]
    SLICE_X36Y68         LUT3 (Prop_lut3_I1_O)        0.124     3.525 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2/O
                         net (fo=1, routed)           1.010     4.534    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_2_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.152     4.686 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo_i_1/O
                         net (fo=12, routed)          1.246     5.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X37Y58         LUT4 (Prop_lut4_I1_O)        0.360     6.292 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN_FWFT/O
                         net (fo=40, routed)          1.305     7.598    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_rd_en
    SLICE_X32Y53         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y53         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y53         FDCE (Setup_fdce_C_CE)      -0.371    41.133    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 33.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.075     0.637    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.561     0.563    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.760    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X35Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.828     0.830    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.075     0.638    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.558     0.560    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.757    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.075     0.635    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.558     0.560    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.757    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.075     0.635    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.759    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.827     0.829    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.071     0.633    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.558     0.560    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.757    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.071     0.631    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.558     0.560    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.757    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.826     0.828    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.071     0.631    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.508%)  route 0.235ns (62.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/Q
                         net (fo=8, routed)           0.235     0.938    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[10]
    RAMB36_X2Y10         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.870     0.872    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y10         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.621    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.804    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.566%)  route 0.255ns (64.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/Q
                         net (fo=7, routed)           0.255     0.958    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[1]
    RAMB36_X2Y11         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.869     0.871    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y11         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.820    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.874%)  route 0.252ns (64.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.560     0.562    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/Q
                         net (fo=8, routed)           0.252     0.955    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[10]
    RAMB36_X2Y11         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.869     0.871    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y11         RAMB36E1                                     r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.620    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.803    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X26Y74     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X26Y74     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56     Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X26Y74     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X26Y74     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y75     Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out50_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.826ns (44.941%)  route 3.462ns (55.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.778     7.157    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.803     8.084    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.577    21.580    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
                         clock pessimism              0.151    21.731    
                         clock uncertainty           -0.084    21.647    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    21.123    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         21.123    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.826ns (44.941%)  route 3.462ns (55.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.778     7.157    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.803     8.084    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.577    21.580    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
                         clock pessimism              0.151    21.731    
                         clock uncertainty           -0.084    21.647    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    21.123    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         21.123    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.826ns (44.941%)  route 3.462ns (55.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.778     7.157    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.803     8.084    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.577    21.580    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism              0.151    21.731    
                         clock uncertainty           -0.084    21.647    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    21.123    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         21.123    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.826ns (44.941%)  route 3.462ns (55.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 21.580 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.778     7.157    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.281 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.803     8.084    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.577    21.580    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y45          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.151    21.731    
                         clock uncertainty           -0.084    21.647    
    SLICE_X8Y45          FDSE (Setup_fdse_C_S)       -0.524    21.123    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         21.123    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.826ns (42.817%)  route 3.774ns (57.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.768     7.147    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.125     8.396    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    21.437    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.437    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.826ns (42.817%)  route 3.774ns (57.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.768     7.147    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.125     8.396    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    21.437    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.437    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.826ns (42.817%)  route 3.774ns (57.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.768     7.147    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.125     8.396    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    21.437    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.437    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.826ns (42.817%)  route 3.774ns (57.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.768     7.147    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.125     8.396    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    21.437    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.437    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.826ns (42.817%)  route 3.774ns (57.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.768     7.147    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.125     8.396    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    21.437    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         21.437    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@20.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.826ns (42.817%)  route 3.774ns (57.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.792     1.795    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.249 f  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.212     5.462    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[12]
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124     5.586 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3/O
                         net (fo=2, routed)           0.669     6.254    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_3_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.378 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.768     7.147    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.271 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.125     8.396    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    18.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    19.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          1.572    21.575    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y36          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]/C
                         clock pessimism              0.151    21.726    
                         clock uncertainty           -0.084    21.642    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    21.437    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.437    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 13.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.740%)  route 0.172ns (51.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y35          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=5, routed)           0.172     0.928    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.903     0.905    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.835    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.591     0.593    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y37          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112     0.846    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X9Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.861     0.863    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.070     0.680    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.592     0.594    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.138     0.873    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[21]
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.049     0.922 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000     0.922    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[22]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.861     0.863    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131     0.738    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.159%)  route 0.266ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y34          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.266     1.021    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.903     0.905    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.835    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.594     0.596    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y44          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDSE (Prop_fdse_C_Q)         0.164     0.760 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.093     0.853    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[10]
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.045     0.898 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.898    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[11]_i_1_n_0
    SLICE_X9Y44          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.863     0.865    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y44          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X9Y44          FDSE (Hold_fdse_C_D)         0.091     0.700    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.072%)  route 0.278ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y35          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=3, routed)           0.278     1.034    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[5]
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.903     0.905    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.835    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.592     0.594    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.116     0.874    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X9Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.861     0.863    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y38          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.066     0.673    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/sioc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.564%)  route 0.161ns (46.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.593     0.595    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X9Y41          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/Q
                         net (fo=3, routed)           0.161     0.897    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[0]
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/sioc_i_1/O
                         net (fo=1, routed)           0.000     0.942    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/sioc_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/sioc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.862     0.864    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y42          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/sioc_reg/C
                         clock pessimism             -0.253     0.611    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120     0.731    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/sioc_reg
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.018%)  route 0.291ns (63.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.590     0.592    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X8Y35          FDRE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[1]/Q
                         net (fo=7, routed)           0.291     1.047    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[1]
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.903     0.905    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y14         RAMB18E1                                     r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.652    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.835    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by clk_out50_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.594     0.596    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y44          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDSE (Prop_fdse_C_Q)         0.148     0.744 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/Q
                         net (fo=1, routed)           0.093     0.836    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[26]
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.099     0.935 r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[27]_i_1/O
                         net (fo=1, routed)           0.000     0.935    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[27]_i_1_n_0
    SLICE_X8Y44          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out50_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=83, routed)          0.863     0.865    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X8Y44          FDSE                                         r  Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X8Y44          FDSE (Hold_fdse_C_D)         0.121     0.717    Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out50_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y14     Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y41      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y44      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y44      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y41      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y44      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y44      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X8Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y45      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y41      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y42      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y42      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y37      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y38      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y37      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y37      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y37      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y37      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y37      Real_Time_Video_Filter_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clkfbout_Real_Time_Video_Filter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Real_Time_Video_Filter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    Real_Time_Video_Filter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_Time_Video_Filter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.254%)  route 2.782ns (82.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.856     2.997    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.121 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.926     5.047    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.509    11.512    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]/C
                         clock pessimism             -0.174    11.338    
                         clock uncertainty           -0.215    11.123    
    SLICE_X26Y73         FDRE (Setup_fdre_C_R)       -0.524    10.599    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.580ns (17.254%)  route 2.782ns (82.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.856     2.997    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.121 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.926     5.047    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.509    11.512    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y73         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]/C
                         clock pessimism             -0.174    11.338    
                         clock uncertainty           -0.215    11.123    
    SLICE_X26Y73         FDRE (Setup_fdre_C_R)       -0.524    10.599    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.580ns (17.995%)  route 2.643ns (82.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.856     2.997    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.121 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.787     4.908    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDRE (Setup_fdre_C_R)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.580ns (17.995%)  route 2.643ns (82.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.856     2.997    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.121 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.787     4.908    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDRE (Setup_fdre_C_R)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.580ns (17.995%)  route 2.643ns (82.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.856     2.997    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.121 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.787     4.908    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDSE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDSE (Setup_fdse_C_S)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.580ns (17.995%)  route 2.643ns (82.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.856     2.997    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.124     3.121 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          1.787     4.908    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.510    11.513    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X26Y72         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]/C
                         clock pessimism             -0.174    11.339    
                         clock uncertainty           -0.215    11.124    
    SLICE_X26Y72         FDRE (Setup_fdre_C_R)       -0.524    10.600    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.580ns (15.468%)  route 3.170ns (84.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.170     5.311    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X36Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     5.435    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_1
    SLICE_X36Y97         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.483    11.486    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y97         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                         clock pessimism             -0.174    11.312    
                         clock uncertainty           -0.215    11.097    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.077    11.174    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         11.174    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.580ns (15.476%)  route 3.168ns (84.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.168     5.309    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aresetn
    SLICE_X36Y97         LUT1 (Prop_lut1_I0_O)        0.124     5.433 r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     5.433    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.483    11.486    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X36Y97         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                         clock pessimism             -0.174    11.312    
                         clock uncertainty           -0.215    11.097    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.081    11.178    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.456ns (12.682%)  route 3.140ns (87.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.140     5.281    Real_Time_Video_Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X43Y99         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.483    11.486    Real_Time_Video_Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X43Y99         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.174    11.312    
                         clock uncertainty           -0.215    11.097    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)       -0.062    11.035    Real_Time_Video_Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.456ns (12.584%)  route 3.168ns (87.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.682     1.685    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     2.141 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.168     5.309    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X36Y97         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.483    11.486    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y97         FDRE                                         r  Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism             -0.174    11.312    
                         clock uncertainty           -0.215    11.097    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.016    11.081    Real_Time_Video_Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  5.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.172%)  route 0.525ns (73.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.399     1.106    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.151 r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_i_1/O
                         net (fo=1, routed)           0.126     1.277    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.839     0.841    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg/C
                         clock pessimism              0.050     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.003     1.109    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_rready_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.187ns (22.893%)  route 0.630ns (77.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.630     1.338    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.046     1.384 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.384    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.840     0.842    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.050     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.107     1.214    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.192ns (26.033%)  route 0.546ns (73.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.429     1.137    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y65         LUT3 (Prop_lut3_I1_O)        0.051     1.188 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rready_i_1/O
                         net (fo=1, routed)           0.116     1.304    Real_Time_Video_Filter_i/vga_controller_0/U0/rready_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.840     0.842    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rready_reg/C
                         clock pessimism              0.050     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.013     1.120    Real_Time_Video_Filter_i/vga_controller_0/U0/rready_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.798%)  route 0.630ns (77.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.630     1.338    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.383 r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_i_1/O
                         net (fo=1, routed)           0.000     1.383    Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.840     0.842    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg/C
                         clock pessimism              0.050     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.091     1.198    Real_Time_Video_Filter_i/vga_controller_0/U0/ARVALID_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.536%)  route 0.572ns (75.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.355     1.062    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.107 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          0.217     1.325    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X29Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X29Y68         FDRE (Hold_fdre_C_R)        -0.018     1.086    Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.536%)  route 0.572ns (75.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.355     1.062    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.107 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          0.217     1.325    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X29Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X29Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[12]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X29Y68         FDRE (Hold_fdre_C_R)        -0.018     1.086    Real_Time_Video_Filter_i/vga_controller_0/U0/current_base_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.396%)  route 0.576ns (75.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.355     1.062    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.107 r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=35, routed)          0.222     1.329    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X28Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.837     0.839    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y68         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X28Y68         FDRE (Hold_fdre_C_R)        -0.018     1.086    Real_Time_Video_Filter_i/vga_controller_0/U0/rd_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.185ns (19.126%)  route 0.782ns (80.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.782     1.490    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.044     1.534 r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.534    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state[2]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.840     0.842    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X29Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.050     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.107     1.214    Real_Time_Video_Filter_i/vga_controller_0/U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.230%)  route 0.781ns (80.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.781     1.489    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.534 r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_i_1/O
                         net (fo=1, routed)           0.000     1.534    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.840     0.842    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y65         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg/C
                         clock pessimism              0.050     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.104     1.211    Real_Time_Video_Filter_i/vga_controller_0/U0/flush_done_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.184ns (21.262%)  route 0.681ns (78.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.565     0.567    Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y75         FDRE                                         r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  Real_Time_Video_Filter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.502     1.210    Real_Time_Video_Filter_i/vga_controller_0/U0/rstn
    SLICE_X28Y66         LUT4 (Prop_lut4_I3_O)        0.043     1.253 r  Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_i_1/O
                         net (fo=1, routed)           0.179     1.432    Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.839     0.841    Real_Time_Video_Filter_i/vga_controller_0/U0/clk
    SLICE_X28Y66         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg/C
                         clock pessimism              0.050     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.001     1.107    Real_Time_Video_Filter_i/vga_controller_0/U0/wr_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.325    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.738ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.121%)  route 0.625ns (59.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.625     1.044    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X38Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.218     9.782    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.336%)  route 0.620ns (59.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.620     1.039    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X36Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.218     9.782    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                  8.743    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.700%)  route 0.612ns (57.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.612     1.068    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)       -0.095     9.905    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.870    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.270     9.730    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.789%)  route 0.440ns (51.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.440     0.859    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)       -0.267     9.733    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.924%)  route 0.437ns (51.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.437     0.856    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X33Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)       -0.266     9.734    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.883ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.446%)  route 0.618ns (57.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.618     1.074    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X36Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.043     9.957    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.883    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.934%)  route 0.474ns (53.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.893    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y52         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.219     9.781    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.954ns  (logic 0.456ns (47.781%)  route 0.498ns (52.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.498     0.954    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X37Y54         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)       -0.093     9.907    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.975ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.944%)  route 0.476ns (51.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52                                      0.000     0.000 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.476     0.932    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X37Y53         FDRE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)       -0.093     9.907    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  8.975    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out100_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.162%)  route 2.161ns (78.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.667     1.670    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.101     3.227    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.351 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.060     4.411    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y46         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.492    11.495    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y46         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.361    11.209    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.162%)  route 2.161ns (78.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.667     1.670    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.101     3.227    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.351 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.060     4.411    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y46         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.492    11.495    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y46         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X32Y46         FDPE (Recov_fdpe_C_PRE)     -0.361    11.209    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.162%)  route 2.161ns (78.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.667     1.670    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.101     3.227    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.351 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.060     4.411    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y46         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.492    11.495    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y46         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.361    11.209    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.162%)  route 2.161ns (78.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.667     1.670    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.101     3.227    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.351 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.060     4.411    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y46         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.492    11.495    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y46         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.319    11.251    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.580ns (21.162%)  route 2.161ns (78.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.667     1.670    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.101     3.227    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124     3.351 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.060     4.411    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y46         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.492    11.495    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y46         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.074    11.570    
    SLICE_X32Y46         FDCE (Recov_fdce_C_CLR)     -0.319    11.251    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.718ns (28.147%)  route 1.833ns (71.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.699     1.702    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDPE (Prop_fdpe_C_Q)         0.419     2.121 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.966     3.087    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.386 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.253    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y49         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.569    11.572    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.718ns (28.147%)  route 1.833ns (71.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.699     1.702    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDPE (Prop_fdpe_C_Q)         0.419     2.121 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.966     3.087    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.386 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.253    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y49         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.569    11.572    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.718ns (28.147%)  route 1.833ns (71.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.699     1.702    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDPE (Prop_fdpe_C_Q)         0.419     2.121 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.966     3.087    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.386 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.253    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y49         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.569    11.572    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.718ns (28.147%)  route 1.833ns (71.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.699     1.702    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDPE (Prop_fdpe_C_Q)         0.419     2.121 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.966     3.087    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.386 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.253    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y49         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.569    11.572    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y49         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X28Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@10.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.718ns (28.195%)  route 1.829ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.699     1.702    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y50         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDPE (Prop_fdpe_C_Q)         0.419     2.121 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.966     3.087    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y47         LUT3 (Prop_lut3_I2_O)        0.299     3.386 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.862     4.249    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y49         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        1.569    11.572    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y49         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X29Y49         FDCE (Recov_fdce_C_CLR)     -0.405    11.093    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.093    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  6.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.342%)  route 0.214ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.721 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.214     0.935    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y64         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.822     0.824    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y64         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]/C
                         clock pessimism             -0.251     0.573    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.506    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.342%)  route 0.214ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.721 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.214     0.935    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y64         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.822     0.824    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y64         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                         clock pessimism             -0.251     0.573    
    SLICE_X32Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.506    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.563     0.565    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.261     0.966    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.011 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.203    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y51         FDCE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y51         FDCE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.000     0.830    
    SLICE_X34Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.763    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.925%)  route 0.218ns (57.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.721 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.218     0.939    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y65         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.821     0.823    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y65         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X35Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.497    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.925%)  route 0.218ns (57.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.721 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.218     0.939    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y65         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.821     0.823    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y65         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[9]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X35Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.497    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.925%)  route 0.218ns (57.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.721 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.218     0.939    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y65         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.821     0.823    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y65         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X35Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.497    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]/CLR
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.925%)  route 0.218ns (57.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.555     0.557    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y66         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDPE (Prop_fdpe_C_Q)         0.164     0.721 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.218     0.939    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y65         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.821     0.823    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y65         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]/C
                         clock pessimism             -0.234     0.589    
    SLICE_X35Y65         FDCE (Remov_fdce_C_CLR)     -0.092     0.497    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.563     0.565    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.261     0.966    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.011 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.203    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y51         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y51         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.000     0.830    
    SLICE_X34Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.759    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.563     0.565    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.261     0.966    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.011 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.203    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y51         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y51         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.000     0.830    
    SLICE_X34Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.759    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.138%)  route 0.452ns (70.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.563     0.565    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49         FDRE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.261     0.966    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X34Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.011 f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.203    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y51         FDPE                                         f  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out100_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3252, routed)        0.828     0.830    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y51         FDPE                                         r  Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.000     0.830    
    SLICE_X34Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.759    Real_Time_Video_Filter_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
  To Clock:  clk_out25_Real_Time_Video_Filter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.060ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X33Y54         FDCE (Recov_fdce_C_CLR)     -0.405    41.099    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.060    

Slack (MET) :             37.060ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X33Y54         FDCE (Recov_fdce_C_CLR)     -0.405    41.099    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.060    

Slack (MET) :             37.060ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X33Y54         FDCE (Recov_fdce_C_CLR)     -0.405    41.099    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.060    

Slack (MET) :             37.060ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X33Y54         FDCE (Recov_fdce_C_CLR)     -0.405    41.099    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.060    

Slack (MET) :             37.060ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X33Y54         FDCE (Recov_fdce_C_CLR)     -0.405    41.099    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.060    

Slack (MET) :             37.060ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X33Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X33Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X33Y54         FDCE (Recov_fdce_C_CLR)     -0.405    41.099    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         41.099    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.060    

Slack (MET) :             37.146ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X32Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y54         FDCE (Recov_fdce_C_CLR)     -0.319    41.185    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.146    

Slack (MET) :             37.146ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X32Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y54         FDCE (Recov_fdce_C_CLR)     -0.319    41.185    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.146    

Slack (MET) :             37.146ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X32Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y54         FDCE (Recov_fdce_C_CLR)     -0.319    41.185    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.146    

Slack (MET) :             37.146ns  (required time - arrival time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@40.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.652     1.655    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.456     2.111 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.929     4.040    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X32Y54         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.612    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425    38.187 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    39.912    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         1.482    41.485    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y54         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/C
                         clock pessimism              0.114    41.599    
                         clock uncertainty           -0.095    41.504    
    SLICE_X32Y54         FDCE (Recov_fdce_C_CLR)     -0.319    41.185    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                 37.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.197     0.895    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.197     0.895    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.197     0.895    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y59         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y59         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y59         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.197     0.895    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y59         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     0.480    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.197     0.895    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y59         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     0.480    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.197     0.895    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y59         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y59         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     0.480    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDPE (Prop_fdpe_C_Q)         0.148     0.706 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165     0.871    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y61         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X37Y61         FDCE (Remov_fdce_C_CLR)     -0.145     0.429    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDPE (Prop_fdpe_C_Q)         0.148     0.706 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165     0.871    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y61         FDCE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDCE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X37Y61         FDCE (Remov_fdce_C_CLR)     -0.145     0.429    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDPE (Prop_fdpe_C_Q)         0.148     0.706 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165     0.871    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y61         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.824     0.826    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.252     0.574    
    SLICE_X37Y61         FDPE (Remov_fdpe_C_PRE)     -0.148     0.426    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns - clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.508%)  route 0.306ns (68.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.556     0.558    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y61         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.306     1.005    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y58         FDPE                                         f  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_Real_Time_Video_Filter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Real_Time_Video_Filter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    Real_Time_Video_Filter_i/clk_wiz_0/inst/clk_out25_Real_Time_Video_Filter_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Real_Time_Video_Filter_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=178, routed)         0.825     0.827    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X37Y58         FDPE                                         r  Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.575    
    SLICE_X37Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     0.480    Real_Time_Video_Filter_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.525    





