<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Multi-Core_Semantics_on_Simulator by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:00:19 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Multi-Core Semantics on Simulator - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Multi-Core_Semantics_on_Simulator","wgTitle":"Multi-Core Semantics on Simulator","wgCurRevisionId":39835,"wgRevisionId":39835,"wgArticleId":2616,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Simulation","Code Composer Studio v4"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Multi-Core_Semantics_on_Simulator","wgRelevantArticleId":2616,"wgRequestId":"33c7e78173a91f961ea29923","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Multi-Core_Semantics_on_Simulator rootpage-Multi-Core_Semantics_on_Simulator skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Multi-Core Semantics on Simulator</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Multi_Core_Semantics_on_Simulator"><span class="tocnumber">1</span> <span class="toctext">Multi Core Semantics on Simulator</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Debugger_Commands_and_Properties"><span class="tocnumber">1.1</span> <span class="toctext">Debugger Commands and Properties</span></a>
<ul>
<li class="toclevel-3 tocsection-3"><a href="#Debugger_Commands"><span class="tocnumber">1.1.1</span> <span class="toctext">Debugger Commands</span></a></li>
<li class="toclevel-3 tocsection-4"><a href="#Debugger_Execution_Modes"><span class="tocnumber">1.1.2</span> <span class="toctext">Debugger Execution Modes</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#Debugger_Properties"><span class="tocnumber">1.1.3</span> <span class="toctext">Debugger Properties</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-6"><a href="#Simulator_Semantics"><span class="tocnumber">1.2</span> <span class="toctext">Simulator Semantics</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Multi-core_debugging_FAQs"><span class="tocnumber">1.3</span> <span class="toctext">Multi-core debugging FAQs</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Multi_Core_Semantics_on_Simulator">Multi Core Semantics on Simulator</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=1" title="Edit section: Multi Core Semantics on Simulator">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>&#160; 
</p><p>The Code composer studio v4 supports s number of multi-core simulator configuration. TCI6487, C6472 are to name a few. 
</p><p>For a multi-core simulator configuration, the CCS v4 IDE provides an per-core view to the user. A per-core view contains the disassembly window, register-window, memory window etc. 
</p><p>This document helps user to understand few multi-core related semantics and the simulator behavior in the presence of them. this document contains the following 3 sections. 
</p>
<ol><li>Debugger commands and properties</li>
<li>Simulator semantics</li>
<li>FAQ</li></ol>
<hr />
<p>&#160; 
</p>
<h3><span class="mw-headline" id="Debugger_Commands_and_Properties">Debugger Commands and Properties</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=2" title="Edit section: Debugger Commands and Properties">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Debugger_Commands">Debugger Commands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=3" title="Edit section: Debugger Commands">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Code composer Studio IDE provides the following commands to control the simulation execution. 
</p>
<ol><li>Target Run</li>
<li>Target Halt</li></ol>
<p><u><b>Target Run</b></u>: The simulator starts executing the loaded program when this command is issued. The simulator will continue executing the loaded program until one of the following occurs a) User issues a 'Target Halt' command b) The loaded program reached the end of execution c) The simulator encounter an Instruction breakpoint supplied by the user. The Target Run command is, typically, issued to a CPU core. In single-core configuration, the target run is issued to the only core. In multi-core configuration, the target run can be issued to a particular core, or a selected set of cores or to all the cores. 
</p><p><u><b>Target Halt</b></u>: The simulator stops executing the loaded program when this command is issued. The simulator should be 'running' for the user to issue a 'Target Halt' command. The Target halt command is, typically, issued to a CPU core. In single-core configuration, the target halt is issued to the only core. In multi-core configuration, the target halt can be issued to a particular core, or a selected set of cores or to all the cores. 
</p>
<h4><span class="mw-headline" id="Debugger_Execution_Modes">Debugger Execution Modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=4" title="Edit section: Debugger Execution Modes">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>For a multi-core simulator configuration, user may choose to run all or few of the cores together. Based on the user selection, the IDE supports the following execution modes 
</p>
<ol><li>Synchronous Execution Mode</li>
<li>Asynchronous Execution Mode</li></ol>
<p><u><b>Synchronous Execution Mode</b></u>: In Synchronous execution mode, all the CPU core's in the multi-core simulator configuration are run in a lock-step fashion. In Code composer studio v4, the Synchronous execution run can be done in 2 ways 
</p>
<ol><li>Enable the 'Synchronous mode execution enable' property and issue a debugger run command</li>
<li>Select <b>all</b> the cores in the system and issue a debugger run command</li></ol>
<p><u><b>Asynchronous Execution Mode</b></u> In asynchronous execution mode, the user chosen cores (one or more, but not all) CPU cores in the multi-core simulator configuration are run in a lock-step fashion. In Code composer studio v4, the asynchronous execution run can be done in the following way 
</p>
<ol><li>Select the desired cores in the system and issue a debugger run command. The 'Synchronous mode execution enable' property should be disabled in asynchronous execution mode.</li></ol>
<p><br />
</p>
<h4><span class="mw-headline" id="Debugger_Properties">Debugger Properties</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=5" title="Edit section: Debugger Properties">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>User can set the following properties in the Code composer Studio IDE to control the simulation execution 
</p>
<ol><li>Global Breakpoint Enable</li>
<li>Synchronous Mode Execution Enable</li></ol>
<p><u><b>Global Breakpoint Enable</b></u>: Global-breakpoint enable is a property selected by the user to convey the fact that all the ‘running core’ will halt when one of them halts. A running core might halt as a result of occurrence of one of the following a) User issues a 'Target Halt' command b) The loaded program reached the end of execution c) The simulator encounter an Instruction breakpoint supplied by the user d) an error occurred in the simulation 
</p><p><u><b>Synchronous Mode Execution Enable</b></u> 'Synchronous mode execution enable' is a property selected by the user to convey the fact that any Debugger Execution commands are to be treated as synchronous mode execution. 
</p><p><br />The following picture highlights the Debugger commands (Run, Halt) and properties (Enable Global breakpoint, Enable Synchronous mode) as seen in the Code Composer Studio v4 
</p><p><a href="File_DebuggerSnapshot.html" class="image"><img alt="DebuggerSnapshot.JPG" src="https://processors.wiki.ti.com/images/9/98/DebuggerSnapshot.JPG" width="937" height="393" /></a> 
</p><p><b>Note:</b> For more detail on multi-core debugger check the wiki <a href="http://software-dl.ti.com/ccs/esd/documents/ccs_multi-core-debug.html" title="Multi-Core Debug with CCS">link</a> 
</p>
<hr />
<h3><span class="mw-headline" id="Simulator_Semantics">Simulator Semantics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=6" title="Edit section: Simulator Semantics">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>TBD
<br />
</p>
<hr />
<h3><span class="mw-headline" id="Multi-core_debugging_FAQs">Multi-core debugging FAQs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;section=7" title="Edit section: Multi-core debugging FAQs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ol><li>Q: The CPU code misses few interrupts when there are <code>printf</code> statements in the ISR. The CPU code recieves all the interrupts if the printf are removed.</li></ol>
<dl><dd><dl><dd>The CCS v4 IDE applies implicit-breakpoints (to a label <code>C$$IO$$</code>, that is defined in the C6X RTS Library) to handle breakpoints. These implicit breakpoints are hit when <code>printf/scanf/fprintf/fscanf</code> functions are executed. The IDE does a host of memory reads/writes on detecting the implicit breakpoint being hit,&#160;<b>without</b> user knowing it. During these operations, the concerned CPU is put in halt-state whereas the other CPU’s and the rest of the system continue to get clocked. This pattern of one CPU halted and others running leads to missed interrupts, when the interrupts are sent to the halted-CPU. Hence you notice that few interrupts to the CPU’s are missed and the test case fails.</dd>
<dd>This observation is true in the case of the emulator as well. In-fact the observation may me more pronounced in the case of emulator, because the ratio of emulator speed to IDE’s breakpoint handling operation is the higher in the case of emulator.</dd>
<dd>The recommendation is to avoid <code>printf/scanf/fprintf/fscanf</code> kind of statements during interrupt-sensitive part of your code. You could book-keep the status and print them at the end of your program, instead of printing them in the interrupt-sensitive part of your code.</dd>
<dd>Please change your application to handle this accordingly.</dd></dl></dd></dl>
<ol><li>Q:The CPU cores do not halt at the same PC&#160;even though&#160;the same program is loaded on all cores and a break point is applied on one core with global break points enabled on all cores.&#160;</li></ol>
<p>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; The simulator synchronizes all the cores at a fixed quantum of few 10s of instruction cycles. The core that hits the break point would correctly halt at expected PC&#160;while the other running cores would come to halt at their respective quantum boundaries. Hence we see this skew that other cores do not halt at the exact same PC&#160;or cycles. The skew as mentioned would be in the range of few 10s of CPU&#160;cycles.
</p><p>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;
</p>
<hr />

<!-- 
NewPP limit report
Cached time: 20201130232741
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.042 seconds
Real time usage: 0.044 seconds
Preprocessor visited node count: 26/1000000
Preprocessor generated node count: 32/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:2616-0!canonical and timestamp 20201130232741 and revision id 39835
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Multi-Core Semantics on Simulator</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Multi-Core Semantics on Simulator</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Multi-Core Semantics on Simulator</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;oldid=39835">https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;oldid=39835</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_Simulation.html" title="Category:Simulation">Simulation</a></li><li><a href="Category_Code_Composer_Studio_v4.html" title="Category:Code Composer Studio v4">Code Composer Studio v4</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Multi-Core+Semantics+on+Simulator" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Multi-Core_Semantics_on_Simulator.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Multi-Core_Semantics_on_Simulator&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Multi-Core_Semantics_on_Simulator.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Multi-Core_Semantics_on_Simulator.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Multi-Core_Semantics_on_Simulator.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;oldid=39835" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Multi-Core_Semantics_on_Simulator&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 16 August 2010, at 03:15.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.042","walltime":"0.044","ppvisitednodes":{"value":26,"limit":1000000},"ppgeneratednodes":{"value":32,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130232741","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":223});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Multi-Core_Semantics_on_Simulator by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:00:23 GMT -->
</html>
