Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 30 23:39:23 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.483        0.000                      0                   34        0.276        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.483        0.000                      0                   34        0.276        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.977ns (56.706%)  route 1.509ns (43.294%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.660     6.165    clk_div_inst/counter[1]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.977 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.977    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.417 r  clk_div_inst/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.849     8.266    clk_div_inst/data0[10]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.306     8.572 r  clk_div_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.572    clk_div_inst/counter_0[10]
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.029    15.055    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.860ns (55.202%)  route 1.509ns (44.798%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.660     6.165    clk_div_inst/counter[1]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.977 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.977    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.300 r  clk_div_inst/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.849     8.149    clk_div_inst/data0[6]
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.306     8.455 r  clk_div_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.455    clk_div_inst/counter_0[6]
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.029    15.055    clk_div_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 2.005ns (59.076%)  route 1.389ns (40.924%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.660     6.165    clk_div_inst/counter[1]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.977 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.977    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  clk_div_inst/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_div_inst/counter_reg[12]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.430 r  clk_div_inst/counter_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.728     8.158    clk_div_inst/data0[13]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.321     8.479 r  clk_div_inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.479    clk_div_inst/counter_0[13]
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.075    15.101    clk_div_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.852ns (56.007%)  route 1.455ns (43.993%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  divClock_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.596     6.124    divClock_inst/counter_reg_n_0_[2]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.781 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.781    divClock_inst/counter0_carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.898    divClock_inst/counter0_carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.213 r  divClock_inst/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.859     8.072    divClock_inst/counter0_carry__1_n_4
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.307     8.379 r  divClock_inst/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.379    divClock_inst/counter[12]
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    14.771    divClock_inst/clk_out_reg_0
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X35Y22         FDCE (Setup_fdce_C_D)        0.031    15.042    divClock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.998ns (60.237%)  route 1.319ns (39.763%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.660     6.165    clk_div_inst/counter[1]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.977 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.977    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.409 r  clk_div_inst/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.067    clk_div_inst/data0[12]
    SLICE_X35Y48         LUT2 (Prop_lut2_I1_O)        0.335     8.402 r  clk_div_inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.402    clk_div_inst/counter_0[12]
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDCE (Setup_fdce_C_D)        0.075    15.101    clk_div_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.888ns (57.615%)  route 1.389ns (42.385%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.419     5.504 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.660     6.165    clk_div_inst/counter[1]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     6.977 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.977    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.094    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.313 r  clk_div_inst/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.728     8.041    clk_div_inst/data0[9]
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.321     8.362 r  clk_div_inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.362    clk_div_inst/counter_0[9]
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    clk_div_inst/CLK
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDCE (Setup_fdce_C_D)        0.075    15.101    clk_div_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.902%)  route 2.510ns (78.098%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  divClock_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.996     6.525    divClock_inst/counter_reg_n_0_[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.649 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          1.515     8.164    divClock_inst/counter[17]_i_3_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I1_O)        0.124     8.288 r  divClock_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.288    divClock_inst/counter[5]
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.433    14.774    divClock_inst/clk_out_reg_0
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[5]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X35Y19         FDCE (Setup_fdce_C_D)        0.029    15.028    divClock_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 1.969ns (61.360%)  route 1.240ns (38.640%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  divClock_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.596     6.124    divClock_inst/counter_reg_n_0_[2]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.781 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.781    divClock_inst/counter0_carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.898    divClock_inst/counter0_carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.015    divClock_inst/counter0_carry__1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.330 r  divClock_inst/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.974    divClock_inst/counter0_carry__2_n_4
    SLICE_X35Y23         LUT5 (Prop_lut5_I4_O)        0.307     8.281 r  divClock_inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.281    divClock_inst/counter[16]
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.429    14.770    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[16]/C
                         clock pessimism              0.275    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y23         FDCE (Setup_fdce_C_D)        0.031    15.041    divClock_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 1.735ns (54.393%)  route 1.455ns (45.607%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  divClock_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.596     6.124    divClock_inst/counter_reg_n_0_[2]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.781 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.781    divClock_inst/counter0_carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.096 r  divClock_inst/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.859     7.955    divClock_inst/counter0_carry__0_n_4
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.307     8.262 r  divClock_inst/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.262    divClock_inst/counter[8]
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.432    14.773    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[8]/C
                         clock pessimism              0.275    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X35Y21         FDCE (Setup_fdce_C_D)        0.031    15.044    divClock_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.744ns (55.089%)  route 1.422ns (44.911%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  divClock_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.596     6.124    divClock_inst/counter_reg_n_0_[2]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.781 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.781    divClock_inst/counter0_carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.898    divClock_inst/counter0_carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.117 r  divClock_inst/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.826     7.943    divClock_inst/counter0_carry__1_n_7
    SLICE_X33Y23         LUT5 (Prop_lut5_I4_O)        0.295     8.238 r  divClock_inst/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.238    divClock_inst/counter[9]
    SLICE_X33Y23         FDCE                                         r  divClock_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.430    14.771    divClock_inst/clk_out_reg_0
    SLICE_X33Y23         FDCE                                         r  divClock_inst/counter_reg[9]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.031    15.027    divClock_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  6.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.182     1.769    clk_div_inst/counter[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.814 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    clk_div_inst/counter_0[0]
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.092     1.537    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 divClock_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.931%)  route 0.219ns (54.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  divClock_inst/clk_out_reg/Q
                         net (fo=3, routed)           0.219     1.797    divClock_inst/CLK
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  divClock_inst/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    divClock_inst/clk_out_i_1__0_n_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/clk_out_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.091     1.528    divClock_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.243     1.822    divClock_inst/counter_reg_n_0_[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.867 r  divClock_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    divClock_inst/counter[0]
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.092     1.529    divClock_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.795%)  route 0.263ns (53.205%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    divClock_inst/clk_out_reg_0
    SLICE_X33Y23         FDCE                                         r  divClock_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  divClock_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.123     1.698    divClock_inst/counter_reg_n_0_[14]
    SLICE_X35Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          0.140     1.883    divClock_inst/counter[17]_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  divClock_inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.928    divClock_inst/counter[16]
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.816     1.943    divClock_inst/clk_out_reg_0
    SLICE_X35Y23         FDCE                                         r  divClock_inst/counter_reg[16]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.092     1.557    divClock_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.481%)  route 0.313ns (57.519%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.121     1.699    divClock_inst/counter_reg_n_0_[4]
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.744 r  divClock_inst/counter[17]_i_2/O
                         net (fo=18, routed)          0.192     1.936    divClock_inst/counter[17]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.981 r  divClock_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    divClock_inst/counter[3]
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[3]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.092     1.561    divClock_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.862%)  route 0.284ns (55.138%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.435    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.576 f  divClock_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.178     1.754    divClock_inst/counter_reg_n_0_[6]
    SLICE_X35Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.799 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.106     1.905    divClock_inst/counter[17]_i_5_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.950 r  divClock_inst/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.950    divClock_inst/counter[8]
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[8]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y21         FDCE (Hold_fdce_C_D)         0.092     1.527    divClock_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.553%)  route 0.353ns (60.447%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.551     1.434    divClock_inst/clk_out_reg_0
    SLICE_X33Y23         FDCE                                         r  divClock_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  divClock_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.123     1.698    divClock_inst/counter_reg_n_0_[14]
    SLICE_X35Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.743 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          0.230     1.973    divClock_inst/counter[17]_i_3_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.045     2.018 r  divClock_inst/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.018    divClock_inst/counter[11]
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    divClock_inst/clk_out_reg_0
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[11]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    divClock_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.337%)  route 0.328ns (58.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.552     1.435    divClock_inst/clk_out_reg_0
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.141     1.576 f  divClock_inst/counter_reg[10]/Q
                         net (fo=2, routed)           0.200     1.776    divClock_inst/counter_reg_n_0_[10]
    SLICE_X35Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          0.128     1.949    divClock_inst/counter[17]_i_4_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.994 r  divClock_inst/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    divClock_inst/counter[12]
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.818     1.945    divClock_inst/clk_out_reg_0
    SLICE_X35Y22         FDCE                                         r  divClock_inst/counter_reg[12]/C
                         clock pessimism             -0.510     1.435    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.092     1.527    divClock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.062%)  route 0.360ns (60.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.121     1.699    divClock_inst/counter_reg_n_0_[4]
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.744 r  divClock_inst/counter[17]_i_2/O
                         net (fo=18, routed)          0.239     1.983    divClock_inst/counter[17]_i_2_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I0_O)        0.045     2.028 r  divClock_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.028    divClock_inst/counter[5]
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[5]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X35Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    divClock_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.739%)  route 0.350ns (60.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  divClock_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.121     1.699    divClock_inst/counter_reg_n_0_[4]
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.744 r  divClock_inst/counter[17]_i_2/O
                         net (fo=18, routed)          0.229     1.973    divClock_inst/counter[17]_i_2_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.045     2.018 r  divClock_inst/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.018    divClock_inst/counter[4]
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.092     1.529    divClock_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clk_div_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clk_div_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clk_div_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clk_div_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_div_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   clk_div_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.235ns (46.837%)  route 4.808ns (53.163%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE                         0.000     0.000 r  tx_data_reg[0]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_data_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/Q[0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.881 f  display/g1_b6/O
                         net (fo=1, routed)           0.815     2.695    display/g1_b6_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.819 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.692     5.512    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.043 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.043    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 4.215ns (46.746%)  route 4.802ns (53.254%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE                         0.000     0.000 r  tx_data_reg[1]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_data_reg[1]/Q
                         net (fo=15, routed)          1.643     2.099    display/Q[1]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.124     2.223 f  display/g1_b0/O
                         net (fo=1, routed)           0.291     2.514    display/g1_b0_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.638 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.868     5.506    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.016 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.016    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.286ns (47.784%)  route 4.683ns (52.216%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE                         0.000     0.000 r  tx_data_reg[2]/C
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_data_reg[2]/Q
                         net (fo=15, routed)          0.864     1.382    display/Q[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I2_O)        0.124     1.506 f  display/g1_b4/O
                         net (fo=1, routed)           0.954     2.460    display/g1_b4_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.584 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.865     5.449    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.969 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.969    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.239ns (47.568%)  route 4.673ns (52.432%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE                         0.000     0.000 r  tx_data_reg[0]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_data_reg[0]/Q
                         net (fo=15, routed)          1.142     1.598    display/Q[0]
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.722 f  display/g0_b2/O
                         net (fo=1, routed)           0.665     2.387    display/g0_b2_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.511 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.865     5.377    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.912 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.912    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 4.302ns (48.477%)  route 4.572ns (51.523%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE                         0.000     0.000 r  tx_data_reg[5]/C
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  tx_data_reg[5]/Q
                         net (fo=12, routed)          1.168     1.686    display/Q[5]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  display/g0_b3/O
                         net (fo=1, routed)           0.669     2.479    display/g0_b3_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.603 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.735     5.338    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.873 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.873    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 4.233ns (47.708%)  route 4.640ns (52.292%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE                         0.000     0.000 r  tx_data_reg[4]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_data_reg[4]/Q
                         net (fo=15, routed)          1.359     1.815    display/Q[4]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     1.939 f  display/g1_b1/O
                         net (fo=1, routed)           0.433     2.373    display/g1_b1_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.497 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.847     5.344    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.873 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.873    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.836ns  (logic 4.438ns (50.233%)  route 4.397ns (49.767%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE                         0.000     0.000 r  tx_data_reg[0]/C
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_data_reg[0]/Q
                         net (fo=15, routed)          1.301     1.757    display/Q[0]
    SLICE_X32Y22         LUT5 (Prop_lut5_I0_O)        0.152     1.909 f  display/g1_b5/O
                         net (fo=1, routed)           0.436     2.345    display/g1_b5_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.326     2.671 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.660     5.331    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.836 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.836    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.715ns  (logic 4.451ns (51.070%)  route 4.264ns (48.930%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/ps_reg[1]/Q
                         net (fo=12, routed)          1.306     1.725    display/ps[1]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.327     2.052 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.958     5.010    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.715 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.715    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.653ns  (logic 4.464ns (51.592%)  route 4.189ns (48.408%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  display/ps_reg[1]/Q
                         net (fo=12, routed)          1.308     1.727    display/ps[1]
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.327     2.054 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.881     4.935    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.653 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.653    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.456ns  (logic 3.974ns (46.993%)  route 4.482ns (53.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE                         0.000     0.000 r  tx_inst/tx_out_reg/C
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_inst/tx_out_reg/Q
                         net (fo=1, routed)           4.482     4.938    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.456 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.456    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[5].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE                         0.000     0.000 r  genblk1[5].dFF2/state_reg/C
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk1[5].dFF2/state_reg/Q
                         net (fo=1, routed)           0.059     0.187    genblk1[5].dFF/state_reg_0
    SLICE_X29Y19         FDRE                                         r  genblk1[5].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            single_pulse_inst/trigger_in_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE                         0.000     0.000 r  rx_inst/rx_ready_reg/C
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_ready_reg/Q
                         net (fo=3, routed)           0.089     0.230    single_pulse_inst/rx_ready
    SLICE_X28Y23         FDRE                                         r  single_pulse_inst/trigger_in_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE                         0.000     0.000 r  genblk1[6].dFF/state_reg/C
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[6].dFF/state_reg/Q
                         net (fo=1, routed)           0.051     0.192    genblk1[6].dFF/state_reg_n_0
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.237 r  genblk1[6].dFF/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.237    p_1_in[6]
    SLICE_X29Y20         FDRE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[0]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    rx_inst/rx_shift_reg[0]
    SLICE_X28Y22         FDRE                                         r  rx_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[3]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.115     0.256    rx_inst/rx_shift_reg[3]
    SLICE_X29Y22         FDRE                                         r  rx_inst/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE                         0.000     0.000 r  genblk1[7].dFF2/state_reg/C
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[7].dFF2/state_reg/Q
                         net (fo=1, routed)           0.124     0.265    genblk1[7].dFF/state_reg_0
    SLICE_X28Y21         FDRE                                         r  genblk1[7].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/tx_shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[5]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tx_inst/tx_shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.053     0.181    tx_inst/tx_shift_reg_reg_n_0_[5]
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.099     0.280 r  tx_inst/tx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.280    tx_inst/tx_shift_reg[4]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  tx_inst/tx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.128ns (44.790%)  route 0.158ns (55.210%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[5]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.158     0.286    rx_inst/rx_shift_reg[5]
    SLICE_X29Y22         FDRE                                         r  rx_inst/rx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.890%)  route 0.164ns (56.110%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  rx_inst/rx_shift_reg_reg[5]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rx_inst/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.164     0.292    rx_inst/rx_shift_reg[5]
    SLICE_X28Y22         FDRE                                         r  rx_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_inst/bit_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE                         0.000     0.000 r  tx_inst/bit_counter_reg[2]/C
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tx_inst/bit_counter_reg[2]/Q
                         net (fo=3, routed)           0.083     0.211    tx_inst/bit_counter_reg[2]
    SLICE_X31Y22         LUT6 (Prop_lut6_I5_O)        0.099     0.310 r  tx_inst/bit_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    tx_inst/bit_counter[3]_i_1__0_n_0
    SLICE_X31Y22         FDRE                                         r  tx_inst/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.441ns (28.997%)  route 3.529ns (71.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.529     4.970    clk_div_inst/AR[0]
    SLICE_X35Y48         FDCE                                         f  clk_div_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.441ns (28.997%)  route 3.529ns (71.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.529     4.970    clk_div_inst/AR[0]
    SLICE_X35Y48         FDCE                                         f  clk_div_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.441ns (28.997%)  route 3.529ns (71.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.529     4.970    clk_div_inst/AR[0]
    SLICE_X35Y48         FDCE                                         f  clk_div_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.970ns  (logic 1.441ns (28.997%)  route 3.529ns (71.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.529     4.970    clk_div_inst/AR[0]
    SLICE_X35Y48         FDCE                                         f  clk_div_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y48         FDCE                                         r  clk_div_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.441ns (29.849%)  route 3.387ns (70.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.387     4.829    clk_div_inst/AR[0]
    SLICE_X35Y47         FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.441ns (29.849%)  route 3.387ns (70.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.387     4.829    clk_div_inst/AR[0]
    SLICE_X35Y47         FDCE                                         f  clk_div_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.441ns (29.849%)  route 3.387ns (70.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.387     4.829    clk_div_inst/AR[0]
    SLICE_X35Y47         FDCE                                         f  clk_div_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 1.441ns (29.849%)  route 3.387ns (70.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.387     4.829    clk_div_inst/AR[0]
    SLICE_X35Y47         FDCE                                         f  clk_div_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X35Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.441ns (30.818%)  route 3.235ns (69.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.235     4.677    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/clk_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.677ns  (logic 1.441ns (30.818%)  route 3.235ns (69.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.235     4.677    clk_div_inst/AR[0]
    SLICE_X35Y46         FDCE                                         f  clk_div_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444     4.785    clk_div_inst/CLK
    SLICE_X35Y46         FDCE                                         r  clk_div_inst/counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.210ns (18.752%)  route 0.908ns (81.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.908     1.117    divClock_inst/AR[0]
    SLICE_X35Y19         FDCE                                         f  divClock_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X35Y19         FDCE                                         r  divClock_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.210ns (17.747%)  route 0.971ns (82.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.971     1.181    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.210ns (17.747%)  route 0.971ns (82.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.971     1.181    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.210ns (17.747%)  route 0.971ns (82.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.971     1.181    divClock_inst/AR[0]
    SLICE_X35Y20         FDCE                                         f  divClock_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    divClock_inst/clk_out_reg_0
    SLICE_X35Y20         FDCE                                         r  divClock_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.210ns (17.716%)  route 0.973ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.973     1.183    divClock_inst/AR[0]
    SLICE_X33Y20         FDCE                                         f  divClock_inst/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/clk_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.210ns (17.716%)  route 0.973ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.973     1.183    divClock_inst/AR[0]
    SLICE_X33Y20         FDCE                                         f  divClock_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.210ns (17.716%)  route 0.973ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.973     1.183    divClock_inst/AR[0]
    SLICE_X33Y20         FDCE                                         f  divClock_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    divClock_inst/clk_out_reg_0
    SLICE_X33Y20         FDCE                                         r  divClock_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.210ns (16.844%)  route 1.034ns (83.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.034     1.244    divClock_inst/AR[0]
    SLICE_X35Y21         FDCE                                         f  divClock_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.210ns (16.844%)  route 1.034ns (83.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.034     1.244    divClock_inst/AR[0]
    SLICE_X35Y21         FDCE                                         f  divClock_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.210ns (16.844%)  route 1.034ns (83.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.034     1.244    divClock_inst/AR[0]
    SLICE_X35Y21         FDCE                                         f  divClock_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.819     1.946    divClock_inst/clk_out_reg_0
    SLICE_X35Y21         FDCE                                         r  divClock_inst/counter_reg[8]/C





