## FYI 2

n-bit binary numbers can be initialized as

```verilog
input[(n-1):0] num1, num2;
output[(n-1):0] num3, num4;
// num1, num2, num3 and num4 here are both n-bit inputs/outputs
```

or

```verilog
input [(n-1):0]num1, num2;
output [(n-1):0]num3, num4;
// here, num1 and num3 is an n-bit input/output but num2 and num4 is not
```

These numbers can be specified as

```verilog
num = n'bxxxx    // n-bit binary number
num = n'dxxxx    // n-bit decimal number
num = n'hxxxx    // n-bit hexadecimal number
num = n'oxxxx    // n-bit octal number
// ('x' stands for unknown logic values)
```

<br>

for eg:

```verilog
output reg [3:0]num1; // 4-bit number
num1 = 4'd0123;

output reg [7:0]num2; // 8-bit number
num2 = 8'd01234567;
```

**Note:** `[7:0]` and `[0:7]` are different

```verilog
[7:0]num1 -> [7 6 5 4 3 2 1 0]
[0:7]num2 -> [0 1 2 3 4 5 6 7]
```

Most Significant Bits:

- `num1 -> 7`

- `num2 -> 0`

Least Significant Bits:

- `num1 -> 0`

- `num2 -> 7`

_i.e.,_ when defining, `[(pos of msb):(pos of lsb)]`
