<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Dec 31 01:57:28 2021" VIVADOVERSION="2021.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_2" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divider_0" PORT="clk"/>
        <CONNECTION INSTANCE="clk_divider_UART_0" PORT="clk"/>
        <CONNECTION INSTANCE="Counter_27_0" PORT="clk"/>
        <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_divider_0" PORT="rst"/>
        <CONNECTION INSTANCE="fsm_intr_0" PORT="rst"/>
        <CONNECTION INSTANCE="Addr_Counter_0" PORT="rst"/>
        <CONNECTION INSTANCE="CTRL_0" PORT="rst"/>
        <CONNECTION INSTANCE="clk_divider_UART_0" PORT="rst"/>
        <CONNECTION INSTANCE="tx_mod_0" PORT="rst"/>
        <CONNECTION INSTANCE="Counter_27_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTRL_0" PORT="en"/>
        <CONNECTION INSTANCE="Counter_27_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="cs" SIGIS="undef" SIGNAME="CTRL_0_cs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTRL_0" PORT="cs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="MOSI" SIGIS="undef" SIGNAME="CTRL_0_MOSI">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTRL_0" PORT="MOSI"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SCLK" SIGIS="undef" SIGNAME="CTRL_0_SCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTRL_0" PORT="SCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MISO" SIGIS="undef" SIGNAME="External_Ports_MISO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTRL_0" PORT="MISO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="tx_mod_0_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tx_mod_0" PORT="sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="LEDs" RIGHT="0" SIGIS="undef" SIGNAME="Gripper_ctrl_0_led">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="led"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="btn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="grip_close" SIGIS="undef" SIGNAME="External_Ports_grip_close">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="grip_close"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="motor" SIGIS="undef" SIGNAME="Comp_27_0_z">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Comp_27_0" PORT="z"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Addr_Counter_0" HWVERSION="1.0" INSTANCE="Addr_Counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Addr_Counter" VLNV="xilinx.com:module_ref:Addr_Counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_Addr_Counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="fsm_intr_0_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fsm_intr_0" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="Addr_Counter_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr_ctrl_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Addr_ctrl_0" HWVERSION="1.0" INSTANCE="Addr_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Addr_ctrl" VLNV="xilinx.com:module_ref:Addr_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_Addr_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="Addr_Counter_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr_Counter_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Addr_ctrl_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTRL_0" PORT="addr1"/>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="addr_in"/>
            <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CTRL_0" HWVERSION="1.0" INSTANCE="CTRL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTRL" VLNV="xilinx.com:module_ref:CTRL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_CTRL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addr1" RIGHT="0" SIGIS="undef" SIGNAME="Addr_ctrl_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr_ctrl_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data1" RIGHT="0" SIGIS="undef" SIGNAME="CTRL_0_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="data"/>
            <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="accx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ready" SIGIS="undef" SIGNAME="CTRL_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="data_ready"/>
            <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="data_ready"/>
            <CONNECTION INSTANCE="fsm_intr_0" PORT="strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cs" SIGIS="undef" SIGNAME="CTRL_0_cs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SCLK" SIGIS="undef" SIGNAME="CTRL_0_SCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MOSI" SIGIS="undef" SIGNAME="CTRL_0_MOSI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MOSI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MISO" SIGIS="undef" SIGNAME="External_Ports_MISO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MISO"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Comp_27_0" HWVERSION="1.0" INSTANCE="Comp_27_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Comp_27" VLNV="xilinx.com:module_ref:Comp_27:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_Comp_27_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="26" NAME="x" RIGHT="0" SIGIS="undef" SIGNAME="Counter_27_0_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_27_0" PORT="count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="26" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="LUT_0_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LUT_0" PORT="bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="z" SIGIS="undef" SIGNAME="Comp_27_0_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Counter_27_0" HWVERSION="1.0" INSTANCE="Counter_27_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Counter_27" VLNV="xilinx.com:module_ref:Counter_27:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_Counter_27_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="count" RIGHT="0" SIGIS="undef" SIGNAME="Counter_27_0_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Comp_27_0" PORT="x"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Gripper_ctrl_0" HWVERSION="1.0" INSTANCE="Gripper_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Gripper_ctrl" VLNV="xilinx.com:module_ref:Gripper_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_Gripper_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="grip_close" SIGIS="undef" SIGNAME="External_Ports_grip_close">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="grip_close"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="accx_data" RIGHT="0" SIGIS="undef" SIGNAME="CTRL_0_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTRL_0" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="Addr_ctrl_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr_ctrl_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_ready" SIGIS="undef" SIGNAME="CTRL_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTRL_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="percent" RIGHT="0" SIGIS="undef" SIGNAME="Gripper_ctrl_0_percent">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LUT_0" PORT="percent"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="Gripper_ctrl_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LEDs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/LUT_0" HWVERSION="1.0" INSTANCE="LUT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LUT" VLNV="xilinx.com:module_ref:LUT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_LUT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="percent" RIGHT="0" SIGIS="undef" SIGNAME="Gripper_ctrl_0_percent">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Gripper_ctrl_0" PORT="percent"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="bits" RIGHT="0" SIGIS="undef" SIGNAME="LUT_0_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Comp_27_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divider_0" HWVERSION="1.0" INSTANCE="clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_divider" VLNV="xilinx.com:module_ref:clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fsm_intr_0" PORT="clk"/>
            <CONNECTION INSTANCE="Addr_Counter_0" PORT="clk"/>
            <CONNECTION INSTANCE="CTRL_0" PORT="clk"/>
            <CONNECTION INSTANCE="print_reg_0" PORT="clk"/>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="clk"/>
            <CONNECTION INSTANCE="Addr_ctrl_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clk_divider_UART_0" HWVERSION="1.0" INSTANCE="clk_divider_UART_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_divider_UART" VLNV="xilinx.com:module_ref:clk_divider_UART:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_clk_divider_UART_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clk_divider_UART_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="clkfast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fsm_intr_0" HWVERSION="1.0" INSTANCE="fsm_intr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fsm_intr" VLNV="xilinx.com:module_ref:fsm_intr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_fsm_intr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="strobe" SIGIS="undef" SIGNAME="CTRL_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTRL_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="intr" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="fsm_intr_0_intr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr_Counter_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/print_data_reg_0" HWVERSION="1.0" INSTANCE="print_data_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="print_data_reg" VLNV="xilinx.com:module_ref:print_data_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_print_data_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_ready" SIGIS="undef" SIGNAME="CTRL_0_data_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTRL_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addr_in" RIGHT="0" SIGIS="undef" SIGNAME="Addr_ctrl_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr_ctrl_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="CTRL_0_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTRL_0" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="request" RIGHT="0" SIGIS="undef" SIGNAME="print_reg_0_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_reg_0" PORT="request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="response" RIGHT="0" SIGIS="undef" SIGNAME="print_data_reg_0_response">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_reg_0" PORT="response"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="response_prefix" RIGHT="0" SIGIS="undef" SIGNAME="print_data_reg_0_response_prefix">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_reg_0" PORT="response_prefix"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/print_reg_0" HWVERSION="1.0" INSTANCE="print_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="print_reg" VLNV="xilinx.com:module_ref:print_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_print_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="shift_load" SIGIS="undef" SIGNAME="print_reg_0_shift_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="shift_load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ascii" RIGHT="0" SIGIS="undef" SIGNAME="print_reg_0_ascii">
          <CONNECTIONS>
            <CONNECTION INSTANCE="tx_mod_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="request" RIGHT="0" SIGIS="undef" SIGNAME="print_reg_0_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="response" RIGHT="0" SIGIS="undef" SIGNAME="print_data_reg_0_response">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="response"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="response_prefix" RIGHT="0" SIGIS="undef" SIGNAME="print_data_reg_0_response_prefix">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_data_reg_0" PORT="response_prefix"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/tx_mod_0" HWVERSION="1.0" INSTANCE="tx_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tx_mod" VLNV="xilinx.com:module_ref:tx_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_tx_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkfast" SIGIS="undef" SIGNAME="clk_divider_UART_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_divider_UART_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="print_reg_0_ascii">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_reg_0" PORT="ascii"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="shift_load" SIGIS="undef" SIGNAME="print_reg_0_shift_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="print_reg_0" PORT="shift_load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sout" SIGIS="undef" SIGNAME="tx_mod_0_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="xmitmt" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
