

================================================================
== Vivado HLS Report for 'hwfreqscale_simple_adder'
================================================================
* Date:           Mon Apr 28 12:41:07 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hwfreqscale_simple_adder
* Solution:       hwfreqscale_simple_adder
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      2.44|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: input2_read [2/2] 0.00ns
:5  %input2_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input2) nounwind

ST_1: input1_read [2/2] 0.00ns
:6  %input1_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input1) nounwind


 <State 2>: 2.44ns
ST_2: input2_read [1/2] 0.00ns
:5  %input2_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input2) nounwind

ST_2: input1_read [1/2] 0.00ns
:6  %input1_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %input1) nounwind

ST_2: output_assign [1/1] 2.44ns
:14  %output_assign = add i32 %input2_read, %input1_read

ST_2: stg_9 [2/2] 0.00ns
:15  call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %output_assign) nounwind

ST_2: stg_10 [2/2] 0.00ns
:17  call void @_ssdm_op_Write.ap_none.i32P(i32* %frequency_value, i32 42) nounwind


 <State 3>: 0.00ns
ST_3: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input1) nounwind, !map !0

ST_3: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input2) nounwind, !map !6

ST_3: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !10

ST_3: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %frequency_value) nounwind, !map !16

ST_3: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @str) nounwind

ST_3: stg_16 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

ST_3: stg_17 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecWire(i32 %input1, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32 %input1, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

ST_3: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecWire(i32 %input2, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i32 %input2, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

ST_3: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecWire(i32* %output_r, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: stg_22 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i32* %frequency_value, [8 x i8]* @p_str3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: stg_23 [1/2] 0.00ns
:15  call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %output_assign) nounwind

ST_3: stg_24 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_r, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [18 x i8]* @p_str2) nounwind

ST_3: stg_25 [1/2] 0.00ns
:17  call void @_ssdm_op_Write.ap_none.i32P(i32* %frequency_value, i32 42) nounwind

ST_3: stg_26 [1/1] 0.00ns
:18  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
