// Seed: 1449033700
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    input uwire id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor module_0,
    output wire id_12,
    output uwire id_13,
    output supply0 id_14,
    output wire id_15,
    input wand id_16
    , id_23,
    output supply0 id_17,
    input uwire id_18,
    input wand id_19,
    output tri0 id_20,
    input tri0 id_21
);
  logic id_24;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6
);
  supply0 id_8 = -1, id_9 = id_4 & 1 == 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_0,
      id_4,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_6,
      id_2,
      id_4,
      id_6,
      id_2,
      id_4
  );
endmodule
