.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED_R */
.set LED_R__0__DM__MASK, 0x07
.set LED_R__0__DM__SHIFT, 0
.set LED_R__0__DR, CYREG_PRT2_DR
.set LED_R__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_R__0__HSIOM_MASK, 0x0000000F
.set LED_R__0__HSIOM_SHIFT, 0
.set LED_R__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_R__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_R__0__MASK, 0x01
.set LED_R__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_R__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_R__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_R__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_R__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_R__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_R__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_R__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_R__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_R__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_R__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_R__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_R__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_R__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_R__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_R__0__PC, CYREG_PRT2_PC
.set LED_R__0__PC2, CYREG_PRT2_PC2
.set LED_R__0__PORT, 2
.set LED_R__0__PS, CYREG_PRT2_PS
.set LED_R__0__SHIFT, 0
.set LED_R__DR, CYREG_PRT2_DR
.set LED_R__INTCFG, CYREG_PRT2_INTCFG
.set LED_R__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_R__MASK, 0x01
.set LED_R__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_R__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_R__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_R__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_R__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_R__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_R__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_R__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_R__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_R__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_R__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_R__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_R__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_R__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_R__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_R__PC, CYREG_PRT2_PC
.set LED_R__PC2, CYREG_PRT2_PC2
.set LED_R__PORT, 2
.set LED_R__PS, CYREG_PRT2_PS
.set LED_R__SHIFT, 0

/* PWM_1_cy_m0s8_tcpwm_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2_cy_m0s8_tcpwm_1 */
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* SCBCLK */
.set SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set SCBCLK__ENABLE_MASK, 0x80000000
.set SCBCLK__MASK, 0x80000000
.set SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00

/* P2_3_MODE */
.set P2_3_MODE__0__DM__MASK, 0xE00
.set P2_3_MODE__0__DM__SHIFT, 9
.set P2_3_MODE__0__DR, CYREG_PRT2_DR
.set P2_3_MODE__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_3_MODE__0__HSIOM_MASK, 0x0000F000
.set P2_3_MODE__0__HSIOM_SHIFT, 12
.set P2_3_MODE__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_3_MODE__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_3_MODE__0__MASK, 0x08
.set P2_3_MODE__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_3_MODE__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_3_MODE__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_3_MODE__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_3_MODE__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_3_MODE__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_3_MODE__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_3_MODE__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_3_MODE__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_3_MODE__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_3_MODE__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_3_MODE__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_3_MODE__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_3_MODE__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_3_MODE__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_3_MODE__0__PC, CYREG_PRT2_PC
.set P2_3_MODE__0__PC2, CYREG_PRT2_PC2
.set P2_3_MODE__0__PORT, 2
.set P2_3_MODE__0__PS, CYREG_PRT2_PS
.set P2_3_MODE__0__SHIFT, 3
.set P2_3_MODE__DR, CYREG_PRT2_DR
.set P2_3_MODE__INTCFG, CYREG_PRT2_INTCFG
.set P2_3_MODE__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_3_MODE__MASK, 0x08
.set P2_3_MODE__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_3_MODE__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_3_MODE__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_3_MODE__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_3_MODE__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_3_MODE__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_3_MODE__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_3_MODE__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_3_MODE__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_3_MODE__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_3_MODE__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_3_MODE__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_3_MODE__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_3_MODE__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_3_MODE__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_3_MODE__PC, CYREG_PRT2_PC
.set P2_3_MODE__PC2, CYREG_PRT2_PC2
.set P2_3_MODE__PORT, 2
.set P2_3_MODE__PS, CYREG_PRT2_PS
.set P2_3_MODE__SHIFT, 3

/* P2_4_A_PH */
.set P2_4_A_PH__0__DM__MASK, 0x7000
.set P2_4_A_PH__0__DM__SHIFT, 12
.set P2_4_A_PH__0__DR, CYREG_PRT2_DR
.set P2_4_A_PH__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_4_A_PH__0__HSIOM_MASK, 0x000F0000
.set P2_4_A_PH__0__HSIOM_SHIFT, 16
.set P2_4_A_PH__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_4_A_PH__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_4_A_PH__0__MASK, 0x10
.set P2_4_A_PH__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_4_A_PH__0__OUT_SEL_SHIFT, 8
.set P2_4_A_PH__0__OUT_SEL_VAL, -1
.set P2_4_A_PH__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_4_A_PH__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_4_A_PH__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_4_A_PH__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_4_A_PH__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_4_A_PH__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_4_A_PH__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_4_A_PH__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_4_A_PH__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_4_A_PH__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_4_A_PH__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_4_A_PH__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_4_A_PH__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_4_A_PH__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_4_A_PH__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_4_A_PH__0__PC, CYREG_PRT2_PC
.set P2_4_A_PH__0__PC2, CYREG_PRT2_PC2
.set P2_4_A_PH__0__PORT, 2
.set P2_4_A_PH__0__PS, CYREG_PRT2_PS
.set P2_4_A_PH__0__SHIFT, 4
.set P2_4_A_PH__DR, CYREG_PRT2_DR
.set P2_4_A_PH__INTCFG, CYREG_PRT2_INTCFG
.set P2_4_A_PH__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_4_A_PH__MASK, 0x10
.set P2_4_A_PH__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_4_A_PH__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_4_A_PH__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_4_A_PH__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_4_A_PH__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_4_A_PH__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_4_A_PH__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_4_A_PH__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_4_A_PH__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_4_A_PH__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_4_A_PH__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_4_A_PH__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_4_A_PH__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_4_A_PH__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_4_A_PH__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_4_A_PH__PC, CYREG_PRT2_PC
.set P2_4_A_PH__PC2, CYREG_PRT2_PC2
.set P2_4_A_PH__PORT, 2
.set P2_4_A_PH__PS, CYREG_PRT2_PS
.set P2_4_A_PH__SHIFT, 4

/* P2_5_A_EN */
.set P2_5_A_EN__0__DM__MASK, 0x38000
.set P2_5_A_EN__0__DM__SHIFT, 15
.set P2_5_A_EN__0__DR, CYREG_PRT2_DR
.set P2_5_A_EN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_5_A_EN__0__HSIOM_MASK, 0x00F00000
.set P2_5_A_EN__0__HSIOM_SHIFT, 20
.set P2_5_A_EN__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_5_A_EN__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_5_A_EN__0__MASK, 0x20
.set P2_5_A_EN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_5_A_EN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_5_A_EN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_5_A_EN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_5_A_EN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_5_A_EN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_5_A_EN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_5_A_EN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_5_A_EN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_5_A_EN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_5_A_EN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_5_A_EN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_5_A_EN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_5_A_EN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_5_A_EN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_5_A_EN__0__PC, CYREG_PRT2_PC
.set P2_5_A_EN__0__PC2, CYREG_PRT2_PC2
.set P2_5_A_EN__0__PORT, 2
.set P2_5_A_EN__0__PS, CYREG_PRT2_PS
.set P2_5_A_EN__0__SHIFT, 5
.set P2_5_A_EN__DR, CYREG_PRT2_DR
.set P2_5_A_EN__INTCFG, CYREG_PRT2_INTCFG
.set P2_5_A_EN__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_5_A_EN__MASK, 0x20
.set P2_5_A_EN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_5_A_EN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_5_A_EN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_5_A_EN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_5_A_EN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_5_A_EN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_5_A_EN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_5_A_EN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_5_A_EN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_5_A_EN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_5_A_EN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_5_A_EN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_5_A_EN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_5_A_EN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_5_A_EN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_5_A_EN__PC, CYREG_PRT2_PC
.set P2_5_A_EN__PC2, CYREG_PRT2_PC2
.set P2_5_A_EN__PORT, 2
.set P2_5_A_EN__PS, CYREG_PRT2_PS
.set P2_5_A_EN__SHIFT, 5

/* P2_6_B_PH */
.set P2_6_B_PH__0__DM__MASK, 0x1C0000
.set P2_6_B_PH__0__DM__SHIFT, 18
.set P2_6_B_PH__0__DR, CYREG_PRT2_DR
.set P2_6_B_PH__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_6_B_PH__0__HSIOM_MASK, 0x0F000000
.set P2_6_B_PH__0__HSIOM_SHIFT, 24
.set P2_6_B_PH__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_6_B_PH__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_6_B_PH__0__MASK, 0x40
.set P2_6_B_PH__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_6_B_PH__0__OUT_SEL_SHIFT, 12
.set P2_6_B_PH__0__OUT_SEL_VAL, -1
.set P2_6_B_PH__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_6_B_PH__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_6_B_PH__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_6_B_PH__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_6_B_PH__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_6_B_PH__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_6_B_PH__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_6_B_PH__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_6_B_PH__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_6_B_PH__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_6_B_PH__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_6_B_PH__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_6_B_PH__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_6_B_PH__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_6_B_PH__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_6_B_PH__0__PC, CYREG_PRT2_PC
.set P2_6_B_PH__0__PC2, CYREG_PRT2_PC2
.set P2_6_B_PH__0__PORT, 2
.set P2_6_B_PH__0__PS, CYREG_PRT2_PS
.set P2_6_B_PH__0__SHIFT, 6
.set P2_6_B_PH__DR, CYREG_PRT2_DR
.set P2_6_B_PH__INTCFG, CYREG_PRT2_INTCFG
.set P2_6_B_PH__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_6_B_PH__MASK, 0x40
.set P2_6_B_PH__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_6_B_PH__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_6_B_PH__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_6_B_PH__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_6_B_PH__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_6_B_PH__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_6_B_PH__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_6_B_PH__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_6_B_PH__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_6_B_PH__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_6_B_PH__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_6_B_PH__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_6_B_PH__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_6_B_PH__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_6_B_PH__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_6_B_PH__PC, CYREG_PRT2_PC
.set P2_6_B_PH__PC2, CYREG_PRT2_PC2
.set P2_6_B_PH__PORT, 2
.set P2_6_B_PH__PS, CYREG_PRT2_PS
.set P2_6_B_PH__SHIFT, 6

/* P2_7_B_EN */
.set P2_7_B_EN__0__DM__MASK, 0xE00000
.set P2_7_B_EN__0__DM__SHIFT, 21
.set P2_7_B_EN__0__DR, CYREG_PRT2_DR
.set P2_7_B_EN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_7_B_EN__0__HSIOM_MASK, 0xF0000000
.set P2_7_B_EN__0__HSIOM_SHIFT, 28
.set P2_7_B_EN__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_7_B_EN__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_7_B_EN__0__MASK, 0x80
.set P2_7_B_EN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_7_B_EN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_7_B_EN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_7_B_EN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_7_B_EN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_7_B_EN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_7_B_EN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_7_B_EN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_7_B_EN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_7_B_EN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_7_B_EN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_7_B_EN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_7_B_EN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_7_B_EN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_7_B_EN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_7_B_EN__0__PC, CYREG_PRT2_PC
.set P2_7_B_EN__0__PC2, CYREG_PRT2_PC2
.set P2_7_B_EN__0__PORT, 2
.set P2_7_B_EN__0__PS, CYREG_PRT2_PS
.set P2_7_B_EN__0__SHIFT, 7
.set P2_7_B_EN__DR, CYREG_PRT2_DR
.set P2_7_B_EN__INTCFG, CYREG_PRT2_INTCFG
.set P2_7_B_EN__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_7_B_EN__MASK, 0x80
.set P2_7_B_EN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_7_B_EN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_7_B_EN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_7_B_EN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_7_B_EN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_7_B_EN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_7_B_EN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_7_B_EN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_7_B_EN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_7_B_EN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_7_B_EN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_7_B_EN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_7_B_EN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_7_B_EN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_7_B_EN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_7_B_EN__PC, CYREG_PRT2_PC
.set P2_7_B_EN__PC2, CYREG_PRT2_PC2
.set P2_7_B_EN__PORT, 2
.set P2_7_B_EN__PS, CYREG_PRT2_PS
.set P2_7_B_EN__SHIFT, 7

/* USER_PORT_SCB */
.set USER_PORT_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set USER_PORT_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set USER_PORT_SCB__CTRL, CYREG_SCB1_CTRL
.set USER_PORT_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set USER_PORT_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set USER_PORT_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set USER_PORT_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set USER_PORT_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set USER_PORT_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set USER_PORT_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set USER_PORT_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set USER_PORT_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set USER_PORT_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set USER_PORT_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set USER_PORT_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set USER_PORT_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set USER_PORT_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set USER_PORT_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set USER_PORT_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set USER_PORT_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set USER_PORT_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set USER_PORT_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set USER_PORT_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set USER_PORT_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set USER_PORT_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set USER_PORT_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set USER_PORT_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set USER_PORT_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set USER_PORT_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set USER_PORT_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set USER_PORT_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set USER_PORT_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set USER_PORT_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set USER_PORT_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set USER_PORT_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set USER_PORT_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set USER_PORT_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set USER_PORT_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set USER_PORT_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set USER_PORT_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set USER_PORT_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set USER_PORT_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set USER_PORT_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set USER_PORT_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set USER_PORT_SCB__INTR_M, CYREG_SCB1_INTR_M
.set USER_PORT_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set USER_PORT_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set USER_PORT_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set USER_PORT_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set USER_PORT_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set USER_PORT_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set USER_PORT_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set USER_PORT_SCB__INTR_S, CYREG_SCB1_INTR_S
.set USER_PORT_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set USER_PORT_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set USER_PORT_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set USER_PORT_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set USER_PORT_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set USER_PORT_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set USER_PORT_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set USER_PORT_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set USER_PORT_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set USER_PORT_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set USER_PORT_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set USER_PORT_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set USER_PORT_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set USER_PORT_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set USER_PORT_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set USER_PORT_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set USER_PORT_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set USER_PORT_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set USER_PORT_SCB__SS0_POSISTION, 0
.set USER_PORT_SCB__SS1_POSISTION, 1
.set USER_PORT_SCB__SS2_POSISTION, 2
.set USER_PORT_SCB__SS3_POSISTION, 3
.set USER_PORT_SCB__STATUS, CYREG_SCB1_STATUS
.set USER_PORT_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set USER_PORT_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set USER_PORT_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set USER_PORT_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set USER_PORT_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set USER_PORT_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set USER_PORT_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set USER_PORT_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* USER_PORT_SCB_IRQ */
.set USER_PORT_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set USER_PORT_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set USER_PORT_SCB_IRQ__INTC_MASK, 0x800
.set USER_PORT_SCB_IRQ__INTC_NUMBER, 11
.set USER_PORT_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set USER_PORT_SCB_IRQ__INTC_PRIOR_NUM, 3
.set USER_PORT_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set USER_PORT_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set USER_PORT_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* USER_PORT_spi_miso_i2c_sda_uart_tx */
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__DM__MASK, 0x38000
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__DM__SHIFT, 15
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__DR, CYREG_PRT0_DR
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_GPIO, 0
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_I2C, 14
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_I2C_SDA, 14
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_MASK, 0x00F00000
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SHIFT, 20
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SPI, 15
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SPI_MISO, 15
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_UART, 9
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_UART_TX, 9
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__MASK, 0x20
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PC, CYREG_PRT0_PC
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PORT, 0
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__PS, CYREG_PRT0_PS
.set USER_PORT_spi_miso_i2c_sda_uart_tx__0__SHIFT, 5
.set USER_PORT_spi_miso_i2c_sda_uart_tx__DR, CYREG_PRT0_DR
.set USER_PORT_spi_miso_i2c_sda_uart_tx__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_miso_i2c_sda_uart_tx__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_miso_i2c_sda_uart_tx__MASK, 0x20
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PC, CYREG_PRT0_PC
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PORT, 0
.set USER_PORT_spi_miso_i2c_sda_uart_tx__PS, CYREG_PRT0_PS
.set USER_PORT_spi_miso_i2c_sda_uart_tx__SHIFT, 5

/* USER_PORT_spi_mosi_i2c_scl_uart_rx */
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__DM__MASK, 0x7000
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__DM__SHIFT, 12
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__DR, CYREG_PRT0_DR
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_GPIO, 0
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_I2C, 14
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_I2C_SCL, 14
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_MASK, 0x000F0000
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SHIFT, 16
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SPI, 15
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SPI_MOSI, 15
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_UART, 9
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_UART_RX, 9
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__MASK, 0x10
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PC, CYREG_PRT0_PC
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PORT, 0
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__PS, CYREG_PRT0_PS
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__0__SHIFT, 4
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__DR, CYREG_PRT0_DR
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__MASK, 0x10
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PC, CYREG_PRT0_PC
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PORT, 0
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__PS, CYREG_PRT0_PS
.set USER_PORT_spi_mosi_i2c_scl_uart_rx__SHIFT, 4

/* USER_PORT_spi_sclk */
.set USER_PORT_spi_sclk__0__DM__MASK, 0x1C0000
.set USER_PORT_spi_sclk__0__DM__SHIFT, 18
.set USER_PORT_spi_sclk__0__DR, CYREG_PRT0_DR
.set USER_PORT_spi_sclk__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set USER_PORT_spi_sclk__0__HSIOM_GPIO, 0
.set USER_PORT_spi_sclk__0__HSIOM_MASK, 0x0F000000
.set USER_PORT_spi_sclk__0__HSIOM_SHIFT, 24
.set USER_PORT_spi_sclk__0__HSIOM_SPI, 15
.set USER_PORT_spi_sclk__0__HSIOM_SPI_CLK, 15
.set USER_PORT_spi_sclk__0__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_sclk__0__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_sclk__0__MASK, 0x40
.set USER_PORT_spi_sclk__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_sclk__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_sclk__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_sclk__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_sclk__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_sclk__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_sclk__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_sclk__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_sclk__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_sclk__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_sclk__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_sclk__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_sclk__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_sclk__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_sclk__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_sclk__0__PC, CYREG_PRT0_PC
.set USER_PORT_spi_sclk__0__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_sclk__0__PORT, 0
.set USER_PORT_spi_sclk__0__PS, CYREG_PRT0_PS
.set USER_PORT_spi_sclk__0__SHIFT, 6
.set USER_PORT_spi_sclk__DR, CYREG_PRT0_DR
.set USER_PORT_spi_sclk__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_sclk__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_sclk__MASK, 0x40
.set USER_PORT_spi_sclk__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_sclk__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_sclk__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_sclk__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_sclk__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_sclk__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_sclk__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_sclk__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_sclk__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_sclk__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_sclk__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_sclk__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_sclk__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_sclk__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_sclk__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_sclk__PC, CYREG_PRT0_PC
.set USER_PORT_spi_sclk__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_sclk__PORT, 0
.set USER_PORT_spi_sclk__PS, CYREG_PRT0_PS
.set USER_PORT_spi_sclk__SHIFT, 6

/* USER_PORT_spi_ss0 */
.set USER_PORT_spi_ss0__0__DM__MASK, 0xE00000
.set USER_PORT_spi_ss0__0__DM__SHIFT, 21
.set USER_PORT_spi_ss0__0__DR, CYREG_PRT0_DR
.set USER_PORT_spi_ss0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set USER_PORT_spi_ss0__0__HSIOM_GPIO, 0
.set USER_PORT_spi_ss0__0__HSIOM_MASK, 0xF0000000
.set USER_PORT_spi_ss0__0__HSIOM_SHIFT, 28
.set USER_PORT_spi_ss0__0__HSIOM_SPI, 15
.set USER_PORT_spi_ss0__0__HSIOM_SPI_SSEL0, 15
.set USER_PORT_spi_ss0__0__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_ss0__0__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_ss0__0__MASK, 0x80
.set USER_PORT_spi_ss0__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_ss0__0__OUT_SEL_SHIFT, 14
.set USER_PORT_spi_ss0__0__OUT_SEL_VAL, -1
.set USER_PORT_spi_ss0__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_ss0__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_ss0__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_ss0__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_ss0__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_ss0__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_ss0__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_ss0__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_ss0__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_ss0__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_ss0__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_ss0__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_ss0__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_ss0__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_ss0__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_ss0__0__PC, CYREG_PRT0_PC
.set USER_PORT_spi_ss0__0__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_ss0__0__PORT, 0
.set USER_PORT_spi_ss0__0__PS, CYREG_PRT0_PS
.set USER_PORT_spi_ss0__0__SHIFT, 7
.set USER_PORT_spi_ss0__DR, CYREG_PRT0_DR
.set USER_PORT_spi_ss0__INTCFG, CYREG_PRT0_INTCFG
.set USER_PORT_spi_ss0__INTSTAT, CYREG_PRT0_INTSTAT
.set USER_PORT_spi_ss0__MASK, 0x80
.set USER_PORT_spi_ss0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set USER_PORT_spi_ss0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set USER_PORT_spi_ss0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set USER_PORT_spi_ss0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set USER_PORT_spi_ss0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set USER_PORT_spi_ss0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set USER_PORT_spi_ss0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set USER_PORT_spi_ss0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set USER_PORT_spi_ss0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set USER_PORT_spi_ss0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set USER_PORT_spi_ss0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set USER_PORT_spi_ss0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set USER_PORT_spi_ss0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set USER_PORT_spi_ss0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set USER_PORT_spi_ss0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set USER_PORT_spi_ss0__PC, CYREG_PRT0_PC
.set USER_PORT_spi_ss0__PC2, CYREG_PRT0_PC2
.set USER_PORT_spi_ss0__PORT, 0
.set USER_PORT_spi_ss0__PS, CYREG_PRT0_PS
.set USER_PORT_spi_ss0__SHIFT, 7

/* EXPANSION_PORT_SCB */
.set EXPANSION_PORT_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set EXPANSION_PORT_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set EXPANSION_PORT_SCB__CTRL, CYREG_SCB0_CTRL
.set EXPANSION_PORT_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set EXPANSION_PORT_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set EXPANSION_PORT_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set EXPANSION_PORT_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set EXPANSION_PORT_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set EXPANSION_PORT_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set EXPANSION_PORT_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set EXPANSION_PORT_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set EXPANSION_PORT_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set EXPANSION_PORT_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set EXPANSION_PORT_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set EXPANSION_PORT_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set EXPANSION_PORT_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set EXPANSION_PORT_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set EXPANSION_PORT_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set EXPANSION_PORT_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set EXPANSION_PORT_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set EXPANSION_PORT_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set EXPANSION_PORT_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set EXPANSION_PORT_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set EXPANSION_PORT_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set EXPANSION_PORT_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set EXPANSION_PORT_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set EXPANSION_PORT_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set EXPANSION_PORT_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set EXPANSION_PORT_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set EXPANSION_PORT_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set EXPANSION_PORT_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set EXPANSION_PORT_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set EXPANSION_PORT_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set EXPANSION_PORT_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set EXPANSION_PORT_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set EXPANSION_PORT_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set EXPANSION_PORT_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set EXPANSION_PORT_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set EXPANSION_PORT_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set EXPANSION_PORT_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set EXPANSION_PORT_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set EXPANSION_PORT_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set EXPANSION_PORT_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set EXPANSION_PORT_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set EXPANSION_PORT_SCB__INTR_M, CYREG_SCB0_INTR_M
.set EXPANSION_PORT_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set EXPANSION_PORT_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set EXPANSION_PORT_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set EXPANSION_PORT_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set EXPANSION_PORT_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set EXPANSION_PORT_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set EXPANSION_PORT_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set EXPANSION_PORT_SCB__INTR_S, CYREG_SCB0_INTR_S
.set EXPANSION_PORT_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set EXPANSION_PORT_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set EXPANSION_PORT_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set EXPANSION_PORT_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set EXPANSION_PORT_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set EXPANSION_PORT_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set EXPANSION_PORT_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set EXPANSION_PORT_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set EXPANSION_PORT_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set EXPANSION_PORT_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set EXPANSION_PORT_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set EXPANSION_PORT_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set EXPANSION_PORT_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set EXPANSION_PORT_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set EXPANSION_PORT_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set EXPANSION_PORT_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set EXPANSION_PORT_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set EXPANSION_PORT_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set EXPANSION_PORT_SCB__SS0_POSISTION, 0
.set EXPANSION_PORT_SCB__SS1_POSISTION, 1
.set EXPANSION_PORT_SCB__SS2_POSISTION, 2
.set EXPANSION_PORT_SCB__SS3_POSISTION, 3
.set EXPANSION_PORT_SCB__STATUS, CYREG_SCB0_STATUS
.set EXPANSION_PORT_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set EXPANSION_PORT_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set EXPANSION_PORT_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set EXPANSION_PORT_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set EXPANSION_PORT_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set EXPANSION_PORT_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set EXPANSION_PORT_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set EXPANSION_PORT_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* EXPANSION_PORT_SCB_IRQ */
.set EXPANSION_PORT_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EXPANSION_PORT_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EXPANSION_PORT_SCB_IRQ__INTC_MASK, 0x400
.set EXPANSION_PORT_SCB_IRQ__INTC_NUMBER, 10
.set EXPANSION_PORT_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set EXPANSION_PORT_SCB_IRQ__INTC_PRIOR_NUM, 3
.set EXPANSION_PORT_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set EXPANSION_PORT_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EXPANSION_PORT_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* EXPANSION_PORT_spi_miso_i2c_sda_uart_tx */
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__DM__MASK, 0x38
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__DM__SHIFT, 3
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__DR, CYREG_PRT4_DR
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_GPIO, 0
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_I2C, 14
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_I2C_SDA, 14
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_MASK, 0x000000F0
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SHIFT, 4
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SPI, 15
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_SPI_MISO, 15
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_UART, 9
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__HSIOM_UART_TX, 9
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__MASK, 0x02
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__PC, CYREG_PRT4_PC
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__PC2, CYREG_PRT4_PC2
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__PORT, 4
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__PS, CYREG_PRT4_PS
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__0__SHIFT, 1
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__DR, CYREG_PRT4_DR
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__INTCFG, CYREG_PRT4_INTCFG
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__MASK, 0x02
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__PC, CYREG_PRT4_PC
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__PC2, CYREG_PRT4_PC2
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__PORT, 4
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__PS, CYREG_PRT4_PS
.set EXPANSION_PORT_spi_miso_i2c_sda_uart_tx__SHIFT, 1

/* EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx */
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__DM__MASK, 0x07
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__DM__SHIFT, 0
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__DR, CYREG_PRT4_DR
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_GPIO, 0
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_I2C, 14
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_I2C_SCL, 14
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_MASK, 0x0000000F
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SHIFT, 0
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SPI, 15
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_SPI_MOSI, 15
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_UART, 9
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__HSIOM_UART_RX, 9
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__MASK, 0x01
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__PC, CYREG_PRT4_PC
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__PC2, CYREG_PRT4_PC2
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__PORT, 4
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__PS, CYREG_PRT4_PS
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__0__SHIFT, 0
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__DR, CYREG_PRT4_DR
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__INTCFG, CYREG_PRT4_INTCFG
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__MASK, 0x01
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__PC, CYREG_PRT4_PC
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__PC2, CYREG_PRT4_PC2
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__PORT, 4
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__PS, CYREG_PRT4_PS
.set EXPANSION_PORT_spi_mosi_i2c_scl_uart_rx__SHIFT, 0

/* EXPANSION_SCBCLK */
.set EXPANSION_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set EXPANSION_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_C00
.set EXPANSION_SCBCLK__ENABLE_MASK, 0x80000000
.set EXPANSION_SCBCLK__MASK, 0x80000000
.set EXPANSION_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_C00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04B61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
