// Generated by wile, the extremely stable scheming genius compiler

#include "wile-rtl1.h"
#include "wile-rtl2.h"

// declarations

extern lval var_argv;
extern lval var_cmd_name;
extern lval var_stdin;
extern lval var_stdout;
extern lval var_stderr;
extern lval var_pi;
extern lval var_euler_gamma;
extern lval var_show_sign;
extern lval var_int_base;
extern lval var_flt_base;
extern lval var_flt_precision;
#include "wile-rtl2.h"

// definitions

// @@@ (vector-map! proc vec) @@@ bld-rtl-dir/wile-rtl2-000072.scm:13 @@@ wile_vector_map_inplace @@@
lval wile_vector_map_inplace(lptr* var_1, lptr var_2, const char* cloc)
{
lval var_4;
lval var_5;
{
if (var_2[1].vt == LV_VECTOR) {
var_5 = LVI_INT(var_2[1].v.vec.capa);
} else if (var_2[1].vt == LV_BVECTOR) {
var_5 = LVI_INT(var_2[1].v.bvec.capa);
} else {
wile_exception("vector-length", "bld-rtl-dir/wile-rtl2-000072.scm:14", "input is not a vector");
}
}
var_4 = var_5;
lval var_9;
lval var_10;
lval var_11;
var_11 = LVI_INT(0);
var_9 = var_11;
lval var_6;
lptr var_12 = new_lv(VT_UNINIT);
var_12->v.pair.car = &(var_9);
lbl_7:
lval var_13;
switch (TYPE_COMBO(var_9.vt,var_4.vt)) {
case TYPE_COMBO(LV_INT,LV_INT):
var_13 = LVI_BOOL(var_9.v.iv == var_4.v.iv);
break;
case TYPE_COMBO(LV_INT,LV_RAT):
var_13 = LVI_BOOL(var_9.v.iv * var_4.v.irv.den == var_4.v.irv.num);
break;
case TYPE_COMBO(LV_INT,LV_REAL):
var_13 = LVI_BOOL(var_9.v.iv == var_4.v.rv);
break;
case TYPE_COMBO(LV_RAT,LV_INT):
var_13 = LVI_BOOL(var_9.v.irv.num == var_4.v.iv * var_9.v.irv.den);
break;
case TYPE_COMBO(LV_RAT,LV_RAT):
var_13 = LVI_BOOL(var_9.v.irv.num * var_4.v.irv.den == var_4.v.irv.num * var_9.v.irv.den);
break;
case TYPE_COMBO(LV_RAT,LV_REAL):
var_13 = LVI_BOOL(var_9.v.irv.num == var_4.v.rv * var_9.v.irv.den);
break;
case TYPE_COMBO(LV_REAL,LV_INT):
var_13 = LVI_BOOL(var_9.v.rv == var_4.v.iv);
break;
case TYPE_COMBO(LV_REAL,LV_RAT):
var_13 = LVI_BOOL(var_9.v.rv * var_4.v.irv.den == var_4.v.irv.num);
break;
case TYPE_COMBO(LV_REAL,LV_REAL):
var_13 = LVI_BOOL(var_9.v.rv == var_4.v.rv);
break;
default:
wile_exception("==", "bld-rtl-dir/wile-rtl2-000072.scm:16", "inputs are not real-valued numbers");
break;
}
if (!LV_IS_FALSE(var_13)) {
var_6 = var_2[1];
goto lbl_8;
}
lval var_14;
#ifdef WILE_DO_CHECK
if (var_2[1].vt != LV_VECTOR) {
wile_exception("vector-ref", "bld-rtl-dir/wile-rtl2-000072.scm:17", "input is not a vector");
}
if (var_9.vt != LV_INT || var_9.v.iv < 0 || (size_t) var_9.v.iv >= var_2[1].v.vec.capa) {
wile_exception("vector-ref", "bld-rtl-dir/wile-rtl2-000072.scm:17", "got bad index value");
}
#endif // WILE_DO_CHECK
var_14 = var_2[1].v.vec.arr[var_9.v.iv] ? *(var_2[1].v.vec.arr[var_9.v.iv]) : LVI_NIL();
lval var_15;
{
lval var_16[1];
var_16[0] = var_14;
var_15 = wile_gen_list(1, var_16, NULL);
}
lval var_17;
{
lval var_18[2];
var_18[0] = var_2[0];
var_18[1] = var_15;
var_17 = wile_gen_list(2, var_18, NULL);
}
var_17 = wile_apply_function(&(var_17), "bld-rtl-dir/wile-rtl2-000072.scm:17");
#ifdef WILE_DO_CHECK
if (var_2[1].vt != LV_VECTOR) {
wile_exception("vector-set!", "bld-rtl-dir/wile-rtl2-000072.scm:17", "input is not a vector");
}
if (var_9.vt != LV_INT || var_9.v.iv < 0 || (size_t) var_9.v.iv >= var_2[1].v.vec.capa) {
wile_exception("vector-set!", "bld-rtl-dir/wile-rtl2-000072.scm:17", "got bad index value");
}
#endif // WILE_DO_CHECK
var_2[1].v.vec.arr[var_9.v.iv] = new_lv(LV_NIL);
*(var_2[1].v.vec.arr[var_9.v.iv]) = var_17;
(void)
 var_2[1];
lval var_20;
var_20 = LVI_INT(1);
lval var_21;
{
lval var_23[2];
var_23[0] = var_9;
var_23[1] = var_20;
var_21 = wile_gen_list(2, var_23, NULL);
}
{
lval var_22[8];
var_22[0] = var_21;
var_21 = wile_add(NULL, var_22, "bld-rtl-dir/wile-rtl2-000072.scm:15");
}
var_10 = var_21;
var_9 = var_10;
goto lbl_7;
lbl_8:;
*var_12 = var_9;
return var_6;
}
// end of function wile_vector_map_inplace
