*$
* LM5175
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LM5175
* Date: 09SEP2019
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LM5175EVM
* EVM Users Guide: SNVU440A–March 2015–Revised June 2018
* Datasheet: SNVSA37A –OCTOBER 2015–REVISED MAY 2016
*
* Model Version: Final 1.10
* Topologies supported: Buck
*****************************************************************************
*
* Updates:
* Final 1.10
* Lib file got modified during Sim-integration and revalidation is done as per latest EVM
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Soft-start
*      b. UVLO,OVP
*      c. CCM,DCM MODE
*      d. Hiccup protection
* 2. Temperature effects are not modeled. 
* 3. Dithering and External Sync feature is not modeled.
*
*****************************************************************************
.SUBCKT LM5175_TRANS EN_UVLO VIN VISNS MODE DITH RT SLOPE SS COMP AGND FB VOSNS
+ ISNS_N ISNS_P CSG CS PGOOD SW2 HDRV2 BOOT2 LDRV2 PGND VCC BIAS LDRV1 BOOT1
+ HDRV1 SW1 PAD PARAMS: SS_1=0
R_pad PAD 0 1k
C_current_limit_C34         0 current_limit_N16760479  0.37u  TC=0,0 
E_current_limit_ABM55         current_limit_128_CYCLES 0 VALUE { 
+ {IF(V(current_limit_N16760479)>72.73m, 1, 0 )}    }
X_current_limit_S19    current_limit_N16760473 0 current_limit_N16760479 0
+  current_limit_mod1_current_limit_S19 
G_current_limit_ABMII2         0 current_limit_N16760479 VALUE { {IF
+  (V(current_limit_N16760513) >0.5, V(VFSW),0)}    }
X_current_limit_U2         COMP_GT_CL current_limit_N16759077
+  current_limit_N16759334 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U659         EN current_limit_N16764798 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U651         EN current_limit_SHDN INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_current_limit_U645         current_limit_N16759828 HIC_DIS current_limit_SHDN
+  current_limit_N16760513 NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U644         CURRENT_LIMIT current_limit_COUNT
+  current_limit_N16759828 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_current_limit_ABM56         current_limit_3968_CYCLES 0 VALUE { 
+ {IF(V(current_limit_N16760479)>2.254, 1, 0 )}    }
X_current_limit_U6         MODE_OUT CL current_limit_N16759346 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_current_limit_ABM57         current_limit_COUNT 0 VALUE { 
+ {IF(V(current_limit_128_CYCLES) > 0.5 & V(current_limit_N16764480)<0.5, 1, 0)} 
+    }
X_current_limit_U650         current_limit_N16760513 current_limit_N16760473
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_current_limit_V1         current_limit_SET 0 1
X_current_limit_U643         CURRENT_LIMIT N16759612 CLK
+  current_limit_N16759550 EN current_limit_SET dffsbrb_nodelay PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_current_limit_U3         MODE_OUT current_limit_N16759077 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U658         current_limit_N16759254 current_limit_N16764798
+  current_limit_N16759449 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U652         current_limit_ILIMIT_DETECT
+  current_limit_N16759449 current_limit_N16759550 N16759475 SRLATCHSHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_current_limit_U649         current_limit_SHDN TOFF DRV_DIS OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U648         current_limit_COUNT TOFF BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_current_limit_U656         current_limit_3968_CYCLES current_limit_SHDN
+  current_limit_N16764480 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U827         CLKB current_limit_N16779506 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25N
X_current_limit_U4         current_limit_N16759334 current_limit_N16759346
+  current_limit_ILIMIT_DETECT OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_current_limit_U828         CLKB current_limit_N16779506
+  current_limit_N16759254 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603663         DRV_DIS Drivers_N16797699 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_Drivers_R46         LDRV1 0  200k  
X_Drivers_U1912603708         Drivers_UVLOB_BOOT2 Drivers_UVLO_BOOT2
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S14    Drivers_N16759768 0 LDRV2 0 Buck_Boost_Driver_mod1_Drivers_S14
X_Drivers_U1912603680         Drivers_N16759768 Drivers_N16802471
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_Drivers_U1912603652         Drivers_N16802471 Drivers_PRE_HDRV2
+  Drivers_N16758767 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S12    Drivers_N16787552 0 HDRV2 SW2
+  Buck_Boost_Driver_mod1_Drivers_S12 
C_Drivers_C183         0 Drivers_PRE_HDRV1  10p  
X_Drivers_U1912603679         Drivers_N16798765 Drivers_N16802369
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
V_Drivers_V6         Drivers_N16816977 0 320m
X_Drivers_S3    Drivers_N16812942 0 BOOT1 HDRV1
+  Buck_Boost_Driver_mod1_Drivers_S3 
R_Drivers_R49         HDRV2 SW2  200k  
E_Drivers_E9         Drivers_N16805692 0 VCC 0 1
X_Drivers_U1912603705         BOOT1_SW1 Drivers_N16816435 Drivers_N16816675
+  Drivers_UVLOB_BOOT1 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_Drivers_E8         BOOT2_SW2 0 BOOT2 SW2 1
R_Drivers_Rgain11         Drivers_PRE_HDRV1 Drivers_N16798562  1k  
X_Drivers_U1912603674         Drivers_N16798623 Drivers_PRE_LDRV1
+  Drivers_N16798765 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S13    Drivers_N16759768 0 Drivers_N16808380 LDRV2
+  Buck_Boost_Driver_mod1_Drivers_S13 
X_Drivers_U1912603670         DRV_DIS Drivers_N16798615 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603707         BOOT2_SW2 Drivers_N16807442 Drivers_N16816977
+  Drivers_UVLOB_BOOT2 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Drivers_U1912603665         DRV_DIS Drivers_N16798534 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603662         LS_ON Drivers_N16797699 Drivers_PRE_LDRV2
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603667         Drivers_N16798534 HS_ON Drivers_N16798562
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603672         Drivers_N16802369 Drivers_PRE_HDRV1
+  Drivers_N16798559 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603660         LS_ON Drivers_N16797453 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_Drivers_V4         Drivers_N16816675 0 320m
X_Drivers_U1912603706         Drivers_UVLOB_BOOT1 Drivers_UVLO_BOOT1
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S6    Drivers_N16775793 0 LDRV1 0 Buck_Boost_Driver_mod1_Drivers_S6 
X_Drivers_U1912603678         Drivers_N16798559 Drivers_N16798623
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_Drivers_S4    Drivers_N16812942 0 HDRV1 SW1 Buck_Boost_Driver_mod1_Drivers_S4
X_Drivers_U1912603709         Drivers_UVLOB_BOOT1 Drivers_N16798559
+  Drivers_N16812942 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603669         Drivers_N16799006 Drivers_N16798615
+  Drivers_PRE_LDRV1 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603659         DRV_DIS Drivers_N16797448 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603675         HS_ON Drivers_N16799006 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_S5    Drivers_N16775793 0 Drivers_N16805692 LDRV1
+  Buck_Boost_Driver_mod1_Drivers_S5 
R_Drivers_Rgain8         Drivers_PRE_HDRV2 Drivers_N16797604  1k  
E_Drivers_E10         Drivers_N16808380 0 VCC 0 1
R_Drivers_R50         LDRV2 0  200k  
V_Drivers_V3         Drivers_N16816435 0 2.86
X_Drivers_U1912603677         Drivers_N16798765 LS_OFF Drivers_N16775793
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Drivers_V5         Drivers_N16807442 0 2.86
X_Drivers_U1912603713         Drivers_UVLOB_BOOT2 Drivers_N16758767 HS_OFF
+  Drivers_N16787552 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Drivers_U1912603661         Drivers_N16797448 Drivers_N16797453
+  Drivers_N16797604 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_Drivers_C180         0 Drivers_PRE_HDRV2  10p  
X_Drivers_U1912603681         Drivers_N16758767 Drivers_N16804514
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_Drivers_U1912603654         Drivers_N16804514 Drivers_PRE_LDRV2
+  Drivers_N16759768 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_Drivers_R45         HDRV1 SW1  200k  
E_Drivers_E7         BOOT1_SW1 0 BOOT1 SW1 1
X_Drivers_S11    Drivers_N16787552 0 BOOT2 HDRV2
+  Buck_Boost_Driver_mod1_Drivers_S11 
X_CS_AMP_U9         CS_AMP_PWM_RESET_MASK PWM_COMPARATOR_OUTB CS_AMP_PWM_PATH
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U686         CS_AMP_N16795824 CS_AMP_N16795838 MIN_TIMER_IN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U704         CS_AMP_N16764328 CS_AMP_N16764308 CS_AMP_N16841653 RESET
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U643         N16848312 CS_AMP_N16848292 CLKB CS_AMP_SET EN CS_AMP_SET
+  dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_CS_AMP_R1         CS_AMP_N16838708 CL  25 TC=0,0 
X_CS_AMP_U1912603727         CS_AMP_N16907333 UVLO_BT1_DETECTED HS_ON
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U688         LDRV2 CS_AMP_LD2_STATUS INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CS_AMP_U1912603728         CS_AMP_N17091334 CS_AMP_N17091330 CS_AMP_OUT75NS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CS_AMP_V91         CS_AMP_N16807118 0 4.61
E_CS_AMP_E3         CS_AMP_N5085126 0 CS CSG 5
X_CS_AMP_U721         SCP OVP CS_AMP_N16842045 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603730         MODE_IN MODE_OUT CS_AMP_N17230591 XNOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U687         CS_AMP_N16796221 CS_AMP_MODE_OUTB CS_AMP_N16795824
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_E7         CS_AMP_N5085050 0 CS CSG -5
X_CS_AMP_U727         CS_AMP_N16817017 CS_AMP_N16846627 CS_AMP_N16848292 PWM
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CS_AMP_V90         CS_AMP_N16848137 0 40m
X_CS_AMP_U1912603731         CLK CS_AMP_N17230591 CS_AMP_N16817017
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U732         CURRENT_LIMIT CS_AMP_CURRENT_LIMITB INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_ABM4         CS_AMP_CLV 0 VALUE { {IF(V(COMP)>2, 0, 1)}    }
X_CS_AMP_U706         CS_AMP_N16832433 CS_AMP_N16832428 CS_AMP_N167757052
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1         CS_AMP_5XVCS CS_AMP_VCOMP_SL CS_AMP_N16779166
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_CS_AMP_V70         COMP CS_AMP_N16754025 1.7
V_CS_AMP_V92         CS_AMP_N16807151 0 0.5
X_CS_AMP_U682         CS_AMP_N17113541 CS_AMP_N17113525 CS_AMP_OUT100NS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U722         CS_AMP_N16842045 CS_AMP_MODE_OUTB CS_AMP_N16842121
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U695         CS_AMP_N16796719 CS_AMP_OUT150NS CS_AMP_PWM_RESET_MASK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U724         PWM MODE_OUT CS_AMP_N16907823 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U824         MIN_TIMER_INB CS_AMP_N17104136 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_CS_AMP_U1912603708         CS_AMP_UVLOB_BOOT2 CS_AMP_UVLO_BOOT2 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603712         CS_AMP_N16907073 N16907082 CLK CS_AMP_UVLO_BOOT1
+  CS_AMP_EN_UVLO_REFRESH_BUCK CS_AMP_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_CS_AMP_U1912603723         CS_AMP_N16907823 CS_AMP_UVLO_BT2_DETECTED LS_ON
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U734         CS_AMP_N16905880 CS_AMP_EN_UVLO_REFRESH_BOOST
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_S14    MODE_OUT 0 CS_AMP_N5085050 CS_AMP_5XVCS CS_AMP_mod1_CS_AMP_S14 
X_CS_AMP_U822         CLKB CS_AMP_N17091373 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_CS_AMP_U728         VCS CS_AMP_N16848137 CS_AMP_N17212668 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U691         CS_AMP_N16795996 CS_AMP_OUT100NS CS_AMP_N16796221
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603714         CS_AMP_OUT75NS CLK CS_AMP_N16791086 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U694         MIN_TIMER_IN MIN_TIMER_INB INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603724         CS_AMP_NEG_CURRENT_LIMIT CS_AMP_MODE_OUTB
+  CS_AMP_N16832433 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U719         CS_AMP_N16841955 CS_AMP_MODE_OUTB CS_AMP_N16907333
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U825         CS_AMP_N17104136 MIN_TIMER_INB CS_AMP_N17104097
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U697         CS_AMP_LD2_STATUS CS_AMP_N16795996 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
X_CS_AMP_U1912603705         BOOT1_SW1 CS_AMP_N16807016 CS_AMP_N16807049
+  CS_AMP_UVLOB_BOOT1 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U823         CS_AMP_N17091373 CLKB CS_AMP_N17091334 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_ABM1         CS_AMP_VCOMP_SL 0 VALUE { {IF(V(MODE_OUT)<0.5,
+  V(CS_AMP_N16754025)+V(SLOPE), V(CS_AMP_N16754025)-V(SLOPE))}    }
C_CS_AMP_C173         0 CS_AMP_N17104093  1n  
C_CS_AMP_C172         0 CS_AMP_N17091330  1n  
X_CS_AMP_U731         CS_AMP_N16795696 CLK N16796502 CS_AMP_LD1_STATUSB_OR_ZCDB
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U1912603713         CS_AMP_N16791086 CS_AMP_N16907073
+  UVLO_BT1_DETECTED AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U726         CS_AMP_CLV COMP_GT_CL INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CS_AMP_U829         LDRV2 CS_AMP_N17113580 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_CS_AMP_U718         PWM CS_AMP_N16841836 CS_AMP_N16841955 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U717         CS_AMP_N16842121 PWM CS_AMP_N16841836 N16842139
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U715         MODE_OUT OVP CS_AMP_N16841614 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_CS_AMP_E15         VCS 0 CS CSG 1
E_CS_AMP_ABM2         CS_AMP_VCL_SL 0 VALUE { {IF(V(MODE_OUT)<0.5,
+  IF(V(SLOPE)-V(VSLPK)<-0.4,V(SLOPE)-V(VSLPK),V(SLOPE)-V(VSLPK)+ 0.4),
+  V(CS_AMP_CL_LIMIT)-V(SLOPE)+V(VSLPK))}    }
X_CS_AMP_U830         CS_AMP_N17113580 LDRV2 CS_AMP_N17113541 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U735         CS_AMP_MODE_OUTB CS_AMP_CURRENT_LIMITB CS_AMP_N16905945
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U698         CS_AMP_N17104097 CS_AMP_N17104093 CS_AMP_OUT150NS
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U670         CLK_RESET_B CS_AMP_PWM_PATH CS_AMP_N16764308
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U739         MODE_OUT CS_AMP_MODE_OUTB INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_CS_AMP_ABM3         CS_AMP_N16774427 0 VALUE { {IF(V(CS_AMP_VCOMP_SL)<0 &
+  V(SS) < 0.8 , 1, V(CS_AMP_N16829651))}    }
X_CS_AMP_S15    MODE_OUT 0 CS_AMP_N5085126 CS_AMP_5XVCS CS_AMP_mod1_CS_AMP_S15 
X_CS_AMP_U733         EN CS_AMP_CURRENT_LIMITB CS_AMP_N16905880 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CS_AMP_V3         CS_AMP_N16807016 0 4.61
D_CS_AMP_D11         CS_AMP_N17104097 CS_AMP_N17104093 D_D111 
X_CS_AMP_U2         CS_AMP_5XVCS CS_AMP_VCL_SL CS_AMP_N16838708 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U696         MIN_TIMER_IN CS_AMP_N16796719 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
C_CS_AMP_C174         0 CS_AMP_N17113525  1n  
D_CS_AMP_D10         CS_AMP_N17091334 CS_AMP_N17091330 D_D111 
X_CS_AMP_U1912603719         CS_AMP_N16907587 N16907593 CLK CS_AMP_UVLO_BOOT2
+  CS_AMP_EN_UVLO_REFRESH_BOOST CS_AMP_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_CS_AMP_U672         CLK_RESET MODE_OUT CS_AMP_N16764328 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U679         CS_AMP_N16817017 RESET CS_AMP_N16846627 N16282299
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_CS_AMP_V86         CS_AMP_SET 0 1
X_min_timer_U829         min_timer_LDRVXLTBB_TRAN min_timer_N16696802
+  BUCK_BOOST_MODE N16841958 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U730         EN CS_AMP_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_CS_AMP_R3         CS_AMP_N17104097 CS_AMP_N17104093  206.35 TC=0,0 
X_CS_AMP_U703         MODE_OUT CS_AMP_CLV CS_AMP_N16829821 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CS_AMP_R2         CS_AMP_N17091334 CS_AMP_N17091330  99.567 TC=0,0 
X_CS_AMP_U674         MODE_OUT CS_AMP_N167757052 PWM_COMPARATOR_OUT
+  XNOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U685         CS_AMP_LD1_STATUSB_OR_ZCDB MODE_OUT CS_AMP_N16795838
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CS_AMP_R6         CS_AMP_N17212668 CS_AMP_NEG_CURRENT_LIMIT  25 TC=0,0 
V_CS_AMP_V4         CS_AMP_N16807049 0 0.5
E_CS_AMP_ABM5         CS_AMP_CL_LIMIT 0 VALUE { {IF(V(BUCK_BOOST_MODE)>0.5,
+  0.4, 0.8)}    }
X_CS_AMP_U1912603726         LDRV1 CS_AMP_N16795582 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_CS_AMP_U8         PWM_COMPARATOR_OUT PWM_COMPARATOR_OUTB INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_CS_AMP_C175         0 CS_AMP_NEG_CURRENT_LIMIT  1n  TC=0,0 
X_CS_AMP_U681         ZCD_BUCK_SIGNAL CS_AMP_N16795582 CS_AMP_N16795696
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_CS_AMP_D12         CS_AMP_N17113541 CS_AMP_N17113525 D_D111 
X_CS_AMP_U1912603706         CS_AMP_UVLOB_BOOT1 CS_AMP_UVLO_BOOT1 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U736         EN CS_AMP_N16905945 CS_AMP_N16906034 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U709         CL CS_AMP_N16774427 CS_AMP_N16832428 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CS_AMP_R4         CS_AMP_N17113541 CS_AMP_N17113525  134.2 TC=0,0 
X_CS_AMP_U1912603707         BOOT2_SW2 CS_AMP_N16807118 CS_AMP_N16807151
+  CS_AMP_UVLOB_BOOT2 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CS_AMP_U714         CS_AMP_N16841607 CS_AMP_N16841614 CS_AMP_N16841653
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_CS_AMP_C1         0 CL  1n  TC=0,0 
X_CS_AMP_U738         CS_AMP_N16906034 CS_AMP_EN_UVLO_REFRESH_BUCK
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U1912603725         ZCD_BB CS_AMP_N16791086 CS_AMP_N16907587
+  CS_AMP_UVLO_BT2_DETECTED AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U713         CS_AMP_PWM_RESET_MASK CS_AMP_N16841607 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CS_AMP_U702         CS_AMP_N16779166 CS_AMP_N16829821 CS_AMP_N16829651
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_VCC_REG_ABMI4         VCC_REG_N16764709 EN_UVLO VALUE { {IF(V(EN_UVLO)<0.7,0,
+  IF(V(EN_UVLO)<1.22,1.5u,4.5u))}    }
V_VCC_REG_V82         VCC_REG_N16764761 0 3.3
X_VCC_REG_U613         BIAS VCC_REG_N16765253 VCC_REG_N16765297 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_VCC_REG_D10         EN_UVLO VCC_REG_N16764709 D_D11 
X_VCC_REG_U606         EN_UVLO VCC_REG_N16765003 VCC_REG_N16765009
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_VCC_REG_V85         VCC_REG_N16765253 0 8
X_VCC_REG_U6         VCC_REG_N16764767 VCC_REG_N16764827 VCC_REG_STBY
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_VCC_REG_U607         VCC_REG_N16764767 VCC_REG_N16765121 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_VCC_REG_U604         SDWN VCC_REG_N16764827 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_VCC_REG_V84         VCC_REG_N16765003 0 1.22
C_VCC_REG_C14         0 EN  1n  
X_VCC_REG_U605         VCC_REG_N16764877 EN_UVLO SDWN COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_VCC_REG_U608         VCC_REG_N16765009 VCC_REG_N16765121 VCC_REG_N16765307
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_VCC_REG_R14         VCC_REG_N16765307 EN  1  
E_VCC_REG_ABM168         VCC 0 VALUE { LIMIT(IF(V(EN_UVLO)>0.7
+  ,V(VCC_REG_N16764625),0),0,7.5)    }
V_VCC_REG_V83         VCC_REG_N16764877 0 0.7
V_VCC_REG_V45         VCC_REG_N16764709 0 3.3
X_VCC_REG_U611         VIN BIAS VCC_REG_N16765297 VCC_REG_N16764625
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_VCC_REG_U612         VCC_REG_N16764761 VCC VCC_REG_N16764767 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_OSC_V47         OSC_N16739835 0 5
R_OSC_R276         0 OSC_N16738540  500MEG  
D_OSC_D11         OSC_N16673143 OSC_N16673585 D_D11 
R_OSC_R278         VFSW 0  1  
R_OSC_R277         OSC_N16738540 RT  1  
X_OSC_U136         CLK_RESET_B CLK one_shot PARAMS:  T=50
X_OSC_U134         OSC_N16673551 OSC_N16673361 OSC_N16673275 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_OSC_U133         CLK_RESET OSC_N16673175 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=75n
X_OSC_U135         EN OSC_N16673551 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_S26    OSC_N16673275 0 OSC_N16673143 0 OSC_OSC_S26 
X_OSC_U137         CLK_RESET CLK_RESET_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_OSC_U131         OSC_N16673143 OSC_N16673513 CLK_RESET COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_OSC_ABMI3         OSC_N16673585 OSC_N16673143 VALUE { {-( I(V_OSC_V47)) }   
+  }
C_OSC_C79         OSC_N16673143 0  37p  
V_OSC_V45         OSC_N16673585 0 10
X_OSC_U132         OSC_N16673175 OSC_N16673361 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=75n
X_OSC_H1    OSC_N16738540 OSC_N16739835 VFSW 0 OSC_OSC_H1 
V_OSC_V46         OSC_N16673513 0 5
V_V73         SCP AGND 0
X_min_timer_U689         min_timer_N16741309 min_timer_ENB
+  min_timer_LDRVXGT1P2US min_timer_N16696802 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_min_timer_C172         0 min_timer_N16808041  1n  
X_min_timer_U693         OVP min_timer_N16744010 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_min_timer_U656         min_timer_LDRVXGT1P2US N16703921
+  min_timer_PULSE_GT_1P2US min_timer_SET min_timer_RES min_timer_SET
+  dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_min_timer_U655         min_timer_N16666348 min_timer_OUTPUT1P2US
+  min_timer_PULSE_GT_1P2US AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U643         min_timer_LDRVXLTBB_TRAN N16695899
+  min_timer_PULSELTBB_TRAN min_timer_SET min_timer_RES min_timer_SET
+  dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_min_timer_U1912603729         MODE_OUT N16830305 CLK MODE_IN EN min_timer_SET
+  dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
D_min_timer_D10         min_timer_N16808035 min_timer_N16808041 D_D111 
X_min_timer_U691         BUCK_BOOST_MODE min_timer_N16741475 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U827         CLK_RESET min_timer_N16820676 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_min_timer_U651         min_timer_ENB min_timer_CLK_RESET_PULSE min_timer_RES
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U685         min_timer_INPUT1P2US min_timer_N16666348
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_min_timer_U645         EN min_timer_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_min_timer_U828         CLK_RESET min_timer_N16820676
+  min_timer_CLK_RESET_PULSE AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U690         min_timer_N16741475 MODE_STATE min_timer_N16741309
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_min_timer_V86         min_timer_SET 0 1
X_min_timer_U650         min_timer_INPUT1P2US N16696742 MIN_TIMER_INB
+  min_timer_SET min_timer_N16696309 min_timer_SET dffsbrb_nodelay PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_min_timer_min_on_U822         MIN_TIMER_INB min_timer_min_on_N16772328
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_min_timer_min_on_U823         min_timer_min_on_N16772328 MIN_TIMER_INB
+  min_timer_min_on_N16772126 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_min_on_S1    MODE_OUT 0 min_timer_min_on_N16772126
+  min_timer_min_on_INDELAYED1 Minimum_ON_time_min_timer_min_on_S1 
D_min_timer_min_on_D10         min_timer_min_on_N16772126
+  min_timer_min_on_INDELAYED1 D_D111 
C_min_timer_min_on_C172         0 min_timer_min_on_INDELAYED1  1n  
X_min_timer_min_on_U825         min_timer_min_on_N16772126
+  min_timer_min_on_INDELAYED1 min_timer_PULSE_BB_TRAN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U7         PWM_COMPARATOR_OUT min_timer_PULSE_BB_TRAN
+  min_timer_PULSELTBB_TRAN AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U696         min_timer_RES PWM_COMPARATOR_OUTB min_timer_N16696309
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U660         min_timer_N16671724 N16671835 CLK_RESET
+  min_timer_N16671780 EN min_timer_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_min_timer_U834         min_timer_N16671724 min_timer_N16671739
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=150n
R_min_timer_R2         min_timer_N16808035 min_timer_N16808041  1.7172k TC=0,0 
X_min_timer_U826         min_timer_N16808035 min_timer_N16808041
+  min_timer_OUTPUT1P2US NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U692         min_timer_N16671724 min_timer_N16744010 MODE_IN
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U822         min_timer_INPUT1P2US min_timer_N16808082
+  INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_min_timer_U661         min_timer_N16671739 BUCK_BOOST_MODE
+  min_timer_N16671780 XOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_min_timer_U823         min_timer_N16808082 min_timer_INPUT1P2US
+  min_timer_N16808035 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_EA_SS_CCLOOP_ABM178         EA_SS_CCLOOP_N16151836 0 VALUE {
+  MIN((V(SS)-10m),0.8)    }
D_EA_SS_CCLOOP_D65         0 COMP D_D1 
X_EA_SS_CCLOOP_U3         EN EA_SS_CCLOOP_N16783983 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_EA_SS_CCLOOP_D63         0 SS D_D11 
C_EA_SS_CCLOOP_C14         0 BUCK_SS  1n  
G_EA_SS_CCLOOP_ABMII1         EA_SS_CCLOOP_N16151810 SS VALUE { {IF(V(EN) >
+  0.5,5u,0)}    }
D_EA_SS_CCLOOP_D62         SS EA_SS_CCLOOP_N16151810 D_D11 
E_EA_SS_CCLOOP_ABM179         SS_COMPLETE 0 VALUE { IF(V(SS) >1.2, 1,0)    }
E_EA_SS_CCLOOP_E9         EA_SS_CCLOOP_N16738178 0 ISNS_P ISNS_N 1
D_EA_SS_CCLOOP_D64         COMP EA_SS_CCLOOP_N16737187 D_D1 
G_EA_SS_CCLOOP_ABMII2         SS 0 VALUE { IF(V(EA_SS_CCLOOP_N16738178)>45m,
+  1m*(V(EA_SS_CCLOOP_N16738178)-45m),0)    }
X_EA_SS_CCLOOP_U2         TOFF EA_SS_CCLOOP_N16783983 EA_SS_CCLOOP_N16783515
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_EA_SS_CCLOOP_ABM2I1         EA_SS_CCLOOP_N16737187 COMP VALUE { 
+ {LIMIT((V(BUCK_SS) - V(FB))*1.1m, -300u,300u)}    }
R_EA_SS_CCLOOP_R294         0 COMP  20Meg  
V_EA_SS_CCLOOP_V71         EA_SS_CCLOOP_N16737187 0 3.3
C_EA_SS_CCLOOP_C172         0 COMP  87.5p  
V_EA_SS_CCLOOP_V70         EA_SS_CCLOOP_N16151810 0 1.22
X_EA_SS_CCLOOP_S1    EA_SS_CCLOOP_N16783515 0 SS 0
+  EA_softStart_CCloop_mod1_EA_SS_CCLOOP_S1 
R_EA_SS_CCLOOP_R14         EA_SS_CCLOOP_N16151836 BUCK_SS  1  
X_PGOOD_OVP_U3         PGOOD_OVP_N16769754 PGOOD_OVP_N16769766
+  PGOOD_OVP_NO_PGOOD OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PGOOD_OVP_U1         FB PGOOD_OVP_N00112 PGOOD_OVP_N16769754 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_PGOOD_OVP_V4         PGOOD_OVP_N16770999 0 20m
X_PGOOD_OVP_U2         PGOOD_OVP_N00126 FB PGOOD_OVP_N16769766 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_PGOOD_OVP_S3    PGOOD_OVP_NO_PGOOD 0 PGOOD 0 Power_Good_PGOOD_OVP_S3 
V_PGOOD_OVP_V1         PGOOD_OVP_N00112 0 0.88
V_PGOOD_OVP_V2         PGOOD_OVP_N00126 0 0.72
X_PGOOD_OVP_U5         FB PGOOD_OVP_N16769927 PGOOD_OVP_N16770999 OVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_PGOOD_OVP_V3         PGOOD_OVP_N16769927 0 0.86
C_Sample_Hold_C19         0 Sample_Hold_N4181858  10p  
C_Sample_Hold_C23         0 VSLPK  10p  
X_Sample_Hold_S15    Sample_Hold_N16771557 0 Sample_Hold_N16745210 VSLPK
+  Sample_Hold_Sample_Hold_S15 
E_Sample_Hold_ABM2         Sample_Hold_N16771557 0 VALUE { {IF(V(PWM)<0.9 &
+  V(SLOPE_RESET) > 0.2, 1, 0)}    }
E_Sample_Hold_E1         Sample_Hold_N16739384 0 SLOPE 0 1
E_Sample_Hold_E3         Sample_Hold_N16745210 0 Sample_Hold_N4181858 0 1
X_Sample_Hold_S13    SLOPE_RESET 0 Sample_Hold_N16739384 Sample_Hold_N4181858
+  Sample_Hold_Sample_Hold_S13 
X_Slope_Comp_S15    MODE_OUT 0 Slope_Comp_N16719883 Slope_Comp_N16719957
+  Slope_Comp_Slope_Comp_S15 
X_Slope_Comp_S18    MODE_OUT 0 Slope_Comp_N16720101 Slope_Comp_N16719957
+  Slope_Comp_Slope_Comp_S18 
D_Slope_Comp_D10         0 SLOPE D_D11 
E_Slope_Comp_ABM3         Slope_Comp_N16783181 0 VALUE { {IF(V(MODE_OUT)<0.5 &
+  V(VOSNS)<3,1,0)}    }
E_Slope_Comp_E3         Slope_Comp_N16720101 0 VISNS VOSNS 1
V_Slope_Comp_V1         Slope_Comp_N16720003 0 3.3
E_Slope_Comp_ABM4         VOUT_GT_VIN_1V 0 VALUE { 
+ {IF(V(VOSNS)>V(VISNS)+1,1,0)}    }
E_Slope_Comp_E7         Slope_Comp_N16719883 0 VISNS VOSNS -1
C_Slope_Comp_C1         0 UV_OUT  1n  TC=0,0 
X_Slope_Comp_U690         CLKB PWM Slope_Comp_N16766844 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_Slope_Comp_U701         CLK CLKB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_Slope_Comp_R1         Slope_Comp_N16783181 UV_OUT  1 TC=0,0 
E_Slope_Comp_ABM2         MODE_STATE 0 VALUE { {IF(abs(V(VISNS) - V(VOSNS))>
+  7,1,0)}    }
G_Slope_Comp_ABM2I3         Slope_Comp_N16720003 SLOPE VALUE { IF(V(EN)>0.5,
+  ((V(Slope_Comp_N16719957) - V(0)) / 500k)+4u,0)    }
X_Slope_Comp_S19    SLOPE_RESET 0 SLOPE 0 Slope_Comp_Slope_Comp_S19 
X_Slope_Comp_U702         Slope_Comp_N16766844 SLOPE_RESET BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_DCM_U1912603687         DCM_N16777543 DCM_N16777607 CCM CCM DCM_N16783519
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_DCM_ABM5         DCM_N16802077 0 VALUE { {IF(V(VOSNS) - V(SW2)+4m  > 0, 1, 0
+  )}    }
E_DCM_ABM3         HIC_DIS 0 VALUE { {IF(V(MODE) > 2.4 | V(MODE) < 0.7 ,1,1)}  
+   }
X_DCM_U1912603697         UVLO_BT1_DETECTED ZCD_BB DCM_N16809464 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_DCM_V3         DCM_N16777973 0 7.5
X_DCM_U1912603669         MODE_OUT DCM_N16777607 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_DCM_U1912603693         DCM_N16792892 ZCD_BB DCM_HS2_BB OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603689         DCM_ZEROCROSS_BOOST DCM_N16777504 N16777549
+  DCM_N16777543 SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_DCM_U1912603671         OVP DCM_N16777612 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_DCM_ABM2         CCM 0 VALUE { {IF(V(MODE) > 1.3,1,0)}    }
X_DCM_U1912603692         VOUT_GT_VIN_1V DCM_N16792892 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603662         DCM_N16809464 ZCD_BUCK_SIGNAL INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603696         DCM_N16802077 DCM_N16776763 N16776933 DCM_N16776811
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_DCM_D63         0 MODE D_D11 
X_DCM_U829         LDRV2 DCM_N16802805 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5N
X_DCM_U1912603666         DCM_ENB DCM_N16777502 DCM_N16777504 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U830         LDRV2 DCM_N16802805 DCM_N16777502 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_DCM_ABM4         DCM_ZEROCROSS_BOOST 0 VALUE { {IF(V(VIN) - V(SW1) - 4m < 0,
+  1, 0 )}    }
X_DCM_U1912603695         EN DCM_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_DCM_U1912603679         UV_OUT DCM_N16779675 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_DCM_U1912603701         DCM_N16777612 DCM_N16783519 SS_COMPLETE DCM_HS2_BB
+  HS_OFF AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603680         DCM_N16779675 SS_COMPLETE DCM_N16779937
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603702         ZCD_BUCK_SIGNAL OVP CLK LS_OFF NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_DCM_D62         MODE DCM_N16777973 D_D11 
G_DCM_ABMII2         DCM_N16777973 MODE VALUE { {IF(V(EN) > 0.5,20u,0)}    }
X_DCM_U827         CLK DCM_N16799915 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5n
X_DCM_U828         CLK DCM_N16799915 DCM_N16776763 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_DCM_U1912603684         DCM_N16779821 DCM_N16779937 DCM_N16779937 ZCD_BB
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_DCM_U1912603675         CCM DCM_N16776811 MODE_OUT DCM_N16779821
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
.IC         V(VCC )={{SS_1}*7.5}
.IC         V(CLK_RESET )=0
.IC         V(OSC_N16673143 )=0
.IC         V(OSC_N16673175 )=1
.ENDS LM5175_TRANS
*$
.subckt current_limit_mod1_current_limit_S19 1 2 3 4  
S_current_limit_S19         3 4 1 2 _current_limit_S19
RS_current_limit_S19         1 2 1G
.MODEL         _current_limit_S19 VSWITCH Roff=1e12 Ron=1m Voff=0.2 Von=0.8
.ends current_limit_mod1_current_limit_S19
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S14 1 2 3 4  
S_Drivers_S14         3 4 1 2 _Drivers_S14
RS_Drivers_S14         1 2 1G
.MODEL         _Drivers_S14 VSWITCH Roff=10e10 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S14
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S12 1 2 3 4  
S_Drivers_S12         3 4 1 2 _Drivers_S12
RS_Drivers_S12         1 2 1G
.MODEL         _Drivers_S12 VSWITCH Roff=10e10 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S12
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S3 1 2 3 4  
S_Drivers_S3         3 4 1 2 _Drivers_S3
RS_Drivers_S3         1 2 1G
.MODEL         _Drivers_S3 VSWITCH Roff=10e10 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S3
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S13 1 2 3 4  
S_Drivers_S13         3 4 1 2 _Drivers_S13
RS_Drivers_S13         1 2 1G
.MODEL         _Drivers_S13 VSWITCH Roff=10e10 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S13
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S6 1 2 3 4  
S_Drivers_S6         3 4 1 2 _Drivers_S6
RS_Drivers_S6         1 2 1G
.MODEL         _Drivers_S6 VSWITCH Roff=1e9 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S6
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S4 1 2 3 4  
S_Drivers_S4         3 4 1 2 _Drivers_S4
RS_Drivers_S4         1 2 1G
.MODEL         _Drivers_S4 VSWITCH Roff=10e10 Ron=1 Voff=0.8 Von=0.2
.ends Buck_Boost_Driver_mod1_Drivers_S4
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S5 1 2 3 4  
S_Drivers_S5         3 4 1 2 _Drivers_S5
RS_Drivers_S5         1 2 1G
.MODEL         _Drivers_S5 VSWITCH Roff=1e9 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S5
*$
.subckt Buck_Boost_Driver_mod1_Drivers_S11 1 2 3 4  
S_Drivers_S11         3 4 1 2 _Drivers_S11
RS_Drivers_S11         1 2 1G
.MODEL         _Drivers_S11 VSWITCH Roff=10e10 Ron=1.5 Voff=0.2 Von=0.8
.ends Buck_Boost_Driver_mod1_Drivers_S11
*$
.subckt CS_AMP_mod1_CS_AMP_S14 1 2 3 4  
S_CS_AMP_S14         3 4 1 2 _CS_AMP_S14
RS_CS_AMP_S14         1 2 1G
.MODEL         _CS_AMP_S14 VSWITCH Roff=10e6 Ron=10m Voff=0.8 Von=0.2
.ends CS_AMP_mod1_CS_AMP_S14
*$
.subckt CS_AMP_mod1_CS_AMP_S15 1 2 3 4  
S_CS_AMP_S15         3 4 1 2 _CS_AMP_S15
RS_CS_AMP_S15         1 2 1G
.MODEL         _CS_AMP_S15 VSWITCH Roff=10e6 Ron=10m Voff=0.2 Von=0.8
.ends CS_AMP_mod1_CS_AMP_S15
*$
.subckt OSC_OSC_S26 1 2 3 4  
S_OSC_S26         3 4 1 2 _OSC_S26
RS_OSC_S26         1 2 1G
.MODEL         _OSC_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends OSC_OSC_S26
*$
.subckt OSC_OSC_H1 1 2 3 4  
H_OSC_H1         3 4 VH_OSC_H1 -1
VH_OSC_H1         1 2 0V
.ends OSC_OSC_H1
*$
.subckt Minimum_ON_time_min_timer_min_on_S1 1 2 3 4  
S_min_timer_min_on_S1         3 4 1 2 _min_timer_min_on_S1
RS_min_timer_min_on_S1         1 2 1G
.MODEL         _min_timer_min_on_S1 VSWITCH Roff=350.65 Ron=422.8 Voff=0.2
+  Von=0.8
.ends Minimum_ON_time_min_timer_min_on_S1
*$
.subckt EA_softStart_CCloop_mod1_EA_SS_CCLOOP_S1 1 2 3 4  
S_EA_SS_CCLOOP_S1         3 4 1 2 _EA_SS_CCLOOP_S1
RS_EA_SS_CCLOOP_S1         1 2 1G
.MODEL         _EA_SS_CCLOOP_S1 VSWITCH Roff=1e9 Ron=30 Voff=0.2 Von=0.8
.ends EA_softStart_CCloop_mod1_EA_SS_CCLOOP_S1
*$
.subckt Power_Good_PGOOD_OVP_S3 1 2 3 4  
S_PGOOD_OVP_S3         3 4 1 2 _PGOOD_OVP_S3
RS_PGOOD_OVP_S3         1 2 1G
.MODEL         _PGOOD_OVP_S3 VSWITCH Roff=10e10 Ron=100 Voff=0.2 Von=0.8
.ends Power_Good_PGOOD_OVP_S3
*$
.subckt Sample_Hold_Sample_Hold_S15 1 2 3 4  
S_Sample_Hold_S15         3 4 1 2 _Sample_Hold_S15
RS_Sample_Hold_S15         1 2 1G
.MODEL         _Sample_Hold_S15 VSWITCH Roff=1e9 Ron=10m Voff=0.2 Von=0.9
.ends Sample_Hold_Sample_Hold_S15
*$
.subckt Sample_Hold_Sample_Hold_S13 1 2 3 4  
S_Sample_Hold_S13         3 4 1 2 _Sample_Hold_S13
RS_Sample_Hold_S13         1 2 1G
.MODEL         _Sample_Hold_S13 VSWITCH Roff=1e9 Ron=10m Voff=0.2 Von=0.8
.ends Sample_Hold_Sample_Hold_S13
*$
.subckt Slope_Comp_Slope_Comp_S15 1 2 3 4  
S_Slope_Comp_S15         3 4 1 2 _Slope_Comp_S15
RS_Slope_Comp_S15         1 2 1G
.MODEL         _Slope_Comp_S15 VSWITCH Roff=10e6 Ron=10m Voff=0.2 Von=0.8
.ends Slope_Comp_Slope_Comp_S15
*$
.subckt Slope_Comp_Slope_Comp_S18 1 2 3 4  
S_Slope_Comp_S18         3 4 1 2 _Slope_Comp_S18
RS_Slope_Comp_S18         1 2 1G
.MODEL         _Slope_Comp_S18 VSWITCH Roff=10e6 Ron=10m Voff=0.8 Von=0.2
.ends Slope_Comp_Slope_Comp_S18
*$
.subckt Slope_Comp_Slope_Comp_S19 1 2 3 4  
S_Slope_Comp_S19         3 4 1 2 _Slope_Comp_S19
RS_Slope_Comp_S19         1 2 1G
.MODEL         _Slope_Comp_S19 VSWITCH Roff=10e8 Ron=10m Voff=0.8 Von=0.2
.ends Slope_Comp_Slope_Comp_S19
*$
.model D_D111 d
+ is=1e-015
+ n=0.01
*$
.model D_D11 d
+ is=1e-015
+ n=0.1
*$
.subckt d_d2 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
.ends d_d2
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) >
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT AND A B OUT
EOUT OUT1 0 VALUE { IF( V(A)>0.5 & V(B)>0.5,1,0) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends AND
*$
.SUBCKT OR A B OUT
EOUT OUT1 0 VALUE { IF( V(A)>0.5 | V(B)>0.5,1,0) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends OR
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NOR2 A B OUT
EOUT OUT1 0 VALUE { IF( V(A)>0.5 | V(B)>0.5,0,1) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends NOR2
*$
.SUBCKT NOR3 A B C OUT
EOUT OUT1 0 VALUE { IF( V(A)>0.5 | V(B)>0.5 | V(C)>0.5,0,1) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends NOR3
*$
.SUBCKT NOR4 A B C D OUT
EOUT OUT1 0 VALUE { IF( V(A)>0.5 | V(B)>0.5 | V(C)>0.5 | V(D)>0.5,0,1) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends NOR4
*$
.SUBCKT NAND3 A B C OUT
EOUT OUT1 0 VALUE { IF( V(A)<0.5 & V(B)<0.5 & V(C)<0.5,1,0) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends NAND3
*$
.SUBCKT NAND2 A B OUT
EOUT OUT1 0 VALUE { IF( V(A)<0.5 & V(B)<0.5,1,0) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends NAND2
*$
.SUBCKT AND3 A B C OUT
EOUT OUT1 0 VALUE { IF( V(A)>0.5 & V(B)>0.5 & V(C)>0.5,1,0) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends AND3
*$
.SUBCKT INVERTER IN OUT
EOUT OUT1 0 VALUE { IF( V(IN)<0.5,1,0) }
R1 OUT1 OUT 1
C1 OUT 0 10p
.ends INVERTER
*$
.SUBCKT DELAY IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5,1,0)    }
E_ABM3         OUT 0 VALUE { if( V(MEAS)>0.5 & V(CH)>0.5,1,0)    }
R_R1 MEAS CH {T}
C_C1 0 MEAS 1.4427n
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
R_R2 RESET2 RESET 0.1
C_C2 0 RESET2 1.4427n
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS DELAY
*$
.SUBCKT NAND3_PS Y A B C PARAMS: vhi=1 vlo=0 vthresh=500e-3
+ tplh=1e-9 tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
RB B 0 1e11
CB B 0 0.01pF
RC C 0 1e11
CC C 0 0.01pF
VS VSUP 0 DC 1
ENAND3 Ypp 0 VALUE={IF(V(A) > {vthresh} & V(B) > {vthresh} & V(C) >
+ {vthresh}, 0, 1)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y 1000
RO Y 0 1e11
.ENDS NAND3_PS
*$
.SUBCKT BUFFER_PS A Y PARAMS: vhi=1 vlo=0 vthresh=500e-3 tplh=1e-9
+ tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
VS VSUP 0 DC 1
EBUF1 Ypp 0 VALUE={IF(V(A) > ({vthresh}), 1, 0)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y 1000
RO Y 0 1e11
.ENDS BUFFER_PS
*$
.SUBCKT INV_PS Y A PARAMS: vhi=1 vlo=0 vthresh=500e-3
+ tplh=1e-9 tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
VS VSUP 0 DC 1
EINV1 Ypp 0 VALUE={IF(V(A) > ({vthresh}), 0, 1)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y 1000
RO Y 0 1e11
.ENDS INV_PS
*$
.SUBCKT OR4_PS Y A B C D PARAMS: vhi=1 vlo=0 vthresh=500e-3 tplh=1e-9
+ tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
RB B 0 1e11
CB B 0 0.01pF
RC C 0 1e11
CC C 0 0.01pF
RD D 0 1e11
CD D 0 0.01pF
VS VSUP 0 DC 1
EOR4 Ypp 0 VALUE={IF(V(A) > {vthresh} | V(B) > {vthresh}  | V(C) >
+ {vthresh}  | V(D) > {vthresh}, 1, 0)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y 1000
RO Y 0 1e11
.ENDS OR4_PS
*$
.SUBCKT NAND2_PS Y A B PARAMS: vhi=1 vlo=0 vthresh=500e-3
+ tplh=1e-9 tphl=1e-9 tr=1e-9 tf=1e-9
RA A 0 1e11
CA A 0 0.01pF
RB B 0 1e11
CB B 0 0.01pF
VS VSUP 0 DC 1
ENAND2 Ypp 0 VALUE={IF(V(A) > {vthresh} & V(B) > {vthresh}, 0, 1)}
ROUTpp Ypp 0 1e11
XNSW1 OUTp Ypp 0 NSW_PS PARAMS: RONval={(tplh+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
XPSW1 OUTp Ypp VSUP PSW_PS PARAMS: RONval={(tphl+1e-15)/(1e-12*0.693)}
+ VTHval=0.5
CDEL1 OUTp 0 1pF
ETHRESH Yp 0 VALUE={IF(V(OUTp) > 0.5, 1, 0)}
ROUTp Yp 0 1e11
XNSW2 OUTr Yp 0 NSW_PS PARAMS: RONval={(tf+1e-15)/(1e-12*2.3)} VTHval=0.5
XPSW2 OUTr Yp VSUP PSW_PS PARAMS: RONval={(tr+1e-15)/(1e-12*2.3)} VTHval=0.5
CDEL2 OUTr 0 1pF
EOUT OUTf 0 VALUE={V(OUTr)*({vhi} - {vlo})+{vlo}}
RDR OUTf Y 1000
RO Y 0 1e11
.ENDS NAND2_PS
*$
.SUBCKT NSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01
+ CGval=0.01pF CDval=0.01pF
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
EEXP F1 0 VALUE={LIMIT(((V(G,S)-VTHval)/VCHARval),-80,80)}
GOUT D S VALUE={V(D,S)/(RONval*(1+EXP(-LIMIT(((V(G,S)-VTHval)/VCHARval)
+,-80,80))))}
.ENDS NSW_PS
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT PSW_PS D G S PARAMS: RONval=10k VTHval=0.7 VCHARval=0.01
+ CGval=0.01pF CDval=0.01pF
RDDUM D 0 1e11
RSDUM S 0 1e11
RGDUM G 0 1e11
CG G D {CGval}
CD D S {CDval}
EEXP F1 0 VALUE={LIMIT(((V(S,G)-VTHval)/VCHARval),-80,80)}
GOUT S D VALUE={V(S,D)/(RONval*(1+EXP(-LIMIT(((V(S,G)-VTHval)/VCHARval)
+,-80,80))))}
.ENDS PSW_PS
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=5 VSS=0 VTHRESH=2.5
+ DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=250u
VS VSUP 0 DC 1
r1 Q 0 1e11
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMP VOUT VINP VINN PARAMS: VHYS = 0.05
E1 YINT 0 VALUE {IF(V(VINP) + V(VOUT)*VHYS > V(VINN), 1, 0)}
R1 YINT VOUT 1
C1 VOUT 0 1n
.ENDS COMP
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2 RESET2 RESET 0.1
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1 MEAS CH {T}
C_C2 0 RESET2 1.4427n
C_C1 0 MEAS 1.4427n
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d3
v1 my5 0 {vdd}
d_d11 myvss qint d_d3
v2 myvss 0 {vss}
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1
cdummy1 q 0 1n
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d3 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT DFFSBRB_nodelay Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D11
V1 MY5 0 5
D_D113 0 Qint D_D11
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 5n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = { 1-V(Q) }
RQb Qbr Qb 1
Cdummy1 Q 0 1nF
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSBRB_nodelay
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D11
V1 MY5 0 {VDD}
D_D113 MYVSS Qint D_D11
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = { 1-V(Q) }
RQb Qbr QB 1
Cdummy1 Q 0 1n
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.model Dbreak D Is=1e-14 Cjo=0.01pF Rs=0 n=0.01 TT=0 XTI=2.0
*$
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.001
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC1V Q QB CLK D RB SB
X1 CLK CLKdel INV_DELAY_BASIC1V PARAMS: DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC1V
GQ 0 Qint VALUE = {IF(V(SB) < 0.5,5,IF(V(RB)<0.5,-5, IF(V(CLKint)>0.5,
+ IF(V(D)>0.5,5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC1V PARAMS: DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > 0.5, 0,1)}
RQb Qbr Qb 1
Cdummy1 Q 0 1nF
Cdummy2 QB 0 1nF
.IC V(Qint) = 0
.ENDS DFFSBRB_SHPBASIC1V
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy1 Q 0 1nF
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.MODEL DI_B360A D  ( IS=9.90n RS=14.0m BV=60.0 IBV=500u
+ CJO=464p  M=0.333 N=0.775 TT=7.20n )
*$
.SUBCKT DI_BZT52C8V2  1 2
D1 1 2 DF
DZ 3 1 DR
VZ 2 3 6.59
.MODEL DF D ( IS=25.1p RS=33.6 N=1.10
+ CJO=38.4p VJ=0.750 M=0.330 TT=50.1n )
.MODEL DR D ( IS=5.02f RS=3.45 N=2.23 )
.ENDS
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1 {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$