# RV32IM-RTL
This repository contains a Verilog implementation of an RV32IM processor, a 32-bit RISC-V CPU supporting the RV32I base integer instruction set and the M-extension for multiplication and division. The design is modular, synthesizable, and suitable for FPGA or ASIC implementation.
