{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "# Final Implementation and Report\n",
    "### Group 24\n",
    "### Gavin Johnson 1217930\n",
    "### Gabriel Dalimonte 1208473\n",
    "\n",
    "The core concept of our project is to add SIMD (single instruction multiple data) instructions to P0. To briefly explain, SIMD allows the CPU to execute the same instruction on multiple data elements in parallel. This greatly speeds up operations such as vector arithmetic. In order to do this several changes need to be made. The largest update is changing architecture. MIPS isn't widely used in consumer devices so the backend was changed to ARM64, a more modern architecture with wide penetration. This was the largest undertaking of the project. In addition to this, P0.py needed to be extended to allow for these operations. This is a much more forgiving and adaptable adjustment so it was left till the end. Once the backend was working properly, the front-end was an easy update. Unfortunately, the machines available to complete this project do not run on ARM64 meaning testing the output code requires a virtual simulator. While many devices exist which use the architecture all ones available to us did not allow user code execution. To deal with this, we chose to use Unicorn (http://www.unicorn-engine.org). Included in this document is the code used to emulate the execution of our ARMv8 output. This code requires the installation of the Unicorn library, which can be found at the link provided, so it will not work in this Jupyter notebook.\n",
    "\n",
    "ARMv8 is a popular architecture and other compilers certainly exist, but the implementation below is specifically for P0 which is a unique subset of Pascal. The widespread use of ARM in mobile devices means that the knowledge gained from this project, and the potential to expand this project is high. In addition not all compilers provide as much intrinsic front-end support for SIMD instructions, which is the main goal for this project. The compilers that exist already that support SIMD don't go as deep or as native as this project."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## P0.py Front-End\n",
    "First we will discuss the front end. The changes made are quite minimal, as P0 already supports some array operations. P0 was capable of defining arrays and modifying their elements, the functionality needed for SIMD operations is that of full vector arithmetic. For example:\n",
    "    \n",
    "    program p;\n",
    "      type S = array [0..11] of integer;\n",
    "      var x: S;\n",
    "      var z: S;\n",
    "      begin\n",
    "        x := x + 2\n",
    "        z := z*x\n",
    "    end\n",
    "\n",
    "In this example, two vectors are created and the entire vector is used in a addition of 2 operation, meaning every element is 2 greater. After this there is a vector-vector multiplcation. In this example the vectors or of the same type and length (which is critically important), and each element will be multiplies with the corresponding element in the other vector. i.e. z[i] = z[i]\\*x[i]\n",
    "\n",
    "In order to add this functionality, all that needed to be changed in the front-end was type relaxation on the term() and simpleExpression() methods, and calls to new methods in the back-end. The exact changes can be seen in the code below with comments beside them."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following code block is unchanged and sets up P0, changes will be explained in later code blocks."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "importing Jupyter notebook from SC.ipynb\n",
      "importing Jupyter notebook from ST.ipynb\n"
     ]
    }
   ],
   "source": [
    "import nbimporter\n",
    "from sys import argv\n",
    "import SC  #  used for SC.init, SC.sym, SC.val, SC.error\n",
    "from SC import TIMES, DIV, MOD, AND, PLUS, MINUS, OR, EQ, NE, LT, GT, \\\n",
    "     LE, GE, PERIOD, COMMA, COLON, RPAREN, RBRAK, OF, THEN, DO, LPAREN, \\\n",
    "     LBRAK, NOT, BECOMES, NUMBER, IDENT, SEMICOLON, END, ELSE, IF, WHILE, \\\n",
    "     ARRAY, RECORD, CONST, TYPE, VAR, PROCEDURE, BEGIN, PROGRAM, EOF, \\\n",
    "     getSym, mark\n",
    "import ST  #  used for ST.init\n",
    "from ST import Var, Ref, Const, Type, Proc, StdProc, Int, Bool, Enum, \\\n",
    "     Record, Array, newObj, find, openScope, topScope, closeScope\n",
    "\n",
    "\n",
    "# first and follow sets for recursive descent parsing\n",
    "\n",
    "FIRSTFACTOR = {IDENT, NUMBER, LPAREN, NOT}\n",
    "FOLLOWFACTOR = {TIMES, DIV, MOD, AND, OR, PLUS, MINUS, EQ, NE, LT, LE, GT, GE,\n",
    "                COMMA, SEMICOLON, THEN, ELSE, RPAREN, RBRAK, DO, PERIOD, END}\n",
    "FIRSTEXPRESSION = {PLUS, MINUS, IDENT, NUMBER, LPAREN, NOT}\n",
    "FIRSTSTATEMENT = {IDENT, IF, WHILE, BEGIN}\n",
    "FOLLOWSTATEMENT = {SEMICOLON, END, ELSE}\n",
    "FIRSTTYPE = {IDENT, RECORD, ARRAY, LPAREN}\n",
    "FOLLOWTYPE = {SEMICOLON}\n",
    "FIRSTDECL = {CONST, TYPE, VAR, PROCEDURE}\n",
    "FOLLOWDECL = {BEGIN}\n",
    "FOLLOWPROCCALL = {SEMICOLON, END, ELSE}\n",
    "STRONGSYMS = {CONST, TYPE, VAR, PROCEDURE, WHILE, IF, BEGIN, EOF}\n",
    "\n",
    "from sys import stdout\n",
    "\n",
    "indent = '  '\n",
    "\n",
    "# parsing procedures\n",
    "\n",
    "def selector(x):\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        selector = {\".\" ident | \"[\" expression \"]\"}.\n",
    "    Assumes x is the entry for the identifier in front of the selector;\n",
    "    generates code for the selector if no error is reported\n",
    "    \"\"\"\n",
    "    while SC.sym in {PERIOD, LBRAK}:\n",
    "        if SC.sym == PERIOD:  #  x.f\n",
    "            getSym()\n",
    "            if SC.sym == IDENT:\n",
    "                if type(x.tp) == Record:\n",
    "                    for f in x.tp.fields:\n",
    "                        if f.name == SC.val:\n",
    "                            x = CG.genSelect(x, f); break\n",
    "                    else: mark(\"not a field\")\n",
    "                    getSym()\n",
    "                else: mark(\"not a record\")\n",
    "            else: mark(\"identifier expected\")\n",
    "        else:  #  x[y]\n",
    "            getSym(); y = expression()\n",
    "            if type(x.tp) == Array:\n",
    "                if y.tp == Int:\n",
    "                    if type(y) == Const and \\\n",
    "                       (y.val < x.tp.lower or y.val >= x.tp.lower + x.tp.length):\n",
    "                        mark('index out of bounds')\n",
    "                    else: x = CG.genIndex(x, y)\n",
    "                else: mark('index not integer')\n",
    "            else: mark('not an array')\n",
    "            if SC.sym == RBRAK: getSym(); \n",
    "            else: mark(\"] expected\")\n",
    "    return x\n",
    "\n",
    "def factor():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        factor = ident selector |\n",
    "                 integer  |\n",
    "                 \"(\"  expression \")\" |\n",
    "                 \"not\" factor.\n",
    "    Generates code for the factor if no error is reported\n",
    "    \"\"\"\n",
    "    if SC.sym not in FIRSTFACTOR:\n",
    "        mark(\"expression expected\"); getSym()\n",
    "        while SC.sym not in FIRSTFACTOR | STRONGSYMS | FOLLOWFACTOR:\n",
    "            getSym()\n",
    "    if SC.sym == IDENT:\n",
    "        x = find(SC.val)\n",
    "        if type(x) in {Var, Ref}: x = CG.genVar(x)\n",
    "        elif type(x) == Const: x = Const(x.tp, x.val); x = CG.genConst(x)\n",
    "        else: mark('expression expected')\n",
    "        getSym(); x = selector(x)\n",
    "    elif SC.sym == NUMBER:\n",
    "        x = Const(Int, SC.val); x = CG.genConst(x); getSym()\n",
    "    elif SC.sym == LPAREN:\n",
    "        getSym(); x = expression()\n",
    "        if SC.sym == RPAREN: getSym()\n",
    "        else: mark(\") expected\")\n",
    "    elif SC.sym == NOT:\n",
    "        getSym(); x = factor()\n",
    "        #if (x.tp != Bool and type(x.tp) != Array) or (type(x.tp) == Array and x.tp.base != Bool): mark('not boolean')\n",
    "        if x.tp != Bool: mark('not boolean')\n",
    "        elif type(x) == Const: x.val = 1 - x.val # constant folding\n",
    "        #elif type(x.tp) == Array and x.tp.base == Bool:\n",
    "        #    x = CG.genArrayScalarOp(NOT,x,Const(Bool, 1))\n",
    "        else: x = CG.genUnaryOp(NOT, x)\n",
    "    else: x = Const(None, 0)\n",
    "    return x"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Changes in Arithmetic Operations\n",
    "In order to extend P0 to handle vector operations, operations such as TIMES, DIV, MOD, ADD, and MINUS had to be altered in order to accept operands of type Array. In addition the operands do not have to match types. For example: a scalar can be multiplied with a vector ie. [1, 2, 3] \\* 2 = [2, 4, 6], however the underlying types must match. Finally, boolean support for SIMD operations were disabled because of time constraints and how P0 implements them.\n",
    "\n",
    "It should be noted that a Vector \\* Vector does not result the cross product of the two vectors, but rather the pairwise operations of them. For example [1,2] \\* [2,3] = [2,6]\n",
    "\n",
    "Below these changes can be seen with comments explaining the code. Combinations of vector and scalars are accepted for operations. genArrayVectorOp() and genArrayScalarOp() are defined and explained in CGARMv8."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Parses\n",
    "    term = factor {(\"*\" | \"div\" | \"mod\" | \"and\") factor}.\n",
    "Generates code for the term if no error is reported  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def term():\n",
    "    x = factor()\n",
    "    while SC.sym in {TIMES, DIV, MOD, AND}:\n",
    "        op = SC.sym; getSym();\n",
    "        if op == AND and type(x) != Const: x = CG.genUnaryOp(AND, x)\n",
    "        y = factor() # x op y\n",
    "        if op in {TIMES, DIV, MOD}:\n",
    "            if x.tp == Int == y.tp:\n",
    "                if type(x) == Const == type(y): # constant folding\n",
    "                    if op == TIMES: x.val = x.val * y.val\n",
    "                    elif op == DIV: x.val = x.val // y.val\n",
    "                    elif op == MOD: x.val = x.val % y.val\n",
    "                else: x = CG.genBinaryOp(op, x, y)\n",
    "            ########### ADDED CODE ############\n",
    "            # Generates immediate code for the SIMD loop if\n",
    "            # one or more operands is an Array and both have base type Int\n",
    "            elif type(x.tp) == Array == type(y.tp) and x.tp.base == Int == y.tp.base:\n",
    "                x = CG.genArrayVectorOp(op,x,y)\n",
    "            elif type(y.tp) == Array and x.tp == Int == y.tp.base:\n",
    "                x = CG.genArrayScalarOp(op,x,y)\n",
    "            elif type(x.tp) == Array and y.tp == Int == x.tp.base:\n",
    "                x = CG.genArrayScalarOp(op,x,y)\n",
    "            else:\n",
    "                mark('bad type')\n",
    "        elif x.tp == Bool == y.tp and op == AND:\n",
    "            if type(x) == Const: # constant foldingtp\n",
    "                if x.val: x = y # if x is true, take y, else x\n",
    "            # While this code is disabled it generated immediate code for the SIMD loop if\n",
    "            # one or more operands is an Array and both have base type Bool\n",
    "            #elif type(x.tp) == Array == type(y.tp) and x.tp.base == Bool == y.tp.base:\n",
    "            #    x = CG.genArrayVectorOp(op,x,y)\n",
    "            #elif type(y.tp) == Array and x.tp == Bool == y.tp.base:\n",
    "            #    x = CG.genArrayScalarOp(op,x,y)\n",
    "            #elif type(x.tp) == Array and y.tp == Bool == x.tp.base:\n",
    "            #    x = CG.genArrayScalarOp(op,x,y)\n",
    "            else: x = CG.genBinaryOp(AND, x, y)\n",
    "            ########### END ADDED CODE ############\n",
    "        else: mark('bad type')\n",
    "    return x\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In a very similar fashion, the addition and subtraction operations were extended to support arrays as well. Again comments in the code explain the details of the changes."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Parses\n",
    "    simpleExpression = [\"+\" | \"-\"] term {(\"+\" | \"-\" | \"or\") term}.\n",
    "Generates code for the simpleExpression if no error is reported"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def simpleExpression():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        simpleExpression = [\"+\" | \"-\"] term {(\"+\" | \"-\" | \"or\") term}.\n",
    "    Generates code for the simpleExpression if no error is reported\n",
    "    \"\"\"\n",
    "    if SC.sym == PLUS:\n",
    "        getSym(); x = term()\n",
    "    elif SC.sym == MINUS:\n",
    "        getSym(); x = term()\n",
    "        ########### ADDED CODE ############\n",
    "        # Add support for negation to be supported on Integer arrays\n",
    "        if x.tp != Int and type(x.tp) != Array: mark('bad type')\n",
    "        elif type(x) == Const: x.val = - x.val # constant foldingtp\n",
    "        # Generate an array negation through our SIMD implementation\n",
    "        # by having each element subtract itself from 0\n",
    "        elif type(x.tp) == Array and x.tp.base == Int:\n",
    "            x = CG.genArrayScalarOp(MINUS,Const(Int, 0),x)\n",
    "        ########### END ADDED CODE ############\n",
    "        else: x = CG.genUnaryOp(MINUS, x)\n",
    "    else: x = term()\n",
    "    while SC.sym in {PLUS, MINUS, OR}:\n",
    "        op = SC.sym; getSym()\n",
    "        if op == OR and type(x) != Const: x = CG.genUnaryOp(OR, x)\n",
    "        y = term() # x op y\n",
    "        if op in {PLUS, MINUS}:\n",
    "            if x.tp == Int == y.tp:\n",
    "                if type(x) == Const == type(y): # constant folding\n",
    "                    if op == PLUS: x.val = x.val + y.val\n",
    "                    elif op == MINUS: x.val = x.val - y.val\n",
    "                else: x = CG.genBinaryOp(op, x, y)\n",
    "            ########### ADDED CODE ############\n",
    "            # Generates immediate code for the SIMD loop if\n",
    "            # one or more operands is an Array and both have base type Int\n",
    "            elif type(x.tp) == Array == type(y.tp) and x.tp.base == Int == y.tp.base:\n",
    "                x = CG.genArrayVectorOp(op,x,y)\n",
    "            elif type(y.tp) == Array and x.tp == Int == y.tp.base:\n",
    "                x = CG.genArrayScalarOp(op,x, y)\n",
    "            elif type(x.tp) == Array and y.tp == Int == x.tp.base:\n",
    "                x = CG.genArrayScalarOp(op,x,y)\n",
    "        elif x.tp == Bool == y.tp and op == OR:\n",
    "            if type(x) == Const: # constant folding\n",
    "                if not x.val: x = y # if x is false, take y, else x\n",
    "            # While this code is disabled it generated immediate code for the SIMD loop if\n",
    "            # one or more operands is an Array and both have base type Bool\n",
    "            #elif type(x.tp) == Array == type(y.tp) and x.tp.base == Bool == y.tp.base:\n",
    "            #    x = CG.genArrayVectorOp(op,x,y)\n",
    "            #elif type(y.tp) == Array and x.tp == Bool == y.tp.base:\n",
    "            #    x = CG.genArrayScalarOp(op,x,y)\n",
    "            #elif type(x.tp) == Array and y.tp == Bool == x.tp.base:\n",
    "            #    x = CG.genArrayScalarOp(op,x,y)\n",
    "            ########### END ADDED CODE ############\n",
    "            else: x = CG.genBinaryOp(OR, x, y)\n",
    "        else: mark('bad type')\n",
    "    return x"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following code from P0 was unchanged."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def expression():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        expression = simpleExpression\n",
    "                     {(\"=\" | \"<>\" | \"<\" | \"<=\" | \">\" | \">=\") simpleExpression}.\n",
    "    Generates code for the expression if no error is reported\n",
    "    \"\"\"\n",
    "    x = simpleExpression()\n",
    "    while SC.sym in {EQ, NE, LT, LE, GT, GE}:\n",
    "        op = SC.sym\n",
    "        getSym(); y = simpleExpression() # x op y\n",
    "        if x.tp == Int == y.tp:\n",
    "            x = CG.genRelation(op, x, y)\n",
    "        else: mark('bad type')\n",
    "    return x\n",
    "\n",
    "def compoundStatement():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        compoundStatement() =\n",
    "            \"begin\" \n",
    "            statement() {\";\" statement()}\n",
    "            \"end\" \n",
    "    Generates code for the compoundStatement if no error is reported\n",
    "    \"\"\"\n",
    "    if SC.sym == BEGIN: getSym()\n",
    "    else: mark(\"'begin' expected\")\n",
    "    x = statement()\n",
    "    while SC.sym == SEMICOLON or SC.sym in FIRSTSTATEMENT:\n",
    "        if SC.sym == SEMICOLON: getSym()\n",
    "        else: mark(\"; missing\")\n",
    "        y = statement(); x = CG.genSeq(x, y)\n",
    "    if SC.sym == END: getSym()\n",
    "    else: mark(\"'end' expected\")\n",
    "    return x"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Some changes were made to statement's type checking to allow the array operations. In order to save the changes of an array operation (such as array \\* 2) assignments need to allow for array types as long as the arrays are of the same size and base type, otherwise the assignment cannot be made."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def statement():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        statement =\n",
    "            ident selector \":=\" expression |\n",
    "            ident \"(\" [expression\n",
    "                {\",\"  expression}] \")\"  |\n",
    "            compoundStatement() |\n",
    "            \"if\"  expression\n",
    "                \"then\" statement()\n",
    "                [\"else\" statement()] |\n",
    "            \"while\" expression \"do\" statement.\n",
    "    Generates code for the statement if no error is reported\n",
    "    \"\"\"\n",
    "    if SC.sym not in FIRSTSTATEMENT:\n",
    "        mark(\"statement expected\"); getSym()\n",
    "        while SC.sym not in FIRSTSTATEMENT | STRONGSYMS | FOLLOWSTATEMENT:\n",
    "            getSym()\n",
    "    if SC.sym == IDENT:\n",
    "        x = find(SC.val); getSym()\n",
    "        x = CG.genVar(x)\n",
    "        if type(x) in {Var, Ref}:\n",
    "            x = selector(x)\n",
    "            if SC.sym == BECOMES:\n",
    "                getSym(); y = expression()\n",
    "                \n",
    "                ####### ADDED CODE ########\n",
    "                # if there is assignment of an array to an array it is allowed\n",
    "                if (type(x.tp) == type(y.tp) == Array):\n",
    "                    # the assignment can only be allowed if the arrays are of same length and type\n",
    "                    if (x.tp.base == y.tp.base == Int and x.tp.length == y.tp.length):\n",
    "                        x = CG.genDeferredAssign(x, y)\n",
    "                    # else give error\n",
    "                    else: mark('incompatible assignment, arrays of different size or type')\n",
    "                #### END ADDED CODE #######\n",
    "                \n",
    "                elif x.tp == y.tp: # and not SC.error: type(y) could be Type \n",
    "                    #if type(x) == Var: ### and type(y) in {Var, Const}: incomplete, y may be Reg\n",
    "                    x = CG.genAssign(x, y)\n",
    "                    #else: mark('illegal assignment')\n",
    "                else: mark('incompatible assignment')\n",
    "            elif SC.sym == EQ:\n",
    "                mark(':= expected'); getSym(); y = expression()\n",
    "            else: mark(':= expected')\n",
    "        elif type(x) in {Proc, StdProc}:\n",
    "            fp, i = x.par, 0  #  list of formals, count of actuals\n",
    "            if SC.sym == LPAREN:\n",
    "                getSym()\n",
    "                if SC.sym in FIRSTEXPRESSION:\n",
    "                    y = expression()\n",
    "                    if i < len(fp):\n",
    "                        if (type(fp[i]) == Var or type(y) == Var) and \\\n",
    "                           fp[i].tp == y.tp:\n",
    "                            if type(x) == Proc: CG.genActualPara(y, fp[i], i)\n",
    "                            i = i + 1\n",
    "                        else:\n",
    "                            mark('illegal parameter mode')\n",
    "                    else: mark('extra parameter')\n",
    "                    while SC.sym == COMMA:\n",
    "                        getSym()\n",
    "                        y = expression()\n",
    "                        if i < len(fp):\n",
    "                            ####### ADDED CODE ########\n",
    "                            # Reg's acceptance is a hack to support current backend operation of\n",
    "                            # the address of a parameter being loaded into a register\n",
    "                            if (type(fp[i]) == Var or type(y) == Var or getattr(CG, 'Reg') is not None and type(y) == CG.Reg) and \\\n",
    "                               fp[i].tp == y.tp:\n",
    "                                if type(x) == Proc: CG.genActualPara(y, fp[i], i)\n",
    "                                i = i + 1\n",
    "                                ####### END ADDED CODE ########\n",
    "                            else: \n",
    "                                mark('illegal parameter mode')\n",
    "                        else: mark('extra parameter')\n",
    "                if SC.sym == RPAREN: getSym()\n",
    "                else: mark(\"')' expected\")\n",
    "            if i < len(fp): mark('too few parameters')\n",
    "            if type(x) == StdProc:\n",
    "                if x.name == 'read': x = CG.genRead(y)\n",
    "                elif x.name == 'write': x = CG.genWrite(y)\n",
    "                elif x.name == 'writeln': x = CG.genWriteln()\n",
    "            else: x = CG.genCall(x)\n",
    "        else: mark(\"variable or procedure expected\")\n",
    "    elif SC.sym == BEGIN: x = compoundStatement()\n",
    "    elif SC.sym == IF:\n",
    "        getSym(); x = expression();\n",
    "        if x.tp == Bool: x = CG.genCond(x)\n",
    "        else: mark('boolean expected')\n",
    "        if SC.sym == THEN: getSym()\n",
    "        else: mark(\"'then' expected\")\n",
    "        y = statement()\n",
    "        if SC.sym == ELSE:\n",
    "            if x.tp == Bool: y = CG.genThen(x, y);\n",
    "            getSym()\n",
    "            z = statement();\n",
    "            if x.tp == Bool: x = CG.genIfElse(x, y, z)\n",
    "        else:\n",
    "            if x.tp == Bool: x = CG.genIfThen(x, y)\n",
    "    elif SC.sym == WHILE:\n",
    "        getSym(); t = CG.genTarget(); x = expression()\n",
    "        if x.tp == Bool: x = CG.genCond(x)\n",
    "        else: mark('boolean expected')\n",
    "        if SC.sym == DO: getSym()\n",
    "        else: mark(\"'do' expected\")\n",
    "        y = statement()\n",
    "        if x.tp == Bool: x = CG.genWhile(t, x, y)\n",
    "    else: x = None\n",
    "    return x"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following P0 code was unchanged, apart from allowing ARMv8 as a targer code generation at the end."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def typ():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        type = ident |\n",
    "               \"array\" \"[\" expression \"..\" expression \"]\" \"of\" type |\n",
    "               \"record\" typedIds {\";\" typedIds} \"end\".\n",
    "    Returns a type descriptor \n",
    "    \"\"\"\n",
    "    if SC.sym not in FIRSTTYPE:\n",
    "        getSym(); mark(\"type expected\")\n",
    "        while SC.sym not in FIRSTTYPE | STRONGSYMS | FOLLOWTYPE:\n",
    "            getSym()\n",
    "    if SC.sym == IDENT:\n",
    "        ident = SC.val; x = find(ident); getSym()\n",
    "        if type(x) == Type: x = Type(x.tp)\n",
    "        else: mark('not a type'); x = Type(None)\n",
    "    elif SC.sym == ARRAY:\n",
    "        getSym()\n",
    "        if SC.sym == LBRAK: getSym()\n",
    "        else: mark(\"'[' expected\")\n",
    "        x = expression()\n",
    "        if SC.sym == PERIOD: getSym()\n",
    "        else: mark(\"'.' expected\")\n",
    "        if SC.sym == PERIOD: getSym()\n",
    "        else: mark(\"'.' expected\")\n",
    "        y = expression()\n",
    "        if SC.sym == RBRAK: getSym()\n",
    "        else: mark(\"']' expected\")\n",
    "        if SC.sym == OF: getSym()\n",
    "        else: mark(\"'of' expected\")\n",
    "        z = typ().tp;\n",
    "        if type(x) != Const or x.val < 0:\n",
    "            mark('bad lower bound'); x = Type(None)\n",
    "        elif type(y) != Const or y.val < x.val:\n",
    "            mark('bad upper bound'); y = Type(None)\n",
    "        else: x = Type(CG.genArray(Array(z, x.val, y.val - x.val + 1)))\n",
    "    elif SC.sym == RECORD:\n",
    "        getSym(); openScope(); typedIds(Var)\n",
    "        while SC.sym == SEMICOLON:\n",
    "            getSym(); typedIds(Var)\n",
    "        if SC.sym == END: getSym()\n",
    "        else: mark(\"'end' expected\")\n",
    "        r = topScope(); closeScope()\n",
    "        x = Type(CG.genRec(Record(r)))\n",
    "    else: x = Type(None)\n",
    "    return x\n",
    "\n",
    "def typedIds(kind):\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        typedIds = ident {\",\" ident} \":\" type.\n",
    "    Updates current scope of symbol table\n",
    "    Assumes kind is Var or Ref and applies it to all identifiers\n",
    "    Reports an error if an identifier is already defined in the current scope\n",
    "    \"\"\"\n",
    "    if SC.sym == IDENT: tid = [SC.val]; getSym()\n",
    "    else: mark(\"identifier expected\"); tid = []\n",
    "    while SC.sym == COMMA:\n",
    "        getSym()\n",
    "        if SC.sym == IDENT: tid.append(SC.val); getSym()\n",
    "        else: mark('identifier expected')\n",
    "    if SC.sym == COLON:\n",
    "        getSym(); tp = typ().tp\n",
    "        if tp != None:\n",
    "            for i in tid: newObj(i, kind(tp))\n",
    "    else: mark(\"':' expected\")\n",
    "\n",
    "def declarations(allocVar):\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        declarations =\n",
    "            {\"const\" ident \"=\" expression \";\"}\n",
    "            {\"type\" ident \"=\" type \";\"}\n",
    "            {\"var\" typedIds \";\"}\n",
    "            {\"procedure\" ident [\"(\" [[\"var\"] typedIds {\";\" [\"var\"] typedIds}] \")\"] \";\"\n",
    "                declarations compoundStatement \";\"}.\n",
    "    Updates current scope of symbol table.\n",
    "    Reports an error if an identifier is already defined in the current scope.\n",
    "    For each procedure, code is generated\n",
    "    \"\"\"\n",
    "    if SC.sym not in FIRSTDECL | FOLLOWDECL:\n",
    "        getSym(); mark(\"'begin' or declaration expected\")\n",
    "        while SC.sym not in FIRSTDECL | STRONGSYMS | FOLLOWDECL: getSym()\n",
    "    while SC.sym == CONST:\n",
    "        getSym()\n",
    "        if SC.sym == IDENT:\n",
    "            ident = SC.val; getSym()\n",
    "            if SC.sym == EQ: getSym()\n",
    "            else: mark(\"= expected\")\n",
    "            x = expression()\n",
    "            if type(x) == Const: newObj(ident, x)\n",
    "            else: mark('expression not constant')\n",
    "        else: mark(\"constant name expected\")\n",
    "        if SC.sym == SEMICOLON: getSym()\n",
    "        else: mark(\"; expected\")\n",
    "    while SC.sym == TYPE:\n",
    "        getSym()\n",
    "        if SC.sym == IDENT:\n",
    "            ident = SC.val; getSym()\n",
    "            if SC.sym == EQ: getSym()\n",
    "            else: mark(\"= expected\")\n",
    "            x = typ(); newObj(ident, x)  #  x is of type ST.Type\n",
    "            if SC.sym == SEMICOLON: getSym()\n",
    "            else: mark(\"; expected\")\n",
    "        else: mark(\"type name expected\")\n",
    "    start = len(topScope())\n",
    "    while SC.sym == VAR:\n",
    "        getSym(); typedIds(Var)\n",
    "        if SC.sym == SEMICOLON: getSym()\n",
    "        else: mark(\"; expected\")\n",
    "    varsize = allocVar(topScope(), start)\n",
    "    while SC.sym == PROCEDURE:\n",
    "        getSym()\n",
    "        if SC.sym == IDENT: getSym()\n",
    "        else: mark(\"procedure name expected\")\n",
    "        ident = SC.val; newObj(ident, Proc([])) #  entered without parameters\n",
    "        sc = topScope()\n",
    "        CG.procStart(); openScope() # new scope for parameters and body\n",
    "        if SC.sym == LPAREN:\n",
    "            getSym()\n",
    "            if SC.sym in {VAR, IDENT}:\n",
    "                if SC.sym == VAR: getSym(); typedIds(Ref)\n",
    "                else: typedIds(Var)\n",
    "                while SC.sym == SEMICOLON:\n",
    "                    getSym()\n",
    "                    if SC.sym == VAR: getSym(); typedIds(Ref)\n",
    "                    else: typedIds(Var)\n",
    "            else: mark(\"formal parameters expected\")\n",
    "            fp = topScope()\n",
    "            sc[-1].par = fp[:] #  procedure parameters updated\n",
    "            if SC.sym == RPAREN: getSym()\n",
    "            else: mark(\") expected\")\n",
    "        else: fp = []\n",
    "        parsize = CG.genFormalParams(fp)\n",
    "        if SC.sym == SEMICOLON: getSym()\n",
    "        else: mark(\"; expected\")\n",
    "        localsize = declarations(CG.genLocalVars)\n",
    "        CG.genProcEntry(ident, parsize, localsize)\n",
    "        x = compoundStatement(); CG.genProcExit(x, parsize, localsize)\n",
    "        closeScope() #  scope for parameters and body closed\n",
    "        if SC.sym == SEMICOLON: getSym()\n",
    "        else: mark(\"; expected\")\n",
    "    return varsize\n",
    "\n",
    "def program():\n",
    "    \"\"\"\n",
    "    Parses\n",
    "        program = \"program\" ident \";\" declarations compoundStatement(1).\n",
    "    Generates code if no error is reported\n",
    "    \"\"\"\n",
    "    newObj('boolean', Type(Bool)); Bool.size = 4\n",
    "    newObj('integer', Type(Int)); Int.size = 4\n",
    "    newObj('true', Const(Bool, 1))\n",
    "    newObj('false', Const(Bool, 0))\n",
    "    newObj('read', StdProc([Ref(Int)]))\n",
    "    newObj('write', StdProc([Var(Int)]))\n",
    "    newObj('writeln', StdProc([]))\n",
    "    CG.progStart()\n",
    "    if SC.sym == PROGRAM: getSym()\n",
    "    else: mark(\"'program' expected\")\n",
    "    ident = SC.val\n",
    "    if SC.sym == IDENT: getSym()\n",
    "    else: mark('program name expected')\n",
    "    if SC.sym == SEMICOLON: getSym()\n",
    "    else: mark('; expected')\n",
    "    declarations(CG.genGlobalVars); CG.progEntry(ident)\n",
    "    x = compoundStatement()\n",
    "    return CG.progExit(x)\n",
    "\n",
    "def compileString(src, dstfn = None, target = 'armv8'):\n",
    "    \"\"\"Compiles string src; if dstfn is provided, the code is written to that\n",
    "    file, otherwise printed on the screen\"\"\"\n",
    "    global CG\n",
    "    #  used for init, genRec, genArray, progStart, genGlobalVars, \\\n",
    "    #  progEntry, progExit, procStart, genFormalParams, genActualPara, \\\n",
    "    #  genLocalVars, genProcEntry, genProcExit, genSelect, genIndex, \\\n",
    "    #  genVar, genConst, genUnaryOp, genBinaryOp, genRelation, genSeq, \\\n",
    "    #  genAssign, genCall, genRead, genWrite, genWriteln, genCond, \\\n",
    "    #  genIfThen, genThen, genIfElse, genTarget, genWhile\n",
    "    if target == 'mips': import CGmips as CG\n",
    "    elif target == 'ast': import CGast as CG\n",
    "    elif target == 'armv8': import CGARMv8 as CG #### added for armv8 support.\n",
    "    else: print('unknown target'); return\n",
    "    SC.init(src)\n",
    "    ST.init()\n",
    "    CG.init()\n",
    "    p = program()\n",
    "    if p != None and not SC.error:\n",
    "        if dstfn == None: print(p)\n",
    "        else:\n",
    "            with open(dstfn, 'w') as f: f.write(p);\n",
    "\n",
    "def compileFile(srcfn):\n",
    "    if srcfn.endswith('.p'):\n",
    "        with open(srcfn, 'r') as f: src = f.read()\n",
    "        dstfn = srcfn[:-2] + '.s'\n",
    "        compileString(src, dstfn)\n",
    "    else: print(\"'.p' file extension expected\")\n",
    "\n",
    "# sampe usage:\n",
    "# import os\n",
    "# os.chdir('/path/to/my/directory')\n",
    "# compileFile('myprogram.p')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Finally, due to the change in the code gen the default code generation file was changed to **CGARMv8** as opposed to CGmips."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "importing Jupyter notebook from CGARMv8.ipynb\n",
      "\t.data\n",
      "z_:\t.space 60\n",
      "x_:\t.space 60\n",
      "y_:\t.space 4\n",
      "\t.text\n",
      "\t.global main\n",
      "main:\t\n",
      "\tadrp x14, z_\n",
      "\tadd w14, w14, :lo12:z_\n",
      "\tadd w14, w14, #0\n",
      "\tmov w11, #1\n",
      "\tstr w11, [x14]\n",
      "\tadrp x12, z_\n",
      "\tadd w12, w12, :lo12:z_\n",
      "\tadd w12, w12, #56\n",
      "\tmov w9, #1\n",
      "\tstr w9, [x12]\n",
      "\tmov w13, wzr\n",
      "\tmov w10, #12\n",
      ".L0:\t\n",
      "\tadrp x15, z_\n",
      "\tmov w14, #4\n",
      "\tmadd w15, w14, w13, w15\n",
      "\tadd w15, w15, :lo12:z_\n",
      "\tld1 {v18.4S}, [x15]\n",
      "\tmov w11, #3\n",
      "\tdup v6.4S, w11\n",
      "\tadd v27.4S, v18.4S, v6.4S\n",
      "\tdup v30.4S, wzr\n",
      "\tadrp x12, z_\n",
      "\tmov w9, #4\n",
      "\tmadd w12, w9, w13, w12\n",
      "\tadd w12, w12, :lo12:z_\n",
      "\tld1 {v20.4S}, [x12]\n",
      "\tsub v13.4S, v30.4S, v20.4S\n",
      "\tmov w15, #1\n",
      "\tdup v0.4S, w15\n",
      "\tadrp x14, z_\n",
      "\tmov w11, #4\n",
      "\tmadd w14, w11, w13, w14\n",
      "\tadd w14, w14, :lo12:z_\n",
      "\tld1 {v4.4S}, [x14]\n",
      "\tadd v3.4S, v0.4S, v4.4S\n",
      "\tdup v15.4S, wzr\n",
      "\tsub v8.4S, v15.4S, v3.4S\n",
      "\tmov w12, #7\n",
      "\tdup v7.4S, w12\n",
      "\tmul v26.4S, v7.4S, v8.4S\n",
      "\tadd v13.4S, v13.4S, v26.4S\n",
      "\tmul v27.4S, v27.4S, v13.4S\n",
      "\tadrp x9, x_\n",
      "\tmov w15, #4\n",
      "\tmadd w9, w15, w13, w9\n",
      "\tadd w9, w9, :lo12:x_\n",
      "\tst1 {v27.4S}, [x9]\n",
      "\tadd w13, w13, #4\n",
      "\tcmp w13, w10\n",
      "\tblt .L0\n",
      "\tadrp x14, z_\n",
      "\tadd w14, w14, #48\n",
      "\tadd w14, w14, :lo12:z_\n",
      "\tldr w11, [x14]\n",
      "\tmov w12, #3\n",
      "\tadd w11, w11, w12\n",
      "\tmov w9, #0\n",
      "\tadrp x15, z_\n",
      "\tadd w15, w15, #48\n",
      "\tadd w15, w15, :lo12:z_\n",
      "\tldr w14, [x15]\n",
      "\tsub w9, w9, w14\n",
      "\tmov w12, #1\n",
      "\tadrp x15, z_\n",
      "\tadd w15, w15, #48\n",
      "\tadd w15, w15, :lo12:z_\n",
      "\tldr w14, [x15]\n",
      "\tadd w12, w12, w14\n",
      "\tmov w15, #0\n",
      "\tsub w15, w15, w12\n",
      "\tmov w14, #7\n",
      "\tmul w14, w14, w15\n",
      "\tadd w9, w9, w14\n",
      "\tmul w11, w11, w9\n",
      "\tadrp x12, x_\n",
      "\tadd w12, w12, #48\n",
      "\tadd w12, w12, :lo12:x_\n",
      "\tstr w11, [x12]\n",
      "\tadrp x9, z_\n",
      "\tadd w9, w9, #52\n",
      "\tadd w9, w9, :lo12:z_\n",
      "\tldr w15, [x9]\n",
      "\tmov w14, #3\n",
      "\tadd w15, w15, w14\n",
      "\tmov w11, #0\n",
      "\tadrp x12, z_\n",
      "\tadd w12, w12, #52\n",
      "\tadd w12, w12, :lo12:z_\n",
      "\tldr w9, [x12]\n",
      "\tsub w11, w11, w9\n",
      "\tmov w14, #1\n",
      "\tadrp x12, z_\n",
      "\tadd w12, w12, #52\n",
      "\tadd w12, w12, :lo12:z_\n",
      "\tldr w9, [x12]\n",
      "\tadd w14, w14, w9\n",
      "\tmov w12, #0\n",
      "\tsub w12, w12, w14\n",
      "\tmov w9, #7\n",
      "\tmul w9, w9, w12\n",
      "\tadd w11, w11, w9\n",
      "\tmul w15, w15, w11\n",
      "\tadrp x14, x_\n",
      "\tadd w14, w14, #52\n",
      "\tadd w14, w14, :lo12:x_\n",
      "\tstr w15, [x14]\n",
      "\tadrp x11, z_\n",
      "\tadd w11, w11, #56\n",
      "\tadd w11, w11, :lo12:z_\n",
      "\tldr w12, [x11]\n",
      "\tmov w9, #3\n",
      "\tadd w12, w12, w9\n",
      "\tmov w15, #0\n",
      "\tadrp x14, z_\n",
      "\tadd w14, w14, #56\n",
      "\tadd w14, w14, :lo12:z_\n",
      "\tldr w11, [x14]\n",
      "\tsub w15, w15, w11\n",
      "\tmov w9, #1\n",
      "\tadrp x14, z_\n",
      "\tadd w14, w14, #56\n",
      "\tadd w14, w14, :lo12:z_\n",
      "\tldr w11, [x14]\n",
      "\tadd w9, w9, w11\n",
      "\tmov w14, #0\n",
      "\tsub w14, w14, w9\n",
      "\tmov w11, #7\n",
      "\tmul w11, w11, w14\n",
      "\tadd w15, w15, w11\n",
      "\tmul w12, w12, w15\n",
      "\tadrp x9, x_\n",
      "\tadd w9, w9, #56\n",
      "\tadd w9, w9, :lo12:x_\n",
      "\tstr w12, [x9]\n",
      "\tmov w15, wzr\n",
      "\tmov w13, #12\n",
      ".L1:\t\n",
      "\tdup v28.4S, wzr\n",
      "\tadrp x10, x_\n",
      "\tmov w14, #4\n",
      "\tmadd w10, w14, w15, w10\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tld1 {v25.4S}, [x10]\n",
      "\tsub v14.4S, v28.4S, v25.4S\n",
      "\tadrp x11, x_\n",
      "\tmov w12, #4\n",
      "\tmadd w11, w12, w15, w11\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tst1 {v14.4S}, [x11]\n",
      "\tadd w15, w15, #4\n",
      "\tcmp w15, w13\n",
      "\tblt .L1\n",
      "\tmov w9, #0\n",
      "\tadrp x10, x_\n",
      "\tadd w10, w10, #48\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tldr w14, [x10]\n",
      "\tsub w9, w9, w14\n",
      "\tadrp x11, x_\n",
      "\tadd w11, w11, #48\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tstr w9, [x11]\n",
      "\tmov w12, #0\n",
      "\tadrp x9, x_\n",
      "\tadd w9, w9, #52\n",
      "\tadd w9, w9, :lo12:x_\n",
      "\tldr w10, [x9]\n",
      "\tsub w12, w12, w10\n",
      "\tadrp x14, x_\n",
      "\tadd w14, w14, #52\n",
      "\tadd w14, w14, :lo12:x_\n",
      "\tstr w12, [x14]\n",
      "\tmov w11, #0\n",
      "\tadrp x12, x_\n",
      "\tadd w12, w12, #56\n",
      "\tadd w12, w12, :lo12:x_\n",
      "\tldr w9, [x12]\n",
      "\tsub w11, w11, w9\n",
      "\tadrp x10, x_\n",
      "\tadd w10, w10, #56\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tstr w11, [x10]\n",
      "\tmov w13, wzr\n",
      "\tmov w14, #12\n",
      ".L2:\t\n",
      "\tadrp x11, x_\n",
      "\tmov w12, #4\n",
      "\tmadd w11, w12, w13, w11\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tld1 {v24.4S}, [x11]\n",
      "\tmov w9, #6\n",
      "\tdup v11.4S, w9\n",
      "\tscvtf v24.4S, v24.4S\n",
      "\tscvtf v11.4S, v11.4S\n",
      "\tfdiv v5.4S, v24.4S, v11.4S\n",
      "\tfcvtzs v5.4S, v5.4S\n",
      "\tfcvtzs v24.4S, v24.4S\n",
      "\tfcvtzs v11.4S, v11.4S\n",
      "\tmul v16.4S, v5.4S, v11.4S\n",
      "\tsub v5.4S, v24.4S, v16.4S\n",
      "\tadrp x15, x_\n",
      "\tmov w10, #4\n",
      "\tmadd w15, w10, w13, w15\n",
      "\tadd w15, w15, :lo12:x_\n",
      "\tst1 {v5.4S}, [x15]\n",
      "\tadd w13, w13, #4\n",
      "\tcmp w13, w14\n",
      "\tblt .L2\n",
      "\tadrp x11, x_\n",
      "\tadd w11, w11, #48\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tldr w12, [x11]\n",
      "\tmov w9, #6\n",
      "\tsdiv w15, w12, w9\n",
      "\tmsub w15, w15, w9, w12\n",
      "\tadrp x10, x_\n",
      "\tadd w10, w10, #48\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tstr w15, [x10]\n",
      "\tadrp x11, x_\n",
      "\tadd w11, w11, #52\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tldr w12, [x11]\n",
      "\tmov w9, #6\n",
      "\tsdiv w15, w12, w9\n",
      "\tmsub w15, w15, w9, w12\n",
      "\tadrp x10, x_\n",
      "\tadd w10, w10, #52\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tstr w15, [x10]\n",
      "\tadrp x11, x_\n",
      "\tadd w11, w11, #56\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tldr w12, [x11]\n",
      "\tmov w9, #6\n",
      "\tsdiv w15, w12, w9\n",
      "\tmsub w15, w15, w9, w12\n",
      "\tadrp x10, x_\n",
      "\tadd w10, w10, #56\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tstr w15, [x10]\n",
      "\tadrp x13, x_\n",
      "\tadd w13, w13, :lo12:x_\n",
      "\tadd w13, w13, #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tmov x1, x13\n",
      "\tmov w2, #4\n",
      "\tsvc #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tsub sp, sp, #16\n",
      "\tmov w14, #10\n",
      "\tsturb w14, [sp]\n",
      "\tmov x1, sp\n",
      "\tmov w2, #1\n",
      "\tsvc #0\n",
      "\tadd sp, sp, #16\n",
      "\tadrp x11, x_\n",
      "\tadd w11, w11, :lo12:x_\n",
      "\tadd w11, w11, #4\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tmov x1, x11\n",
      "\tmov w2, #4\n",
      "\tsvc #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tsub sp, sp, #16\n",
      "\tmov w12, #10\n",
      "\tsturb w12, [sp]\n",
      "\tmov x1, sp\n",
      "\tmov w2, #1\n",
      "\tsvc #0\n",
      "\tadd sp, sp, #16\n",
      "\tadrp x9, x_\n",
      "\tadd w9, w9, :lo12:x_\n",
      "\tadd w9, w9, #44\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tmov x1, x9\n",
      "\tmov w2, #4\n",
      "\tsvc #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tsub sp, sp, #16\n",
      "\tmov w15, #10\n",
      "\tsturb w15, [sp]\n",
      "\tmov x1, sp\n",
      "\tmov w2, #1\n",
      "\tsvc #0\n",
      "\tadd sp, sp, #16\n",
      "\tadrp x10, x_\n",
      "\tadd w10, w10, :lo12:x_\n",
      "\tadd w10, w10, #48\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tmov x1, x10\n",
      "\tmov w2, #4\n",
      "\tsvc #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tsub sp, sp, #16\n",
      "\tmov w13, #10\n",
      "\tsturb w13, [sp]\n",
      "\tmov x1, sp\n",
      "\tmov w2, #1\n",
      "\tsvc #0\n",
      "\tadd sp, sp, #16\n",
      "\tadrp x14, x_\n",
      "\tadd w14, w14, :lo12:x_\n",
      "\tadd w14, w14, #52\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tmov x1, x14\n",
      "\tmov w2, #4\n",
      "\tsvc #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tsub sp, sp, #16\n",
      "\tmov w11, #10\n",
      "\tsturb w11, [sp]\n",
      "\tmov x1, sp\n",
      "\tmov w2, #1\n",
      "\tsvc #0\n",
      "\tadd sp, sp, #16\n",
      "\tadrp x12, x_\n",
      "\tadd w12, w12, :lo12:x_\n",
      "\tadd w12, w12, #56\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tmov x1, x12\n",
      "\tmov w2, #4\n",
      "\tsvc #0\n",
      "\tmov w8, #64\n",
      "\tmov w0, #1\n",
      "\tsub sp, sp, #16\n",
      "\tmov w9, #10\n",
      "\tsturb w9, [sp]\n",
      "\tmov x1, sp\n",
      "\tmov w2, #1\n",
      "\tsvc #0\n",
      "\tadd sp, sp, #16\n",
      "\tmov w8, #93\n",
      "\tmov w0, wzr\n",
      "\tsvc #0\n",
      "\tnop\n"
     ]
    }
   ],
   "source": [
    "compileString(\"\"\"\n",
    "program p;\n",
    "  type S = array [0..14] of integer;\n",
    "  var y: integer;\n",
    "  var x: S;\n",
    "  var z: S;\n",
    "  begin\n",
    "    z[0] := 1;\n",
    "    z[14] := 1;\n",
    "    x := (z+3) * (-z + (7 * (-(1 + z))));\n",
    "    x := -x;\n",
    "    x := x mod 6;\n",
    "    write(x[0]); writeln(); {prints 0}\n",
    "    write(x[1]); writeln(); {prints 3}\n",
    "    write(x[11]); writeln(); {prints 3}\n",
    "    write(x[12]); writeln(); {prints 3}\n",
    "    write(x[13]); writeln(); {prints 3}\n",
    "    write(x[14]); writeln() {prints 0}\n",
    "    {x := x * z;}\n",
    "  end\n",
    "\"\"\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Backend documentation can be seen in CGARMv8.ipynb"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Unicorn CPU Emulation\n",
    "### Beyond this point code does not compile correctly\n",
    "\n",
    "In an attempt to set up a virtual testing environment with Unicorn we downloaded the libraries available at http://www.unicorn-engine.org and installed the python binding. We did set up a minimum viable environment to test our code, similar to QtSPIM. There is a necessary instruction preamble to enable SIMD and float instructions on the processor which are statically included in every program loaded. It should be noted the both unicorn code and opcode_scraper.py are designed to run in Python 2."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The unicorn code reads binary code from standard in, allowing compiled binary output to be directly piped into the emulator with a terminal command such as \"hex.out | python unicorn.py\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from __future__ import print_function\n",
    "from unicorn import *\n",
    "from unicorn.arm64_const import *\n",
    "import sys\n",
    "\n",
    "code = sys.stdin.read()\n",
    "\n",
    "# Processor preamble to enable floating point ops and NEON (SIMD) ops\n",
    "# http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/BABGBFBF.html\n",
    "# http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/CEGDJDJD.html\n",
    "NEON_ENABLE = b\"\\x41\\x10\\x38\\xd5\"   # mrs x1, cpacr_el1\n",
    "NEON_ENABLE += b\"\\x21\\x04\\x6c\\xb2\"  # orr x1, x1, #0x300000\n",
    "NEON_ENABLE += b\"\\x41\\x10\\x18\\xd5\"  # msr cpacr_el1, x1\n",
    "NEON_ENABLE += b\"\\xdf\\x3f\\x03\\xd5\"  # isb\n",
    "\n",
    "# code to be emulated\n",
    "ARM64_CODE = NEON_ENABLE + code\n",
    "\n",
    "# memory address where emulation starts\n",
    "ADDRESS = 0x1000000"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Hooks are used for simple debugging to print which instructions are being executed during each step."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "# callback for tracing instructions\n",
    "def hook_code(uc, address, size, user_data):\n",
    "    print(\">>> Tracing instruction at 0x%x, instruction size = 0x%x\" %(address, size))\n",
    "\n",
    "    reg_XN = []\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X9))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X10))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X11))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X12))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X13))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X14))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X15))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X16))\n",
    "\n",
    "    j = 0\n",
    "    for i in reg_XN:\n",
    "        print(\">>> X%d = 0x%x\" %(j+9, i))\n",
    "        j = j + 1\n",
    "\n",
    "    print(\">>> SP = 0x%x\"%mu.reg_read(UC_ARM64_REG_SP))\n",
    "    '''for i in range(0x108d010, 0x108d070, 4):\n",
    "        tmp = mu.mem_read(i, 4)\n",
    "        print(\">>> Read 4 bytes from [0x%x] = 0x\" %(i), end=\"\")\n",
    "        for i in reversed(tmp):\n",
    "            print(\"%x\" %(i), end=\"\")\n",
    "    print(\"\")'''\n",
    "    sys.stdout.flush()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The hook_intr function provides a necessary feature. It responds to our code's primitive syscalls. It doubled as a debugging facility as it would be called if the processor raised a non-syscall interrupt as well."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def hook_intr(uc, exception_index, user_data):\n",
    "    print(\"exception index: %d\"%exception_index)\n",
    "\n",
    "    # Handle SVC call\n",
    "    if exception_index == 2:  # 2 is a constant number in unicorn\n",
    "        syscall_op = mu.reg_read(UC_ARM64_REG_X8)\n",
    "        # syscall codes and argument order and purpose taken from\n",
    "        # https://w3challs.com/syscalls/?arch=arm_strong\n",
    "        # It should be noted to more closely emulate the syscalls provided by the\n",
    "        # original MIPS codegen that char* from the actual syscalls is the memory\n",
    "        # location for which to read/write a len (x2) integer.\n",
    "        if syscall_op == 93:  # Exit syscall\n",
    "            exit_code = mu.reg_read(UC_ARM64_REG_X0)\n",
    "            print(\"Program exited with status %d\"%exit_code)\n",
    "            uc.emu_stop()\n",
    "            return\n",
    "        elif syscall_op == 63:  # Read syscall\n",
    "            print(\"Requesting integer input of size %d\"%mu.reg_read(UC_ARM64_REG_X2))\n",
    "            fd = mu.reg_read(UC_ARM64_REG_X0)\n",
    "            if fd != 0:\n",
    "                print(\"Warning: Non stdin fd specified (%d)\"%fd)\n",
    "            addr = mu.reg_read(UC_ARM64_REG_X1)\n",
    "            mu.mem_write(addr, struct.pack('<i', 40))\n",
    "            return\n",
    "        elif syscall_op == 64:  # Write syscall\n",
    "            print(\"Requesting integer output of size %d\"%mu.reg_read(UC_ARM64_REG_X2))\n",
    "            fd = mu.reg_read(UC_ARM64_REG_X0)\n",
    "            if fd != 1 and fd != 2:\n",
    "                print(\"Warning: Non stdout/stderr fd specified (%d)\"%fd)\n",
    "            addr = mu.reg_read(UC_ARM64_REG_X1)\n",
    "            #mu.mem_write(addr, struct.pack('<i', 40))\n",
    "            sz = mu.reg_read(UC_ARM64_REG_X2)\n",
    "            val = mu.mem_read(addr, sz)\n",
    "            # Hack\n",
    "            if sz == 1 and val == '\\x0A':\n",
    "                print(file=sys.stderr)\n",
    "            else:\n",
    "                print(struct.unpack('<i',str(val))[0], end='', file=sys.stderr)\n",
    "            return\n",
    "        else:\n",
    "            print(\"CPU received unhandled software exception %d\"%syscall_op)\n",
    "\n",
    "    # If an execption is still running here then it is a real problem,\n",
    "    # dump the state\n",
    "    reg_XN = []\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X9))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X10))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X11))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X12))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X13))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X14))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X15))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X16))\n",
    "\n",
    "    j = 0\n",
    "    for i in reg_XN:\n",
    "        print(\">>> X%d = 0x%x\" %(j+9, i))\n",
    "        j = j + 1\n",
    "\n",
    "    print(\">>> W0 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W0))\n",
    "    print(\">>> W8 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W8))\n",
    "    print(\">>> W9 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W9))\n",
    "    print(\">>> W11 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W10))\n",
    "    print(\">>> W12 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W11))\n",
    "    print(\">>> W13 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W12))\n",
    "    print(\">>> W14 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W13))\n",
    "    print(\">>> W15 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W14))\n",
    "    print(\">>> W16 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W15))\n",
    "\n",
    "    print(\">>> V0 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V0))\n",
    "    print(\">>> V1 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V1))\n",
    "    print(\">>> V2 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V2))\n",
    "    print(\">>> V3 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V3))\n",
    "    print(\">>> V4 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V4))\n",
    "    print(\">>> V5 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V5))\n",
    "    print(\">>> V6 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V6))\n",
    "    print(\">>> V7 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V7))\n",
    "    print(\">>> V8 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V8))\n",
    "    print(\">>> V9 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V9))\n",
    "    print(\">>> V11 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V10))\n",
    "    print(\">>> V12 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V11))\n",
    "    print(\">>> V13 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V12))\n",
    "    print(\">>> V14 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V13))\n",
    "    print(\">>> V15 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V14))\n",
    "    print(\">>> V16 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V15))\n",
    "    print(\">>> V23 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V23))\n",
    "    uc.emu_stop()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Address space is allocated for the emulation, architecture is specified and the code is ran. Registers can be checked to verify correct output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Emulate arm code\n",
      "ERROR: name 'Uc' is not defined\n"
     ]
    }
   ],
   "source": [
    "print(\"Emulate arm code\")\n",
    "try:\n",
    "    # Initialize emulator in ARM-64bit mode\n",
    "    mu = Uc(UC_ARCH_ARM64, UC_MODE_ARM)\n",
    "\n",
    "    # map 2MB memory for this emulation\n",
    "    mu.mem_map(ADDRESS, 10 * 1024 * 1024)\n",
    "\n",
    "    # write machine code to be emulated to memory\n",
    "    mu.mem_write(ADDRESS+0x658-len(NEON_ENABLE), ARM64_CODE)  # Offset is needed to keep the relative value of data the same\n",
    "\n",
    "    # Shoehorn stack\n",
    "    mu.reg_write(UC_ARM64_REG_SP, ADDRESS + 9 * 1024 * 1024)\n",
    "    mu.reg_write(UC_ARM64_REG_X29, ADDRESS + 9 * 1024 * 1024)\n",
    "\n",
    "    # tracing all instructions with customized callback\n",
    "    mu.hook_add(UC_HOOK_CODE, hook_code)\n",
    "\n",
    "    mu.hook_add(UC_HOOK_INTR, hook_intr)\n",
    "\n",
    "    # initialize machine registers\n",
    "    #mu.reg_write(UC_ARM64_REG_X11, 0x0)\n",
    "    #mu.reg_write(UC_ARM64_REG_X13, 0x10)\n",
    "    #mu.reg_write(UC_ARM64_REG_X15, 0x3)\n",
    "    # mu.reg_write(UC_ARM64_REG_X0, 0x7890)\n",
    "    # etc...\n",
    "\n",
    "    # emulate code in infinite time & unlimited instructions\n",
    "    # The address offset is to match the offset provided by\n",
    "    # objdump so all global variable have the expected address\n",
    "    # Another stipulation is the first instruction from \"main\"\n",
    "    # of the assembly is expected to be the first instruction\n",
    "    # Unicorn will read.\n",
    "    mu.emu_start(ADDRESS+0x658-len(NEON_ENABLE), len(ARM64_CODE))\n",
    "\n",
    "    # now print out some registers\n",
    "    print(\"Emulation done. Below is the CPU context\")\n",
    "\n",
    "    reg_XN = []\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X9))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X10))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X11))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X12))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X13))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X14))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X15))\n",
    "    reg_XN.append(mu.reg_read(UC_ARM64_REG_X16))\n",
    "\n",
    "    j = 0\n",
    "    for i in reg_XN:\n",
    "        print(\">>> X%d = 0x%x\" %(j+9, i))\n",
    "        j = j + 1\n",
    "\n",
    "    print(\">>> W9 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W9))\n",
    "    print(\">>> W11 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W10))\n",
    "    print(\">>> W12 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W11))\n",
    "    print(\">>> W13 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W12))\n",
    "    print(\">>> W14 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W13))\n",
    "    print(\">>> W15 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W14))\n",
    "    print(\">>> W16 = 0x%x\"%mu.reg_read(UC_ARM64_REG_W15))\n",
    "\n",
    "    print(\">>> V0 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V0))\n",
    "    print(\">>> V1 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V1))\n",
    "    print(\">>> V2 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V2))\n",
    "    print(\">>> V3 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V3))\n",
    "    print(\">>> V4 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V4))\n",
    "    print(\">>> V5 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V5))\n",
    "    print(\">>> V6 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V6))\n",
    "    print(\">>> V7 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V7))\n",
    "    print(\">>> V8 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V8))\n",
    "    print(\">>> V9 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V9))\n",
    "    print(\">>> V11 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V10))\n",
    "    print(\">>> V12 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V11))\n",
    "    print(\">>> V13 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V12))\n",
    "    print(\">>> V14 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V13))\n",
    "    print(\">>> V15 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V14))\n",
    "    print(\">>> V16 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V15))\n",
    "    print(\">>> V21 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V21))\n",
    "    print(\">>> V23 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V23))\n",
    "    print(\">>> V24 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V24))\n",
    "    print(\">>> V25 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V25))\n",
    "    print(\">>> V29 = 0x%x\"%mu.reg_read(UC_ARM64_REG_V29))\n",
    "\n",
    "    # Dump where gcc /usually/ assembles global locations to\n",
    "    for i in range(0x108d000, 0x108d160, 4):\n",
    "        tmp = mu.mem_read(i, 4)\n",
    "        print(\">>> Read 4 bytes from [0x%x] = 0x\" %(i), end=\"\")\n",
    "        for i in reversed(tmp):\n",
    "            print(\"%x\" %(i), end=\"\")\n",
    "        print(\"\")\n",
    " \n",
    "except Exception as e:\n",
    "    print(\"ERROR: %s\" % e) \n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Parsing ARM64 Output For Unicorn\n",
    "\n",
    "The unicorn code above takes binary intructions only, which need to be extracted from our generated code output. In order to test our generated code, it must first be ran with a aarch64-linux-gnu-{gcc,objdump} commands which produces output similar to what can be seen below:"
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": [
    "0000000000400658 <main>:\n",
    "  400658:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  40065c:\t11004129 \tadd\tw9, w9, #0x10\n",
    "  400660:\t11000129 \tadd\tw9, w9, #0x0\n",
    "  400664:\t5280002c \tmov\tw12, #0x1                   \t// #1\n",
    "  400668:\tb900012c \tstr\tw12, [x9]\n",
    "  40066c:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  400670:\t110041ef \tadd\tw15, w15, #0x10\n",
    "  400674:\t1100e1ef \tadd\tw15, w15, #0x38\n",
    "  400678:\t5280002d \tmov\tw13, #0x1                   \t// #1\n",
    "  40067c:\tb90001ed \tstr\tw13, [x15]\n",
    "  400680:\t2a1f03ea \tmov\tw10, wzr\n",
    "  400684:\t5280018b \tmov\tw11, #0xc                   \t// #12\n",
    "  400688:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  40068c:\t52800089 \tmov\tw9, #0x4                   \t// #4\n",
    "  400690:\t1b0a392e \tmadd\tw14, w9, w10, w14\n",
    "  400694:\t110041ce \tadd\tw14, w14, #0x10\n",
    "  400698:\t4c4079dd \tld1\t{v29.4s}, [x14]\n",
    "  40069c:\t5280006c \tmov\tw12, #0x3                   \t// #3\n",
    "  4006a0:\t4e040d8b \tdup\tv11.4s, w12\n",
    "  4006a4:\t4eab87b7 \tadd\tv23.4s, v29.4s, v11.4s\n",
    "  4006a8:\t4e040fe4 \tdup\tv4.4s, wzr\n",
    "  4006ac:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  4006b0:\t5280008d \tmov\tw13, #0x4                   \t// #4\n",
    "  4006b4:\t1b0a3daf \tmadd\tw15, w13, w10, w15\n",
    "  4006b8:\t110041ef \tadd\tw15, w15, #0x10\n",
    "  4006bc:\t4c4079ed \tld1\t{v13.4s}, [x15]\n",
    "  4006c0:\t6ead8481 \tsub\tv1.4s, v4.4s, v13.4s\n",
    "  4006c4:\t5280002e \tmov\tw14, #0x1                   \t// #1\n",
    "  4006c8:\t4e040dd4 \tdup\tv20.4s, w14\n",
    "  4006cc:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  4006d0:\t5280008c \tmov\tw12, #0x4                   \t// #4\n",
    "  4006d4:\t1b0a2589 \tmadd\tw9, w12, w10, w9\n",
    "  4006d8:\t11004129 \tadd\tw9, w9, #0x10\n",
    "  4006dc:\t4c407938 \tld1\t{v24.4s}, [x9]\n",
    "  4006e0:\t4eb88692 \tadd\tv18.4s, v20.4s, v24.4s\n",
    "  4006e4:\t4e040fe3 \tdup\tv3.4s, wzr\n",
    "  4006e8:\t6eb2847a \tsub\tv26.4s, v3.4s, v18.4s\n",
    "  4006ec:\t528000ef \tmov\tw15, #0x7                   \t// #7\n",
    "  4006f0:\t4e040dec \tdup\tv12.4s, w15\n",
    "  4006f4:\t4eba9d95 \tmul\tv21.4s, v12.4s, v26.4s\n",
    "  4006f8:\t4eb58421 \tadd\tv1.4s, v1.4s, v21.4s\n",
    "  4006fc:\t4ea19ef7 \tmul\tv23.4s, v23.4s, v1.4s\n",
    "  400700:\tb000046d \tadrp\tx13, 48d000 <__data_start>\n",
    "  400704:\t5280008e \tmov\tw14, #0x4                   \t// #4\n",
    "  400708:\t1b0a35cd \tmadd\tw13, w14, w10, w13\n",
    "  40070c:\t110131ad \tadd\tw13, w13, #0x4c\n",
    "  400710:\t4c0079b7 \tst1\t{v23.4s}, [x13]\n",
    "  400714:\t1100114a \tadd\tw10, w10, #0x4\n",
    "  400718:\t6b0b015f \tcmp\tw10, w11\n",
    "  40071c:\t54fffb6b \tb.lt\t400688 <main+0x30>\n",
    "  400720:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  400724:\t1100c129 \tadd\tw9, w9, #0x30\n",
    "  400728:\t11004129 \tadd\tw9, w9, #0x10\n",
    "  40072c:\tb940012c \tldr\tw12, [x9]\n",
    "  400730:\t5280006f \tmov\tw15, #0x3                   \t// #3\n",
    "  400734:\t0b0f018c \tadd\tw12, w12, w15\n",
    "  400738:\t5280000d \tmov\tw13, #0x0                   \t// #0\n",
    "  40073c:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  400740:\t1100c1ce \tadd\tw14, w14, #0x30\n",
    "  400744:\t110041ce \tadd\tw14, w14, #0x10\n",
    "  400748:\tb94001c9 \tldr\tw9, [x14]\n",
    "  40074c:\t4b0901ad \tsub\tw13, w13, w9\n",
    "  400750:\t5280002f \tmov\tw15, #0x1                   \t// #1\n",
    "  400754:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  400758:\t1100c1ce \tadd\tw14, w14, #0x30\n",
    "  40075c:\t110041ce \tadd\tw14, w14, #0x10\n",
    "  400760:\tb94001c9 \tldr\tw9, [x14]\n",
    "  400764:\t0b0901ef \tadd\tw15, w15, w9\n",
    "  400768:\t5280000e \tmov\tw14, #0x0                   \t// #0\n",
    "  40076c:\t4b0f01ce \tsub\tw14, w14, w15\n",
    "  400770:\t528000e9 \tmov\tw9, #0x7                   \t// #7\n",
    "  400774:\t1b0e7d29 \tmul\tw9, w9, w14\n",
    "  400778:\t0b0901ad \tadd\tw13, w13, w9\n",
    "  40077c:\t1b0d7d8c \tmul\tw12, w12, w13\n",
    "  400780:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  400784:\t1100c1ef \tadd\tw15, w15, #0x30\n",
    "  400788:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  40078c:\tb90001ec \tstr\tw12, [x15]\n",
    "  400790:\tb000046d \tadrp\tx13, 48d000 <__data_start>\n",
    "  400794:\t1100d1ad \tadd\tw13, w13, #0x34\n",
    "  400798:\t110041ad \tadd\tw13, w13, #0x10\n",
    "  40079c:\tb94001ae \tldr\tw14, [x13]\n",
    "  4007a0:\t52800069 \tmov\tw9, #0x3                   \t// #3\n",
    "  4007a4:\t0b0901ce \tadd\tw14, w14, w9\n",
    "  4007a8:\t5280000c \tmov\tw12, #0x0                   \t// #0\n",
    "  4007ac:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  4007b0:\t1100d1ef \tadd\tw15, w15, #0x34\n",
    "  4007b4:\t110041ef \tadd\tw15, w15, #0x10\n",
    "  4007b8:\tb94001ed \tldr\tw13, [x15]\n",
    "  4007bc:\t4b0d018c \tsub\tw12, w12, w13\n",
    "  4007c0:\t52800029 \tmov\tw9, #0x1                   \t// #1\n",
    "  4007c4:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  4007c8:\t1100d1ef \tadd\tw15, w15, #0x34\n",
    "  4007cc:\t110041ef \tadd\tw15, w15, #0x10\n",
    "  4007d0:\tb94001ed \tldr\tw13, [x15]\n",
    "  4007d4:\t0b0d0129 \tadd\tw9, w9, w13\n",
    "  4007d8:\t5280000f \tmov\tw15, #0x0                   \t// #0\n",
    "  4007dc:\t4b0901ef \tsub\tw15, w15, w9\n",
    "  4007e0:\t528000ed \tmov\tw13, #0x7                   \t// #7\n",
    "  4007e4:\t1b0f7dad \tmul\tw13, w13, w15\n",
    "  4007e8:\t0b0d018c \tadd\tw12, w12, w13\n",
    "  4007ec:\t1b0c7dce \tmul\tw14, w14, w12\n",
    "  4007f0:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  4007f4:\t1100d129 \tadd\tw9, w9, #0x34\n",
    "  4007f8:\t11013129 \tadd\tw9, w9, #0x4c\n",
    "  4007fc:\tb900012e \tstr\tw14, [x9]\n",
    "  400800:\tb000046c \tadrp\tx12, 48d000 <__data_start>\n",
    "  400804:\t1100e18c \tadd\tw12, w12, #0x38\n",
    "  400808:\t1100418c \tadd\tw12, w12, #0x10\n",
    "  40080c:\tb940018f \tldr\tw15, [x12]\n",
    "  400810:\t5280006d \tmov\tw13, #0x3                   \t// #3\n",
    "  400814:\t0b0d01ef \tadd\tw15, w15, w13\n",
    "  400818:\t5280000e \tmov\tw14, #0x0                   \t// #0\n",
    "  40081c:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  400820:\t1100e129 \tadd\tw9, w9, #0x38\n",
    "  400824:\t11004129 \tadd\tw9, w9, #0x10\n",
    "  400828:\tb940012c \tldr\tw12, [x9]\n",
    "  40082c:\t4b0c01ce \tsub\tw14, w14, w12\n",
    "  400830:\t5280002d \tmov\tw13, #0x1                   \t// #1\n",
    "  400834:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  400838:\t1100e129 \tadd\tw9, w9, #0x38\n",
    "  40083c:\t11004129 \tadd\tw9, w9, #0x10\n",
    "  400840:\tb940012c \tldr\tw12, [x9]\n",
    "  400844:\t0b0c01ad \tadd\tw13, w13, w12\n",
    "  400848:\t52800009 \tmov\tw9, #0x0                   \t// #0\n",
    "  40084c:\t4b0d0129 \tsub\tw9, w9, w13\n",
    "  400850:\t528000ec \tmov\tw12, #0x7                   \t// #7\n",
    "  400854:\t1b097d8c \tmul\tw12, w12, w9\n",
    "  400858:\t0b0c01ce \tadd\tw14, w14, w12\n",
    "  40085c:\t1b0e7def \tmul\tw15, w15, w14\n",
    "  400860:\tb000046d \tadrp\tx13, 48d000 <__data_start>\n",
    "  400864:\t1100e1ad \tadd\tw13, w13, #0x38\n",
    "  400868:\t110131ad \tadd\tw13, w13, #0x4c\n",
    "  40086c:\tb90001af \tstr\tw15, [x13]\n",
    "  400870:\t2a1f03ea \tmov\tw10, wzr\n",
    "  400874:\t5280018b \tmov\tw11, #0xc                   \t// #12\n",
    "  400878:\t4e040ffe \tdup\tv30.4s, wzr\n",
    "  40087c:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  400880:\t52800089 \tmov\tw9, #0x4                   \t// #4\n",
    "  400884:\t1b0a392e \tmadd\tw14, w9, w10, w14\n",
    "  400888:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  40088c:\t4c4079c9 \tld1\t{v9.4s}, [x14]\n",
    "  400890:\t6ea987c0 \tsub\tv0.4s, v30.4s, v9.4s\n",
    "  400894:\tb000046c \tadrp\tx12, 48d000 <__data_start>\n",
    "  400898:\t5280008f \tmov\tw15, #0x4                   \t// #4\n",
    "  40089c:\t1b0a31ec \tmadd\tw12, w15, w10, w12\n",
    "  4008a0:\t1101318c \tadd\tw12, w12, #0x4c\n",
    "  4008a4:\t4c007980 \tst1\t{v0.4s}, [x12]\n",
    "  4008a8:\t1100114a \tadd\tw10, w10, #0x4\n",
    "  4008ac:\t6b0b015f \tcmp\tw10, w11\n",
    "  4008b0:\t54fffe4b \tb.lt\t400878 <main+0x220>\n",
    "  4008b4:\t5280000d \tmov\tw13, #0x0                   \t// #0\n",
    "  4008b8:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  4008bc:\t1100c1ce \tadd\tw14, w14, #0x30\n",
    "  4008c0:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  4008c4:\tb94001c9 \tldr\tw9, [x14]\n",
    "  4008c8:\t4b0901ad \tsub\tw13, w13, w9\n",
    "  4008cc:\tb000046c \tadrp\tx12, 48d000 <__data_start>\n",
    "  4008d0:\t1100c18c \tadd\tw12, w12, #0x30\n",
    "  4008d4:\t1101318c \tadd\tw12, w12, #0x4c\n",
    "  4008d8:\tb900018d \tstr\tw13, [x12]\n",
    "  4008dc:\t5280000f \tmov\tw15, #0x0                   \t// #0\n",
    "  4008e0:\tb000046d \tadrp\tx13, 48d000 <__data_start>\n",
    "  4008e4:\t1100d1ad \tadd\tw13, w13, #0x34\n",
    "  4008e8:\t110131ad \tadd\tw13, w13, #0x4c\n",
    "  4008ec:\tb94001ae \tldr\tw14, [x13]\n",
    "  4008f0:\t4b0e01ef \tsub\tw15, w15, w14\n",
    "  4008f4:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  4008f8:\t1100d129 \tadd\tw9, w9, #0x34\n",
    "  4008fc:\t11013129 \tadd\tw9, w9, #0x4c\n",
    "  400900:\tb900012f \tstr\tw15, [x9]\n",
    "  400904:\t5280000c \tmov\tw12, #0x0                   \t// #0\n",
    "  400908:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  40090c:\t1100e1ef \tadd\tw15, w15, #0x38\n",
    "  400910:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  400914:\tb94001ed \tldr\tw13, [x15]\n",
    "  400918:\t4b0d018c \tsub\tw12, w12, w13\n",
    "  40091c:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  400920:\t1100e1ce \tadd\tw14, w14, #0x38\n",
    "  400924:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  400928:\tb90001cc \tstr\tw12, [x14]\n",
    "  40092c:\t2a1f03e9 \tmov\tw9, wzr\n",
    "  400930:\t5280018c \tmov\tw12, #0xc                   \t// #12\n",
    "  400934:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  400938:\t5280008d \tmov\tw13, #0x4                   \t// #4\n",
    "  40093c:\t1b093daf \tmadd\tw15, w13, w9, w15\n",
    "  400940:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  400944:\t4c4079ea \tld1\t{v10.4s}, [x15]\n",
    "  400948:\t528000ca \tmov\tw10, #0x6                   \t// #6\n",
    "  40094c:\t4e040d59 \tdup\tv25.4s, w10\n",
    "  400950:\t4e21d94a \tscvtf\tv10.4s, v10.4s\n",
    "  400954:\t4e21db39 \tscvtf\tv25.4s, v25.4s\n",
    "  400958:\t6e39fd4e \tfdiv\tv14.4s, v10.4s, v25.4s\n",
    "  40095c:\t4ea1b9ce \tfcvtzs\tv14.4s, v14.4s\n",
    "  400960:\t4ea1b94a \tfcvtzs\tv10.4s, v10.4s\n",
    "  400964:\t4ea1bb39 \tfcvtzs\tv25.4s, v25.4s\n",
    "  400968:\t4eb99ddc \tmul\tv28.4s, v14.4s, v25.4s\n",
    "  40096c:\t6ebc854e \tsub\tv14.4s, v10.4s, v28.4s\n",
    "  400970:\tb000046b \tadrp\tx11, 48d000 <__data_start>\n",
    "  400974:\t5280008e \tmov\tw14, #0x4                   \t// #4\n",
    "  400978:\t1b092dcb \tmadd\tw11, w14, w9, w11\n",
    "  40097c:\t1101316b \tadd\tw11, w11, #0x4c\n",
    "  400980:\t4c00796e \tst1\t{v14.4s}, [x11]\n",
    "  400984:\t11001129 \tadd\tw9, w9, #0x4\n",
    "  400988:\t6b0c013f \tcmp\tw9, w12\n",
    "  40098c:\t54fffd4b \tb.lt\t400934 <main+0x2dc>\n",
    "  400990:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  400994:\t1100c1ef \tadd\tw15, w15, #0x30\n",
    "  400998:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  40099c:\tb94001ed \tldr\tw13, [x15]\n",
    "  4009a0:\t528000ca \tmov\tw10, #0x6                   \t// #6\n",
    "  4009a4:\t1aca0dab \tsdiv\tw11, w13, w10\n",
    "  4009a8:\t1b0ab56b \tmsub\tw11, w11, w10, w13\n",
    "  4009ac:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  4009b0:\t1100c1ce \tadd\tw14, w14, #0x30\n",
    "  4009b4:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  4009b8:\tb90001cb \tstr\tw11, [x14]\n",
    "  4009bc:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  4009c0:\t1100d1ef \tadd\tw15, w15, #0x34\n",
    "  4009c4:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  4009c8:\tb94001ed \tldr\tw13, [x15]\n",
    "  4009cc:\t528000ca \tmov\tw10, #0x6                   \t// #6\n",
    "  4009d0:\t1aca0dab \tsdiv\tw11, w13, w10\n",
    "  4009d4:\t1b0ab56b \tmsub\tw11, w11, w10, w13\n",
    "  4009d8:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  4009dc:\t1100d1ce \tadd\tw14, w14, #0x34\n",
    "  4009e0:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  4009e4:\tb90001cb \tstr\tw11, [x14]\n",
    "  4009e8:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  4009ec:\t1100e1ef \tadd\tw15, w15, #0x38\n",
    "  4009f0:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  4009f4:\tb94001ed \tldr\tw13, [x15]\n",
    "  4009f8:\t528000ca \tmov\tw10, #0x6                   \t// #6\n",
    "  4009fc:\t1aca0dab \tsdiv\tw11, w13, w10\n",
    "  400a00:\t1b0ab56b \tmsub\tw11, w11, w10, w13\n",
    "  400a04:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  400a08:\t1100e1ce \tadd\tw14, w14, #0x38\n",
    "  400a0c:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  400a10:\tb90001cb \tstr\tw11, [x14]\n",
    "  400a14:\tb0000469 \tadrp\tx9, 48d000 <__data_start>\n",
    "  400a18:\t11013129 \tadd\tw9, w9, #0x4c\n",
    "  400a1c:\t11000129 \tadd\tw9, w9, #0x0\n",
    "  400a20:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400a24:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400a28:\taa0903e1 \tmov\tx1, x9\n",
    "  400a2c:\t52800082 \tmov\tw2, #0x4                   \t// #4\n",
    "  400a30:\td4000001 \tsvc\t#0x0\n",
    "  400a34:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400a38:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400a3c:\td10043ff \tsub\tsp, sp, #0x10\n",
    "  400a40:\t5280014c \tmov\tw12, #0xa                   \t// #10\n",
    "  400a44:\t380003ec \tsturb\tw12, [sp]\n",
    "  400a48:\t910003e1 \tmov\tx1, sp\n",
    "  400a4c:\t52800022 \tmov\tw2, #0x1                   \t// #1\n",
    "  400a50:\td4000001 \tsvc\t#0x0\n",
    "  400a54:\t910043ff \tadd\tsp, sp, #0x10\n",
    "  400a58:\tb000046f \tadrp\tx15, 48d000 <__data_start>\n",
    "  400a5c:\t110131ef \tadd\tw15, w15, #0x4c\n",
    "  400a60:\t110011ef \tadd\tw15, w15, #0x4\n",
    "  400a64:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400a68:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400a6c:\taa0f03e1 \tmov\tx1, x15\n",
    "  400a70:\t52800082 \tmov\tw2, #0x4                   \t// #4\n",
    "  400a74:\td4000001 \tsvc\t#0x0\n",
    "  400a78:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400a7c:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400a80:\td10043ff \tsub\tsp, sp, #0x10\n",
    "  400a84:\t5280014d \tmov\tw13, #0xa                   \t// #10\n",
    "  400a88:\t380003ed \tsturb\tw13, [sp]\n",
    "  400a8c:\t910003e1 \tmov\tx1, sp\n",
    "  400a90:\t52800022 \tmov\tw2, #0x1                   \t// #1\n",
    "  400a94:\td4000001 \tsvc\t#0x0\n",
    "  400a98:\t910043ff \tadd\tsp, sp, #0x10\n",
    "  400a9c:\tb000046a \tadrp\tx10, 48d000 <__data_start>\n",
    "  400aa0:\t1101314a \tadd\tw10, w10, #0x4c\n",
    "  400aa4:\t1100b14a \tadd\tw10, w10, #0x2c\n",
    "  400aa8:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400aac:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400ab0:\taa0a03e1 \tmov\tx1, x10\n",
    "  400ab4:\t52800082 \tmov\tw2, #0x4                   \t// #4\n",
    "  400ab8:\td4000001 \tsvc\t#0x0\n",
    "  400abc:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400ac0:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400ac4:\td10043ff \tsub\tsp, sp, #0x10\n",
    "  400ac8:\t5280014b \tmov\tw11, #0xa                   \t// #10\n",
    "  400acc:\t380003eb \tsturb\tw11, [sp]\n",
    "  400ad0:\t910003e1 \tmov\tx1, sp\n",
    "  400ad4:\t52800022 \tmov\tw2, #0x1                   \t// #1\n",
    "  400ad8:\td4000001 \tsvc\t#0x0\n",
    "  400adc:\t910043ff \tadd\tsp, sp, #0x10\n",
    "  400ae0:\tb000046e \tadrp\tx14, 48d000 <__data_start>\n",
    "  400ae4:\t110131ce \tadd\tw14, w14, #0x4c\n",
    "  400ae8:\t1100c1ce \tadd\tw14, w14, #0x30\n",
    "  400aec:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400af0:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400af4:\taa0e03e1 \tmov\tx1, x14\n",
    "  400af8:\t52800082 \tmov\tw2, #0x4                   \t// #4\n",
    "  400afc:\td4000001 \tsvc\t#0x0\n",
    "  400b00:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400b04:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400b08:\td10043ff \tsub\tsp, sp, #0x10\n",
    "  400b0c:\t52800149 \tmov\tw9, #0xa                   \t// #10\n",
    "  400b10:\t380003e9 \tsturb\tw9, [sp]\n",
    "  400b14:\t910003e1 \tmov\tx1, sp\n",
    "  400b18:\t52800022 \tmov\tw2, #0x1                   \t// #1\n",
    "  400b1c:\td4000001 \tsvc\t#0x0\n",
    "  400b20:\t910043ff \tadd\tsp, sp, #0x10\n",
    "  400b24:\tb000046c \tadrp\tx12, 48d000 <__data_start>\n",
    "  400b28:\t1101318c \tadd\tw12, w12, #0x4c\n",
    "  400b2c:\t1100d18c \tadd\tw12, w12, #0x34\n",
    "  400b30:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400b34:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400b38:\taa0c03e1 \tmov\tx1, x12\n",
    "  400b3c:\t52800082 \tmov\tw2, #0x4                   \t// #4\n",
    "  400b40:\td4000001 \tsvc\t#0x0\n",
    "  400b44:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400b48:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400b4c:\td10043ff \tsub\tsp, sp, #0x10\n",
    "  400b50:\t5280014f \tmov\tw15, #0xa                   \t// #10\n",
    "  400b54:\t380003ef \tsturb\tw15, [sp]\n",
    "  400b58:\t910003e1 \tmov\tx1, sp\n",
    "  400b5c:\t52800022 \tmov\tw2, #0x1                   \t// #1\n",
    "  400b60:\td4000001 \tsvc\t#0x0\n",
    "  400b64:\t910043ff \tadd\tsp, sp, #0x10\n",
    "  400b68:\tb000046d \tadrp\tx13, 48d000 <__data_start>\n",
    "  400b6c:\t110131ad \tadd\tw13, w13, #0x4c\n",
    "  400b70:\t1100e1ad \tadd\tw13, w13, #0x38\n",
    "  400b74:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400b78:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400b7c:\taa0d03e1 \tmov\tx1, x13\n",
    "  400b80:\t52800082 \tmov\tw2, #0x4                   \t// #4\n",
    "  400b84:\td4000001 \tsvc\t#0x0\n",
    "  400b88:\t52800808 \tmov\tw8, #0x40                  \t// #64\n",
    "  400b8c:\t52800020 \tmov\tw0, #0x1                   \t// #1\n",
    "  400b90:\td10043ff \tsub\tsp, sp, #0x10\n",
    "  400b94:\t5280014a \tmov\tw10, #0xa                   \t// #10\n",
    "  400b98:\t380003ea \tsturb\tw10, [sp]\n",
    "  400b9c:\t910003e1 \tmov\tx1, sp\n",
    "  400ba0:\t52800022 \tmov\tw2, #0x1                   \t// #1\n",
    "  400ba4:\td4000001 \tsvc\t#0x0\n",
    "  400ba8:\t910043ff \tadd\tsp, sp, #0x10\n",
    "  400bac:\t52800ba8 \tmov\tw8, #0x5d                  \t// #93\n",
    "  400bb0:\t2a1f03e0 \tmov\tw0, wzr\n",
    "  400bb4:\td4000001 \tsvc\t#0x0\n",
    "  400bb8:\td503201f \tnop\n",
    "  400bbc:\t00000000 \t.inst\t0x00000000 ; undefined\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "All we care about is the binary output (\"5280004b,b000046a,etc.\"), so we developed a simple parser to extract it and create a single line of binary code for Unicorn to take. Additionally the bytes are actually returned in reverse order from what Unicorn accepts, so the parser starts at the end of the number and returns each 4 byte sections in hex. This can be seen below, the parser reads in a file named 'out.dis' and prints out the hex code to standard out."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: 'out.dis'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-8-4f90067e2b0c>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     29\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     30\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 31\u001b[0;31m \u001b[0mf\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mopen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'out.dis'\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'r'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     32\u001b[0m \u001b[0;32mglobal\u001b[0m \u001b[0mcode\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     33\u001b[0m \u001b[0mcode\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: 'out.dis'"
     ]
    }
   ],
   "source": [
    "# opcode_scraper.py\n",
    "# File designed for Python 2\n",
    "# This file expects input similar to the above code cell.\n",
    "# The first line should be main and any other\n",
    "# GCC added code should be omitted.\n",
    "import sys\n",
    "\n",
    "def find_main(f):\n",
    "\tin_main = False\n",
    "\tfor line in f:\n",
    "\t\tif len(line) > 3 and \"00000000\" not in line and '>:' not in line:\n",
    "\t\t\tget_ins_bytes(line)\n",
    "\t\t#elif in_main: break\n",
    "\t\telif \"<main>\" in line:\n",
    "\t\t\tin_main = True\n",
    "\n",
    "def get_ins_bytes(line):\n",
    "\ti = 0\n",
    "\twhile line[i] != '\\t': i += 1\n",
    "\ti += 1\n",
    "\tfor j in range(8,0,-2):\n",
    "\t\tprintHexByte(line[i+j-2:i+j])\n",
    "\n",
    "def printHexByte(hex_byte):\n",
    "\tglobal code\n",
    "\thb = \"\"\n",
    "\thb += chr(int(hex_byte,16))\n",
    "\tcode += hb\n",
    "\t\n",
    "\n",
    "f = open('out.dis', 'r')\n",
    "global code\n",
    "code = \"\"\n",
    "find_main(f)\n",
    "sys.stdout.write(code)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Future Work\n",
    "\n",
    "While we accomplished a lot during the duration of this project there is a plethora of future opportunities. First and foremost the ARMv8 backend could be cleaned up immensely to better fit with the ARM architecture. \n",
    "\n",
    "Secondly, proper calling conventions could be implemented for the architecture. Currently, similar to the original implementation of CGMips, all arguements are passed on the stack, however ARMv8 passes the first few through the w0+ registers.\n",
    "\n",
    "Thirdly, ARMv8 supports SIMD instructions to perform operations between elements of a vector itself, such as summing the elements and placing it into a w/x register. This is an excellent opportunity to implement a builtin reduce method which could perform basic operations such as summing the elements of an array.\n",
    "\n",
    "Fourthly, we would like to bring CGMips and CGAst into line with CGARMv8 by implementing SIMD equivalent blocks of code in each backend to truly allow the backends to be interchangable. \n",
    "\n",
    "Fifthly, we would like to modify the workings of Bool in P0 to allow for SIMD operations on Arrays of Bool within the ARMv8 backend. \n",
    "\n",
    "Finally, another future endeavour could be optimizing the emitted ARMv8 code to be more efficient than it currently is."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "## References\n",
    "\n",
    "(1) http://infocenter.arm.com/help/topic/com.arm.doc.ihi0055b/IHI0055B_aapcs64.pdf\n",
    "\n",
    "    Procedure Calls in ARMv8\n",
    "\n",
    "(2) https://www.element14.com/community/servlet/JiveServlet/previewBody/41836-102-1-229511/ARM.Reference_Manual.pdf\n",
    "    \n",
    "    Reference Manual for ARMv8 instruciton set\n",
    "\n",
    "(3) https://quequero.org/2014/04/introduction-to-arm-architecture/\n",
    "    \n",
    "    Basic overview of ARM\n",
    "\n",
    "(4) http://www.unicorn-engine.org/\n",
    "    \n",
    "    The Unicorn ARM virtual CPU emulator used to test output code\n",
    "    \n",
    "(5) https://w3challs.com/syscalls/?arch=arm_strong\n",
    "\n",
    "    The Linux ARM syscall code table consulted for implementing syscalls.\n",
    "    \n",
    "(6) http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/BABGBFBF.html\n",
    "    http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/CEGDJDJD.html\n",
    "    \n",
    "    Resources consulted to finally figure out the NEON_ENABLE instructions needed for Unicorn\n",
    "    \n",
    "(7) https://gcc.gnu.org/\n",
    "    \n",
    "    Assembler and disassembler used to turn code emitted from P0 into opcode format suitable for Unicron\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
