
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/cactusADM_1495B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3702092 heartbeat IPC: 2.70118 cumulative IPC: 2.70118 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3702092 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11207054 heartbeat IPC: 1.33245 cumulative IPC: 1.33245 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 20047618 heartbeat IPC: 1.13115 cumulative IPC: 1.22358 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 29297773 heartbeat IPC: 1.08106 cumulative IPC: 1.17207 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 38302288 heartbeat IPC: 1.11055 cumulative IPC: 1.15606 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 45023391 heartbeat IPC: 1.48785 cumulative IPC: 1.21003 (Simulation time: 0 hr 7 min 14 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 52363848 heartbeat IPC: 1.36231 cumulative IPC: 1.233 (Simulation time: 0 hr 8 min 27 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 60977107 heartbeat IPC: 1.161 cumulative IPC: 1.22217 (Simulation time: 0 hr 9 min 46 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 69463681 heartbeat IPC: 1.17833 cumulative IPC: 1.21652 (Simulation time: 0 hr 11 min 5 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 77670077 heartbeat IPC: 1.21856 cumulative IPC: 1.21674 (Simulation time: 0 hr 12 min 20 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 83364127 heartbeat IPC: 1.75622 cumulative IPC: 1.2553 (Simulation time: 0 hr 13 min 26 sec) 
Finished CPU 0 instructions: 100000000 cycles: 79662035 cumulative IPC: 1.2553 (Simulation time: 0 hr 13 min 26 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2553 instructions: 100000000 cycles: 79662035
cpu0_DTLB TOTAL     ACCESS:   21391109  HIT:   19617523  MISS:    1773586
cpu0_DTLB LOAD      ACCESS:   17584801  HIT:   16374806  MISS:    1209995
cpu0_DTLB RFO       ACCESS:    3806308  HIT:    3242717  MISS:     563591
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.1085 cycles
cpu0_ITLB TOTAL     ACCESS:    1619122  HIT:    1619122  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1619122  HIT:    1619122  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    8419457  HIT:    8419457  MISS:          0
cpu0_L1I LOAD      ACCESS:    8419457  HIT:    8419457  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1773586  HIT:     909726  MISS:     863860
cpu0_STLB LOAD      ACCESS:    1209995  HIT:     651239  MISS:     558756
cpu0_STLB RFO       ACCESS:     563591  HIT:     258487  MISS:     305104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 16.5225 cycles
cpu0_L1D TOTAL     ACCESS:   37450985  HIT:   36162822  MISS:    1288163
cpu0_L1D LOAD      ACCESS:   25674869  HIT:   24638870  MISS:    1035999
cpu0_L1D RFO       ACCESS:   10912909  HIT:   10667677  MISS:     245232
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     863207  HIT:     856275  MISS:       6932
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 286.592 cycles
cpu0_L2C TOTAL     ACCESS:    1536945  HIT:     676790  MISS:     860155
cpu0_L2C LOAD      ACCESS:    1035999  HIT:     421578  MISS:     614421
cpu0_L2C RFO       ACCESS:     245232  HIT:          0  MISS:     245232
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     248782  HIT:     248593  MISS:        189
cpu0_L2C TRANSLATION ACCESS:       6932  HIT:       6619  MISS:        313
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 412.706 cycles
LLC TOTAL     ACCESS:    1105574  HIT:     322160  MISS:     783414
LLC LOAD      ACCESS:     614421  HIT:     187400  MISS:     427021
LLC RFO       ACCESS:     245232  HIT:      60387  MISS:     184845
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     245608  HIT:      74303  MISS:     171305
LLC TRANSLATION ACCESS:        313  HIT:         70  MISS:        243
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 430.08 cycles
Insertion Distribution: 
	LOAD 0 0 74037 420354 
	RFO 0 0 31254 184248 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 181140 
	 0 0 67 226 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5905  ROW_BUFFER_MISS:     606203
 DBUS AVG_CONGESTED_CYCLE:    3.97485
 WQ ROW_BUFFER_HIT:      12774  ROW_BUFFER_MISS:     172943  FULL:        282


CPU 0 Branch Prediction Accuracy: 97.8411% MPKI: 0.04284 Average ROB Occupancy at Mispredict: 285.426
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04284
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

