# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/display/mediatek/mediatek,dp.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Mediatek Display Port Controller

maintainers:
  - CK Hu <ck.hu@mediatek.com>
  - Jitao shi <jitao.shi@mediatek.com>

description: |
  Device tree bindings for the Mediatek (embedded) Display Port controller
  present on some Mediatek SoCs.

properties:
  compatible:
    enum:
      - mediatek,mt8195-dp-tx

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    items:
      - description: faxi clock

  clock-names:
    items:
      - const: faxi

  power-domains:
    maxItems: 1

  ports:
    $ref: /schemas/graph.yaml#/properties/ports
    properties:
      port@0:
        $ref: /schemas/graph.yaml#/properties/port
        description: Input endpoint of the controller, usually dp_intf

      port@1:
        $ref: /schemas/graph.yaml#/properties/port
        description: Output endpoint of the controller

required:
  - compatible
  - reg
  - interrupts
  - ports

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/power/mt8195-power.h>
    edp_tx: edp_tx@1c500000 {
        compatible = "mediatek,mt8195-dp-tx";
        reg = <0 0x1c500000 0 0x8000>;
        interrupts = <GIC_SPI 676 IRQ_TYPE_LEVEL_HIGH 0>;
        power-domains = <&spm MT8195_POWER_DOMAIN_EPD_TX>;
        pinctrl-names = "default";
        pinctrl-0 = <&edp_pin>;

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                edp_in: endpoint {
                    remote-endpoint = <&dp_intf0_out>;
                };
            };
            port@1 {
                reg = <1>;
                edp_out: endpoint {
                	remote-endpoint = <&panel_in>;
                };
            };
        };
    };
