<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MCInstrDesc.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MCInstrDesc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MCInstrDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCInstrDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/MC/MCInstrDesc.h - Instruction Descriptors -*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the MCOperandInfo and MCInstrDesc classes, which</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// are used to describe target instructions and their operands.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_MC_MCINSTRDESC_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_MC_MCINSTRDESC_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;llvm/Support/DataTypes.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// Machine Operand Flags and Description</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html">   29</a></span>&#160;<span class="keyword">namespace </span>MCOI {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// Operand constraints</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1">   31</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1">OperandConstraint</a> {</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">   32</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">TIED_TO</a> = 0,    <span class="comment">// Must be allocated the same register as.</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1aa8498cb1d31308a367c23286fa443716">   33</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1aa8498cb1d31308a367c23286fa443716">EARLY_CLOBBER</a>   <span class="comment">// Operand is an early clobber register operand</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  };</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// OperandFlags - These are flags set on operands, but should be considered</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// private, all access should go through the MCOperandInfo accessors.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// See the accessors for a description of what these are.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876">   39</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876">OperandFlags</a> {</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a3f4613c966a25662474f5d1645af6b00">   40</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a3f4613c966a25662474f5d1645af6b00">LookupPtrRegClass</a> = 0,</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876ab1461a089ae820c837ae97bc8c612dc8">   41</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876ab1461a089ae820c837ae97bc8c612dc8">Predicate</a>,</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1">   42</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1">OptionalDef</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  };</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Operand Type - Operands are tagged with one of the values of this enum.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">   46</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">OperandType</a> {</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">   47</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">OPERAND_UNKNOWN</a>,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">   48</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">OPERAND_IMMEDIATE</a>,</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">   49</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">OPERAND_REGISTER</a>,</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5">   50</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5">OPERAND_MEMORY</a>,</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">   51</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">OPERAND_PCREL</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  };</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// MCOperandInfo - This holds information about one operand of a machine</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/// instruction, indicating the register class for register operands, etc.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html">   58</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// RegClass - This specifies the register class enumeration of the operand</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// if the operand is a register.  If isLookupPtrRegClass is set, then this is</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// an index that is passed to TargetRegisterInfo::getPointerRegClass(x) to</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// get a dynamic register class.</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">   64</a></span>&#160;<span class="comment"></span>  int16_t <a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// Flags - These are flags from the MCOI::OperandFlags enum.</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#aae7ac8273e4047b06765295253bea8d7">   67</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="classllvm_1_1MCOperandInfo.html#aae7ac8273e4047b06765295253bea8d7">Flags</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// OperandType - Information about the type of the operand.</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">   70</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// Lower 16 bits are used to specify which constraints are set. The higher 16</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// bits are used to specify the value of constraints (4 bits each).</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#a1b4619c8581a0181301cb50e1d7f169b">   74</a></span>&#160;<span class="comment"></span>  uint32_t <a class="code" href="classllvm_1_1MCOperandInfo.html#a1b4619c8581a0181301cb50e1d7f169b">Constraints</a>;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// Currently no other information.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// isLookupPtrRegClass - Set if this operand is a pointer value and it</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// requires a callback to look up its register class.</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#a85ca28aefeabab3674112727251f9f61">   79</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCOperandInfo.html#a85ca28aefeabab3674112727251f9f61">isLookupPtrRegClass</a>()<span class="keyword"> const </span>{<span class="keywordflow">return</span> Flags&amp;(1 &lt;&lt;<a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a3f4613c966a25662474f5d1645af6b00">MCOI::LookupPtrRegClass</a>);}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// isPredicate - Set if this is one of the operands that made up of</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// the predicate operand that controls an isPredicable() instruction.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#abeb483d31b127eca85a11bbbf5adc17d">   83</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCOperandInfo.html#abeb483d31b127eca85a11bbbf5adc17d">isPredicate</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876ab1461a089ae820c837ae97bc8c612dc8">MCOI::Predicate</a>); }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// isOptionalDef - Set if this operand is a optional def.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">   87</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">isOptionalDef</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1">MCOI::OptionalDef</a>); }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;};</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// Machine Instruction Flags and Description</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// MCInstrDesc flags - These should be considered private to the</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// implementation of the MCInstrDesc class.  Clients should use the predicate</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// methods on MCInstrDesc, not use these directly.  These all correspond to</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/// bitfields in the MCInstrDesc::Flags field.</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html">   99</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>MCID {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba06448010e7faa3713221a1b768380957">  101</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba06448010e7faa3713221a1b768380957">Variadic</a> = 0,</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba330ed49df68eb049e1a7f9f331a07d08">  102</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba330ed49df68eb049e1a7f9f331a07d08">HasOptionalDef</a>,</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bab96d69e82db1bb1326a1d12b8a1e0076">  103</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bab96d69e82db1bb1326a1d12b8a1e0076">Pseudo</a>,</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba5416d9f1bd5f533efddadf17d713e469">  104</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba5416d9f1bd5f533efddadf17d713e469">Return</a>,</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba463baf545246fea9718664d933ffe66f">  105</a></span>&#160;    <a class="code" href="namespacellvm.html#af6d6a791770bad2303c4399986979e3eae411369b2f0d8f484fec62c3291b1b51">Call</a>,</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba24b6e620b18edd37201fb9c0897835a8">  106</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba24b6e620b18edd37201fb9c0897835a8">Barrier</a>,</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf121d798d2c14b32e81d537a1f0cff8d">  107</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf121d798d2c14b32e81d537a1f0cff8d">Terminator</a>,</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba359237c780f7c8e40645575826da8a3c">  108</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba359237c780f7c8e40645575826da8a3c">Branch</a>,</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bac3c34b10dadcdbcc85552097cf077393">  109</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bac3c34b10dadcdbcc85552097cf077393">IndirectBranch</a>,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1328ed43be8173506f59f88c9bfd8b8c">  110</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1328ed43be8173506f59f88c9bfd8b8c">Compare</a>,</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baaeaafb46babde1143b2fa296b164a5c4">  111</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baaeaafb46babde1143b2fa296b164a5c4">MoveImm</a>,</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1f4c637ab112633eebd0f503b71be732">  112</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1f4c637ab112633eebd0f503b71be732">Bitcast</a>,</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">  113</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a>,</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba35dba8ebfddf32172dee2f54483c044a">  114</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba35dba8ebfddf32172dee2f54483c044a">DelaySlot</a>,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baae43507b1a7708c07602a361936f7de3">  115</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baae43507b1a7708c07602a361936f7de3">FoldableAsLoad</a>,</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba530d5e41c3cf67937c373da61c65acd4">  116</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba530d5e41c3cf67937c373da61c65acd4">MayLoad</a>,</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba50b76935e53196d5d0610736ed52386d">  117</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba50b76935e53196d5d0610736ed52386d">MayStore</a>,</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba9222c946b8b605c95952eedf035a7eff">  118</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba9222c946b8b605c95952eedf035a7eff">Predicable</a>,</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8c84f3a089d61a5e72ba0a166cf74e2c">  119</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8c84f3a089d61a5e72ba0a166cf74e2c">NotDuplicable</a>,</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf8bff71a05bf850313aede4b0f0af856">  120</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf8bff71a05bf850313aede4b0f0af856">UnmodeledSideEffects</a>,</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba3ef69fec39e2c626336993c9774dc406">  121</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba3ef69fec39e2c626336993c9774dc406">Commutable</a>,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dc2f8bf7dec9f3153e6aed4db5cb010">  122</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dc2f8bf7dec9f3153e6aed4db5cb010">ConvertibleTo3Addr</a>,</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bad14700fd3b1c636ccbbdac0e94dd8bf9">  123</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bad14700fd3b1c636ccbbdac0e94dd8bf9">UsesCustomInserter</a>,</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dd7557d1d8cb30db26e0e28228c1cc7">  124</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dd7557d1d8cb30db26e0e28228c1cc7">HasPostISelHook</a>,</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8862ede68c58eb6c127dc1f9fba7c8ab">  125</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8862ede68c58eb6c127dc1f9fba7c8ab">Rematerializable</a>,</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba483f86b4470ddff0e7cf0e94253e07af">  126</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba483f86b4470ddff0e7cf0e94253e07af">CheapAsAMove</a>,</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba986397153989297cba4e0cf19b75412a">  127</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba986397153989297cba4e0cf19b75412a">ExtraSrcRegAllocReq</a>,</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba136b35119a9335091735d1faf665281d">  128</a></span>&#160;    <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba136b35119a9335091735d1faf665281d">ExtraDefRegAllocReq</a></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  };</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/// MCInstrDesc - Describe properties that are true of each instruction in the</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/// target description file.  This captures information about side effects,</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/// register use and many other things.  There is one instance of this struct</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/// for each target instruction class, and the MachineInstr class points to</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// this struct directly to describe itself.</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html">  137</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">  139</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  <a class="code" href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">Opcode</a>;        <span class="comment">// The opcode number</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">  140</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  <a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>;   <span class="comment">// Num of args (may be more if variable_ops)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a0cc1de9217edcb8e7aff85bc7916ec03">  141</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  <a class="code" href="classllvm_1_1MCInstrDesc.html#a0cc1de9217edcb8e7aff85bc7916ec03">NumDefs</a>;       <span class="comment">// Num of args that are definitions</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#abee44339b41568c74881f90122fee878">  142</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  <a class="code" href="classllvm_1_1MCInstrDesc.html#abee44339b41568c74881f90122fee878">SchedClass</a>;    <span class="comment">// enum identifying instr sched class</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a80291694b54eac4126454e13cefe1ff8">  143</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  <a class="code" href="classllvm_1_1MCInstrDesc.html#a80291694b54eac4126454e13cefe1ff8">Size</a>;          <span class="comment">// Number of bytes in encoding.</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a54fc2039746ee6eff204883932692513">  144</a></span>&#160;  <span class="keywordtype">unsigned</span>        <a class="code" href="classllvm_1_1MCInstrDesc.html#a54fc2039746ee6eff204883932692513">Flags</a>;         <span class="comment">// Flags identifying machine instr class</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">  145</a></span>&#160;  uint64_t        <a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>;       <span class="comment">// Target Specific Flag values</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a353922da68565393f92a0a199b73052d">  146</a></span>&#160;  <span class="keyword">const</span> uint16_t *<a class="code" href="classllvm_1_1MCInstrDesc.html#a353922da68565393f92a0a199b73052d">ImplicitUses</a>;  <span class="comment">// Registers implicitly read by this instr</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a40df3e44b02d891af19cf0738294dfe5">  147</a></span>&#160;  <span class="keyword">const</span> uint16_t *<a class="code" href="classllvm_1_1MCInstrDesc.html#a40df3e44b02d891af19cf0738294dfe5">ImplicitDefs</a>;  <span class="comment">// Registers implicitly defined by this instr</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">  148</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> *<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>;   <span class="comment">// &#39;NumOperands&#39; entries about operands</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a5443e502a8afa66677bf437750183869">  149</a></span>&#160;  uint64_t <a class="code" href="classllvm_1_1MCInstrDesc.html#a5443e502a8afa66677bf437750183869">DeprecatedFeatureMask</a>;<span class="comment">// Feature bits that this is deprecated on, if any</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// A complex method to determine is a certain is deprecated or not, and return</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// the reason for deprecation.</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#ada409cd577dc34a91cb66510020e5abb">  152</a></span>&#160;  bool (*ComplexDeprecationInfo)(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;, <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;, std::string &amp;);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// \brief Returns the value of the specific constraint if</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// it is set. Returns -1 if it is not set.</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">  156</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">getOperandConstraint</a>(<span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                           <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1">MCOI::OperandConstraint</a> Constraint)<span class="keyword"> const </span>{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">if</span> (OpNum &lt; NumOperands &amp;&amp;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        (OpInfo[OpNum].Constraints &amp; (1 &lt;&lt; Constraint))) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordtype">unsigned</span> Pos = 16 + Constraint * 4;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)(OpInfo[OpNum].<a class="code" href="classllvm_1_1MCOperandInfo.html#a1b4619c8581a0181301cb50e1d7f169b">Constraints</a> &gt;&gt; Pos) &amp; 0xf;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// \brief Returns true if a certain instruction is deprecated and if so</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// returns the reason in \p Info.</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a7e8571f2086202ab0cfaca7c2ceb81b4">  168</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a7e8571f2086202ab0cfaca7c2ceb81b4">getDeprecatedInfo</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, MCSubtargetInfo &amp;STI,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                         std::string &amp;Info)<span class="keyword"> const </span>{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">if</span> (ComplexDeprecationInfo)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">return</span> ComplexDeprecationInfo(MI, STI, Info);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">if</span> ((DeprecatedFeatureMask &amp; STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">getFeatureBits</a>()) != 0) {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="comment">// FIXME: it would be nice to include the subtarget feature here.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      Info = <span class="stringliteral">&quot;deprecated&quot;</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// \brief Return the opcode number for this descriptor.</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">  181</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">getOpcode</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">return</span> Opcode;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// \brief Return the number of declared MachineOperands for this</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// MachineInstruction.  Note that variadic (isVariadic() returns true)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// instructions may have additional operands at the end of the list, and note</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// that the machine instruction may include implicit register def/uses as</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// well.</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">  190</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> NumOperands;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">  /// \brief Return the number of MachineOperands that are register</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// definitions.  Register definitions always occur at the start of the</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// machine operand list.  This is the number of &quot;outs&quot; in the .td file,</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// and does not include implicit defs.</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">  198</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">getNumDefs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">return</span> NumDefs;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// \brief Return flags of this instruction.</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a24e41b39bcb0e2bfb79bb750f7091f61">  203</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a24e41b39bcb0e2bfb79bb750f7091f61">getFlags</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>; }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// \brief Return true if this instruction can have a variable number of</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">  /// operands.  In this case, the variable operands will be after the normal</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// operands but before the implicit definitions and uses (if any are</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  /// present).</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">  209</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">isVariadic</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba06448010e7faa3713221a1b768380957">MCID::Variadic</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// \brief Set if this instruction has an optional definition, e.g.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// ARM instructions which can set condition code if &#39;s&#39; bit is set.</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#ab05d1cccbb3eb5ac5a66e703f969528d">  215</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#ab05d1cccbb3eb5ac5a66e703f969528d">hasOptionalDef</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba330ed49df68eb049e1a7f9f331a07d08">MCID::HasOptionalDef</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// \brief Return true if this is a pseudo instruction that doesn&#39;t</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">  /// correspond to a real machine instruction.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#ac4746c2ec34b1f1a4ceee76d9f159fe3">  222</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#ac4746c2ec34b1f1a4ceee76d9f159fe3">isPseudo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bab96d69e82db1bb1326a1d12b8a1e0076">MCID::Pseudo</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// \brief Return true if the instruction is a return.</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a3446f5624b1c8b772a160db4229544e5">  227</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a3446f5624b1c8b772a160db4229544e5">isReturn</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba5416d9f1bd5f533efddadf17d713e469">MCID::Return</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// \brief  Return true if the instruction is a call.</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a7981f38e296fd86b0cea036317fc1fcd">  232</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a7981f38e296fd86b0cea036317fc1fcd">isCall</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba463baf545246fea9718664d933ffe66f">MCID::Call</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// \brief Returns true if the specified instruction stops control flow</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// from executing the instruction immediately following it.  Examples include</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// unconditional branches and return instructions.</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a3453a62eef36c140ee97806c2360f18c">  239</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a3453a62eef36c140ee97806c2360f18c">isBarrier</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba24b6e620b18edd37201fb9c0897835a8">MCID::Barrier</a>);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// \brief Returns true if this instruction part of the terminator for</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// a basic block.  Typically this is things like return and branch</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// instructions.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// Various passes use this to insert code into the bottom of a basic block,</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// but before control flow occurs.</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a948d27dfb808f0e510fefdba6d34505d">  249</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a948d27dfb808f0e510fefdba6d34505d">isTerminator</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf121d798d2c14b32e81d537a1f0cff8d">MCID::Terminator</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// \brief Returns true if this is a conditional, unconditional, or</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// indirect branch.  Predicates below can be used to discriminate between</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// these cases, and the TargetInstrInfo::AnalyzeBranch method can be used to</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// get more information.</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a10f198ee05145113be62a89685ef893f">  257</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a10f198ee05145113be62a89685ef893f">isBranch</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba359237c780f7c8e40645575826da8a3c">MCID::Branch</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  /// \brief Return true if this is an indirect branch, such as a</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// branch through a register.</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a6b6e069e0e6ac6a981f10dc31aea4715">  263</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a6b6e069e0e6ac6a981f10dc31aea4715">isIndirectBranch</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bac3c34b10dadcdbcc85552097cf077393">MCID::IndirectBranch</a>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// \brief Return true if this is a branch which may fall</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// through to the next instruction or may transfer control flow to some other</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// block.  The TargetInstrInfo::AnalyzeBranch method can be used to get more</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// information about this branch.</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#add429ec6b3a67f4d6c4d1fd6a9c91a30">  271</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#add429ec6b3a67f4d6c4d1fd6a9c91a30">isConditionalBranch</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>() &amp; !isBarrier() &amp; !isIndirectBranch();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// \brief Return true if this is a branch which always</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// transfers control flow to some other block.  The</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// TargetInstrInfo::AnalyzeBranch method can be used to get more information</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  /// about this branch.</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a43f118c1f8eec46bc8d0742464cb29d5">  279</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a43f118c1f8eec46bc8d0742464cb29d5">isUnconditionalBranch</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>() &amp; isBarrier() &amp; !isIndirectBranch();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// \brief Return true if this is a branch or an instruction which directly</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// writes to the program counter. Considered &#39;may&#39; affect rather than</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// &#39;does&#39; affect as things like predication are not taken into account.</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a79fe1a55f6637b1d9edee5d3534b35ca">  286</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a79fe1a55f6637b1d9edee5d3534b35ca">mayAffectControlFlow</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;RI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>() || isCall() || isReturn() || isIndirectBranch())</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordtype">unsigned</span> PC = RI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a>();</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">if</span> (PC == 0)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">if</span> (hasDefOfPhysReg(MI, PC, RI))</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">// A variadic instruction may define PC in the variable operand list.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// There&#39;s currently no indication of which entries in a variable</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// list are defs and which are uses. While that&#39;s the case, this function</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// needs to assume they&#39;re defs in order to be conservatively correct.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = NumOperands, e = MI.<a class="code" href="classllvm_1_1MCInst.html#aa168c83cd321703fa7d10e739d48a0df">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;          RI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a>(PC, MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// \brief Return true if this instruction has a predicate operand</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// that controls execution. It may be set to &#39;always&#39;, or may be set to other</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// values. There are various methods in TargetInstrInfo that can be used to</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// control and modify the predicate in this instruction.</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">  310</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">isPredicable</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba9222c946b8b605c95952eedf035a7eff">MCID::Predicable</a>);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// \brief Return true if this instruction is a comparison.</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a34f160e21cae3325a1d2f74b42e80a0b">  315</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a34f160e21cae3325a1d2f74b42e80a0b">isCompare</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1328ed43be8173506f59f88c9bfd8b8c">MCID::Compare</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// \brief Return true if this instruction is a move immediate</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// (including conditional moves) instruction.</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a096d39a579e25f8924f4deb6998a2b5e">  321</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a096d39a579e25f8924f4deb6998a2b5e">isMoveImmediate</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baaeaafb46babde1143b2fa296b164a5c4">MCID::MoveImm</a>);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// \brief Return true if this instruction is a bitcast instruction.</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a72ac95a26d49ec50e7b76036ddf5af30">  326</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a72ac95a26d49ec50e7b76036ddf5af30">isBitcast</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1f4c637ab112633eebd0f503b71be732">MCID::Bitcast</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// \brief Return true if this is a select instruction.</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a3a6c420b513e8a1597af8c91f7246947">  331</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a3a6c420b513e8a1597af8c91f7246947">isSelect</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">MCID::Select</a>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// \brief Return true if this instruction cannot be safely</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// duplicated.  For example, if the instruction has a unique labels attached</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  /// to it, duplicating it would cause multiple definition errors.</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a4f89b3788ce7e767a37bd2400b61de09">  338</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a4f89b3788ce7e767a37bd2400b61de09">isNotDuplicable</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8c84f3a089d61a5e72ba0a166cf74e2c">MCID::NotDuplicable</a>);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// hasDelaySlot - Returns true if the specified instruction has a delay slot</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// which must be filled by the code generator.</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#aa143e50ebe5f0b28481cacf670226c52">  344</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#aa143e50ebe5f0b28481cacf670226c52">hasDelaySlot</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba35dba8ebfddf32172dee2f54483c044a">MCID::DelaySlot</a>);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// canFoldAsLoad - Return true for instructions that can be folded as</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  /// memory operands in other instructions. The most common use for this</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// is instructions that are simple loads from memory that don&#39;t modify</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// the loaded value in any way, but it can also be used for instructions</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// that can be expressed as constant-pool loads, such as V_SETALLONES</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// on x86, to allow them to be folded when it is beneficial.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">  /// This should only be set on instructions that return a value in their</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// only virtual register definition.</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#af5f3734bf3e8e12b80b3aa19261e41b1">  356</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#af5f3734bf3e8e12b80b3aa19261e41b1">canFoldAsLoad</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baae43507b1a7708c07602a361936f7de3">MCID::FoldableAsLoad</a>);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// Side Effect Analysis</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// \brief Return true if this instruction could possibly read memory.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  /// Instructions with this flag set are not necessarily simple load</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  /// instructions, they may load a value and modify it, for example.</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#ad526db981cdc3361585a92b6bba42137">  367</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#ad526db981cdc3361585a92b6bba42137">mayLoad</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba530d5e41c3cf67937c373da61c65acd4">MCID::MayLoad</a>);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// \brief Return true if this instruction could possibly modify memory.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// Instructions with this flag set are not necessarily simple store</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// instructions, they may store a modified value based on their operands, or</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// may not actually modify anything, for example.</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a7146d8440bad26a32a80ae4362298783">  376</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a7146d8440bad26a32a80ae4362298783">mayStore</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba50b76935e53196d5d0610736ed52386d">MCID::MayStore</a>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// hasUnmodeledSideEffects - Return true if this instruction has side</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">  /// effects that are not modeled by other flags.  This does not return true</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">  /// for instructions whose effects are captured by:</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  ///  1. Their operand list and implicit definition/use list.  Register use/def</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  ///     info is explicit for instructions.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  ///  2. Memory accesses.  Use mayLoad/mayStore.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  ///  3. Calling, branching, returning: use isCall/isReturn/isBranch.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// Examples of side effects would be modifying &#39;invisible&#39; machine state like</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// a control register, flushing a cache, modifying a register invisible to</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// LLVM, etc.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#add77fb5a33bf1e22ac391c986a1632e2">  393</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#add77fb5a33bf1e22ac391c986a1632e2">hasUnmodeledSideEffects</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf8bff71a05bf850313aede4b0f0af856">MCID::UnmodeledSideEffects</a>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">// Flags that indicate whether an instruction can be modified by a method.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">  /// isCommutable - Return true if this may be a 2- or 3-address</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  /// instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">  /// result if Y and Z are exchanged.  If this flag is set, then the</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /// TargetInstrInfo::commuteInstruction method may be used to hack on the</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  /// Note that this flag may be set on instructions that are only commutable</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  /// sometimes.  In these cases, the call to commuteInstruction will fail.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// Also note that some instructions require non-trivial modification to</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// commute them.</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a461d623da8ede72dea777c00e12dc2a5">  411</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a461d623da8ede72dea777c00e12dc2a5">isCommutable</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba3ef69fec39e2c626336993c9774dc406">MCID::Commutable</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// isConvertibleTo3Addr - Return true if this is a 2-address instruction</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// which can be changed into a 3-address instruction if needed.  Doing this</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  /// transformation can be profitable in the register allocator, because it</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  /// means that the instruction can use a 2-address form if possible, but</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// degrade into a less efficient form if the source and dest register cannot</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  /// be assigned to the same register.  For example, this allows the x86</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// backend to turn a &quot;shl reg, 3&quot; instruction into an LEA instruction, which</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /// is the same speed as the shift but has bigger code size.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// If this returns true, then the target must implement the</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// TargetInstrInfo::convertToThreeAddress method for this instruction, which</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// is allowed to fail if the transformation isn&#39;t valid for this specific</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// instruction (e.g. shl reg, 4 on x86).</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a8e39904e952d124093c07d34c1667270">  429</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a8e39904e952d124093c07d34c1667270">isConvertibleTo3Addr</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dc2f8bf7dec9f3153e6aed4db5cb010">MCID::ConvertibleTo3Addr</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// usesCustomInsertionHook - Return true if this instruction requires</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// custom insertion support when the DAG scheduler is inserting it into a</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// machine basic block.  If this is true for the instruction, it basically</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// means that it is a pseudo instruction used at SelectionDAG time that is</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// expanded out into magic code by the target when MachineInstrs are formed.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  /// If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  /// is used to insert this into the MachineBasicBlock.</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#aea25210a8b6803db151f8422480e8d72">  441</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#aea25210a8b6803db151f8422480e8d72">usesCustomInsertionHook</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bad14700fd3b1c636ccbbdac0e94dd8bf9">MCID::UsesCustomInserter</a>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// hasPostISelHook - Return true if this instruction requires *adjustment*</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  /// after instruction selection by calling a target hook. For example, this</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  /// can be used to fill in ARM &#39;s&#39; optional operand depending on whether</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  /// the conditional flag register is used.</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#adad19ba526409f8c998244f317e12e4c">  449</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#adad19ba526409f8c998244f317e12e4c">hasPostISelHook</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dd7557d1d8cb30db26e0e28228c1cc7">MCID::HasPostISelHook</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  /// isRematerializable - Returns true if this instruction is a candidate for</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  /// remat.  This flag is deprecated, please don&#39;t use it anymore.  If this</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  /// flag is set, the isReallyTriviallyReMaterializable() method is called to</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  /// verify the instruction is really rematable.</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a0d849a159edcf1ef9591e939a0f998c7">  457</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a0d849a159edcf1ef9591e939a0f998c7">isRematerializable</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8862ede68c58eb6c127dc1f9fba7c8ab">MCID::Rematerializable</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  }</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  /// isAsCheapAsAMove - Returns true if this instruction has the same cost (or</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  /// less) than a move instruction. This is useful during certain types of</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// optimizations (e.g., remat during two-address conversion or machine licm)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// where we would like to remat or hoist the instruction, but not if it costs</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  /// more than moving the instruction into the appropriate register. Note, we</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// are not marking copies from and to the same register class with this flag.</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a7e2f958623717e1e5ea9ab0cdd5b44df">  467</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a7e2f958623717e1e5ea9ab0cdd5b44df">isAsCheapAsAMove</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba483f86b4470ddff0e7cf0e94253e07af">MCID::CheapAsAMove</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  /// hasExtraSrcRegAllocReq - Returns true if this instruction source operands</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">  /// have special register allocation requirements that are not captured by the</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// operand register classes. e.g. ARM::STRD&#39;s two source registers must be an</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// even / odd pair, ARM::STM registers have to be in ascending order.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  /// Post-register allocation passes should not attempt to change allocations</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  /// for sources of instructions with this flag.</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a27772a92c52d42b190e9c4db05b1da82">  477</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a27772a92c52d42b190e9c4db05b1da82">hasExtraSrcRegAllocReq</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba986397153989297cba4e0cf19b75412a">MCID::ExtraSrcRegAllocReq</a>);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  }</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// hasExtraDefRegAllocReq - Returns true if this instruction def operands</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  /// have special register allocation requirements that are not captured by the</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  /// operand register classes. e.g. ARM::LDRD&#39;s two def registers must be an</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">  /// even / odd pair, ARM::LDM registers have to be in ascending order.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">  /// Post-register allocation passes should not attempt to change allocations</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  /// for definitions of instructions with this flag.</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a618aeb379cf3275f58c03583ed71e894">  487</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a618aeb379cf3275f58c03583ed71e894">hasExtraDefRegAllocReq</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (1 &lt;&lt; <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba136b35119a9335091735d1faf665281d">MCID::ExtraDefRegAllocReq</a>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  /// getImplicitUses - Return a list of registers that are potentially</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  /// read by any instance of this machine instruction.  For example, on X86,</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  /// the &quot;adc&quot; instruction adds two register operands and adds the carry bit in</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// from the flags register.  In this case, the instruction is marked as</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// implicitly reading the flags.  Likewise, the variable shift instruction on</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  /// X86 is marked as implicitly reading the &#39;CL&#39; register, which it always</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// does.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// This method returns null if the instruction has no implicit uses.</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">  501</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint16_t *<a class="code" href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">getImplicitUses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">return</span> ImplicitUses;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  /// \brief Return the number of implicit uses this instruction has.</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#aa62fd8ef0eb3c930d3a383ec8a2a1135">  506</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#aa62fd8ef0eb3c930d3a383ec8a2a1135">getNumImplicitUses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">if</span> (ImplicitUses == 0) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">for</span> (; ImplicitUses[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <span class="comment">/*empty*/</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  }</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  /// getImplicitDefs - Return a list of registers that are potentially</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">  /// written by any instance of this machine instruction.  For example, on X86,</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">  /// many instructions implicitly set the flags register.  In this case, they</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// are marked as setting the FLAGS.  Likewise, many instructions always</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  /// deposit their result in a physical register.  For example, the X86 divide</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  /// instruction always deposits the quotient and remainder in the EAX/EDX</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">  /// registers.  For that instruction, this will return a list containing the</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">  /// EAX/EDX/EFLAGS registers.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">  /// This method returns null if the instruction has no implicit defs.</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">  523</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> uint16_t *<a class="code" href="classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">getImplicitDefs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">return</span> ImplicitDefs;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  /// \brief Return the number of implicit defs this instruct has.</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a99b47dffa2eda9af112416a9c8b93ea4">  528</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a99b47dffa2eda9af112416a9c8b93ea4">getNumImplicitDefs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (ImplicitDefs == 0) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">for</span> (; ImplicitDefs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) <span class="comment">/*empty*/</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  }</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  /// \brief Return true if this instruction implicitly</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  /// uses the specified physical register.</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a6e7b465277851c040916dfcf91474f5f">  537</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a6e7b465277851c040916dfcf91474f5f">hasImplicitUseOfPhysReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> uint16_t *ImpUses = ImplicitUses)</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="keywordflow">for</span> (; *ImpUses; ++ImpUses)</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="keywordflow">if</span> (*ImpUses == Reg) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">  /// \brief Return true if this instruction implicitly</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">  /// defines the specified physical register.</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a8bdc3698f42abe362d81c8c02b397a34">  546</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a8bdc3698f42abe362d81c8c02b397a34">hasImplicitDefOfPhysReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>,</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = 0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> uint16_t *ImpDefs = ImplicitDefs)</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keywordflow">for</span> (; *ImpDefs; ++ImpDefs)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="keywordflow">if</span> (*ImpDefs == Reg || (<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> &amp;&amp; <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>-&gt;isSubRegister(Reg, *ImpDefs)))</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">  /// \brief Return true if this instruction defines the specified physical</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">  /// register, either explicitly or implicitly.</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a0b1b8df95018312a616d9494f26b0671">  557</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a0b1b8df95018312a616d9494f26b0671">hasDefOfPhysReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>,</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;RI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = NumDefs; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).<a class="code" href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;          RI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a>(Reg, MI.<a class="code" href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).<a class="code" href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">getReg</a>()))</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">return</span> hasImplicitDefOfPhysReg(Reg, &amp;RI);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">  /// \brief Return the scheduling class for this instruction.  The</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">  /// scheduling class is an index into the InstrItineraryData table.  This</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">  /// returns zero if there is no known scheduling information for the</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">  570</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">return</span> SchedClass;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  /// \brief Return the number of bytes in the encoding of this instruction,</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  /// or zero if the encoding size cannot be known from the opcode.</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#ae8a17b854d9787d11797d9334a22647d">  576</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#ae8a17b854d9787d11797d9334a22647d">getSize</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">return</span> Size;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// \brief Find the index of the first operand in the</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  /// operand list that is used to represent the predicate. It returns -1 if</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  /// none is found.</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrDesc.html#a0f4cfb75715d768234cee203fb53f16c">  583</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCInstrDesc.html#a0f4cfb75715d768234cee203fb53f16c">findFirstPredOperandIdx</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">if</span> (isPredicable()) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = getNumOperands(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        <span class="keywordflow">if</span> (OpInfo[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].isPredicate())</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;};</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba1328ed43be8173506f59f88c9bfd8b8c"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1328ed43be8173506f59f88c9bfd8b8c">llvm::MCID::Compare</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00110">MCInstrDesc.h:110</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00140">SIInstrInfo.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba530d5e41c3cf67937c373da61c65acd4"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba530d5e41c3cf67937c373da61c65acd4">llvm::MCID::MayLoad</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00116">MCInstrDesc.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6b6e069e0e6ac6a981f10dc31aea4715"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6b6e069e0e6ac6a981f10dc31aea4715">llvm::MCInstrDesc::isIndirectBranch</a></div><div class="ttdeci">bool isIndirectBranch() const </div><div class="ttdoc">Return true if this is an indirect branch, such as a branch through a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00263">MCInstrDesc.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba483f86b4470ddff0e7cf0e94253e07af"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba483f86b4470ddff0e7cf0e94253e07af">llvm::MCID::CheapAsAMove</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00126">MCInstrDesc.h:126</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa62fd8ef0eb3c930d3a383ec8a2a1135"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa62fd8ef0eb3c930d3a383ec8a2a1135">llvm::MCInstrDesc::getNumImplicitUses</a></div><div class="ttdeci">unsigned getNumImplicitUses() const </div><div class="ttdoc">Return the number of implicit uses this instruction has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00506">MCInstrDesc.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad11fbecb594b25b4763177a2a9cd4dc6"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad11fbecb594b25b4763177a2a9cd4dc6">llvm::MCInstrDesc::getImplicitDefs</a></div><div class="ttdeci">const uint16_t * getImplicitDefs() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00523">MCInstrDesc.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_abeb483d31b127eca85a11bbbf5adc17d"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#abeb483d31b127eca85a11bbbf5adc17d">llvm::MCOperandInfo::isPredicate</a></div><div class="ttdeci">bool isPredicate() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00083">MCInstrDesc.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_af5f3734bf3e8e12b80b3aa19261e41b1"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#af5f3734bf3e8e12b80b3aa19261e41b1">llvm::MCInstrDesc::canFoldAsLoad</a></div><div class="ttdeci">bool canFoldAsLoad() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00356">MCInstrDesc.h:356</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a79fe1a55f6637b1d9edee5d3534b35ca"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a79fe1a55f6637b1d9edee5d3534b35ca">llvm::MCInstrDesc::mayAffectControlFlow</a></div><div class="ttdeci">bool mayAffectControlFlow(const MCInst &amp;MI, const MCRegisterInfo &amp;RI) const </div><div class="ttdoc">Return true if this is a branch or an instruction which directly writes to the program counter...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00286">MCInstrDesc.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a8951582e9d598a757b9e07e3e178c578"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a8951582e9d598a757b9e07e3e178c578">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00056">MCInst.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a461d623da8ede72dea777c00e12dc2a5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a461d623da8ede72dea777c00e12dc2a5">llvm::MCInstrDesc::isCommutable</a></div><div class="ttdeci">bool isCommutable() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00411">MCInstrDesc.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a24e41b39bcb0e2bfb79bb750f7091f61"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a24e41b39bcb0e2bfb79bb750f7091f61">llvm::MCInstrDesc::getFlags</a></div><div class="ttdeci">unsigned getFlags() const </div><div class="ttdoc">Return flags of this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00203">MCInstrDesc.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7e2f958623717e1e5ea9ab0cdd5b44df"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7e2f958623717e1e5ea9ab0cdd5b44df">llvm::MCInstrDesc::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00467">MCInstrDesc.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba50b76935e53196d5d0610736ed52386d"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba50b76935e53196d5d0610736ed52386d">llvm::MCID::MayStore</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00117">MCInstrDesc.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a99b47dffa2eda9af112416a9c8b93ea4"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a99b47dffa2eda9af112416a9c8b93ea4">llvm::MCInstrDesc::getNumImplicitDefs</a></div><div class="ttdeci">unsigned getNumImplicitDefs() const </div><div class="ttdoc">Return the number of implicit defs this instruct has. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00528">MCInstrDesc.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a9d472a8ee447cef18a71beb229d4d252"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a9d472a8ee447cef18a71beb229d4d252">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const </div><div class="ttdoc">Return the number of MachineOperands that are register definitions. Register definitions always occur...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90bac3c34b10dadcdbcc85552097cf077393"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bac3c34b10dadcdbcc85552097cf077393">llvm::MCID::IndirectBranch</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00109">MCInstrDesc.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_aae7ac8273e4047b06765295253bea8d7"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#aae7ac8273e4047b06765295253bea8d7">llvm::MCOperandInfo::Flags</a></div><div class="ttdeci">uint8_t Flags</div><div class="ttdoc">Flags - These are flags from the MCOI::OperandFlags enum. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00067">MCInstrDesc.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ab05d1cccbb3eb5ac5a66e703f969528d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ab05d1cccbb3eb5ac5a66e703f969528d">llvm::MCInstrDesc::hasOptionalDef</a></div><div class="ttdeci">bool hasOptionalDef() const </div><div class="ttdoc">Set if this instruction has an optional definition, e.g. ARM instructions which can set condition cod...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00215">MCInstrDesc.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6e7b465277851c040916dfcf91474f5f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6e7b465277851c040916dfcf91474f5f">llvm::MCInstrDesc::hasImplicitUseOfPhysReg</a></div><div class="ttdeci">bool hasImplicitUseOfPhysReg(unsigned Reg) const </div><div class="ttdoc">Return true if this instruction implicitly uses the specified physical register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00537">MCInstrDesc.h:537</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3446f5624b1c8b772a160db4229544e5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3446f5624b1c8b772a160db4229544e5">llvm::MCInstrDesc::isReturn</a></div><div class="ttdeci">bool isReturn() const </div><div class="ttdoc">Return true if the instruction is a return. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00227">MCInstrDesc.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90baae43507b1a7708c07602a361936f7de3"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baae43507b1a7708c07602a361936f7de3">llvm::MCID::FoldableAsLoad</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00115">MCInstrDesc.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7146d8440bad26a32a80ae4362298783"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7146d8440bad26a32a80ae4362298783">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const </div><div class="ttdoc">Return true if this instruction could possibly modify memory. Instructions with this flag set are not...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00376">MCInstrDesc.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7cd8c14f28807f9518168b3c3bdc80ff"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7cd8c14f28807f9518168b3c3bdc80ff">llvm::MCInstrDesc::getImplicitUses</a></div><div class="ttdeci">const uint16_t * getImplicitUses() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00501">MCInstrDesc.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba4dd7557d1d8cb30db26e0e28228c1cc7"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dd7557d1d8cb30db26e0e28228c1cc7">llvm::MCID::HasPostISelHook</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00124">MCInstrDesc.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0d849a159edcf1ef9591e939a0f998c7"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0d849a159edcf1ef9591e939a0f998c7">llvm::MCInstrDesc::isRematerializable</a></div><div class="ttdeci">bool isRematerializable() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00457">MCInstrDesc.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00145">MCInstrDesc.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a904941eb12eefd3ce867ac37f296d718"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a904941eb12eefd3ce867ac37f296d718">llvm::MCInstrDesc::isVariadic</a></div><div class="ttdeci">bool isVariadic() const </div><div class="ttdoc">Return true if this instruction can have a variable number of operands. In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present). </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00209">MCInstrDesc.h:209</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00032">MCInstrDesc.h:32</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5355c911ca9fc5ca213328a57c33afc8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">llvm::MCRegisterInfo::isSubRegisterEq</a></div><div class="ttdeci">bool isSubRegisterEq(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00420">MCRegisterInfo.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00113">MCInstrDesc.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_adad19ba526409f8c998244f317e12e4c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#adad19ba526409f8c998244f317e12e4c">llvm::MCInstrDesc::hasPostISelHook</a></div><div class="ttdeci">bool hasPostISelHook() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00449">MCInstrDesc.h:449</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90baf121d798d2c14b32e81d537a1f0cff8d"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf121d798d2c14b32e81d537a1f0cff8d">llvm::MCID::Terminator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00107">MCInstrDesc.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba8c84f3a089d61a5e72ba0a166cf74e2c"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8c84f3a089d61a5e72ba0a166cf74e2c">llvm::MCID::NotDuplicable</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00119">MCInstrDesc.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">llvm::MCOI::OPERAND_PCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00051">MCInstrDesc.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a10f198ee05145113be62a89685ef893f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a10f198ee05145113be62a89685ef893f">llvm::MCInstrDesc::isBranch</a></div><div class="ttdeci">bool isBranch() const </div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. Predicates below can be use...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00257">MCInstrDesc.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7981f38e296fd86b0cea036317fc1fcd"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7981f38e296fd86b0cea036317fc1fcd">llvm::MCInstrDesc::isCall</a></div><div class="ttdeci">bool isCall() const </div><div class="ttdoc">Return true if the instruction is a call. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00232">MCInstrDesc.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba359237c780f7c8e40645575826da8a3c"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba359237c780f7c8e40645575826da8a3c">llvm::MCID::Branch</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00108">MCInstrDesc.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00048">MCInstrDesc.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a353922da68565393f92a0a199b73052d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a353922da68565393f92a0a199b73052d">llvm::MCInstrDesc::ImplicitUses</a></div><div class="ttdeci">const uint16_t * ImplicitUses</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00146">MCInstrDesc.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a948d27dfb808f0e510fefdba6d34505d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a948d27dfb808f0e510fefdba6d34505d">llvm::MCInstrDesc::isTerminator</a></div><div class="ttdeci">bool isTerminator() const </div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. Typically this is things l...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00249">MCInstrDesc.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a72ac95a26d49ec50e7b76036ddf5af30"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a72ac95a26d49ec50e7b76036ddf5af30">llvm::MCInstrDesc::isBitcast</a></div><div class="ttdeci">bool isBitcast() const </div><div class="ttdoc">Return true if this instruction is a bitcast instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00326">MCInstrDesc.h:326</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a6b5a647ad7de4a9bdb8249a1856e171d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a6b5a647ad7de4a9bdb8249a1856e171d">llvm::MCInstrDesc::isPredicable</a></div><div class="ttdeci">bool isPredicable() const </div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. It may be set to &amp;#39;al...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00310">MCInstrDesc.h:310</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba330ed49df68eb049e1a7f9f331a07d08"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba330ed49df68eb049e1a7f9f331a07d08">llvm::MCID::HasOptionalDef</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00102">MCInstrDesc.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">OperandType - Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00070">MCInstrDesc.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0cc1de9217edcb8e7aff85bc7916ec03"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0cc1de9217edcb8e7aff85bc7916ec03">llvm::MCInstrDesc::NumDefs</a></div><div class="ttdeci">unsigned short NumDefs</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00141">MCInstrDesc.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_a998e4790d0be1c768cbd5bb476686876ab1461a089ae820c837ae97bc8c612dc8"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876ab1461a089ae820c837ae97bc8c612dc8">llvm::MCOI::Predicate</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00041">MCInstrDesc.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a291c2118315720369e2c74913435c835"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a291c2118315720369e2c74913435c835">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00063">MCInst.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a618aeb379cf3275f58c03583ed71e894"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a618aeb379cf3275f58c03583ed71e894">llvm::MCInstrDesc::hasExtraDefRegAllocReq</a></div><div class="ttdeci">bool hasExtraDefRegAllocReq() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00487">MCInstrDesc.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3453a62eef36c140ee97806c2360f18c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3453a62eef36c140ee97806c2360f18c">llvm::MCInstrDesc::isBarrier</a></div><div class="ttdeci">bool isBarrier() const </div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00239">MCInstrDesc.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5f14a8d1bffbc5b4fc4579f9a6f070ed"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">llvm::MCRegisterInfo::getProgramCounter</a></div><div class="ttdeci">unsigned getProgramCounter() const </div><div class="ttdoc">Return the register which is the program counter. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00310">MCRegisterInfo.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a43f118c1f8eec46bc8d0742464cb29d5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a43f118c1f8eec46bc8d0742464cb29d5">llvm::MCInstrDesc::isUnconditionalBranch</a></div><div class="ttdeci">bool isUnconditionalBranch() const </div><div class="ttdoc">Return true if this is a branch which always transfers control flow to some other block...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00279">MCInstrDesc.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a1b4619c8581a0181301cb50e1d7f169b"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a1b4619c8581a0181301cb50e1d7f169b">llvm::MCOperandInfo::Constraints</a></div><div class="ttdeci">uint32_t Constraints</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00074">MCInstrDesc.h:74</a></div></div>
<div class="ttc" id="namespacellvm_html_af6d6a791770bad2303c4399986979e3eae411369b2f0d8f484fec62c3291b1b51"><div class="ttname"><a href="namespacellvm.html#af6d6a791770bad2303c4399986979e3eae411369b2f0d8f484fec62c3291b1b51">llvm::Call</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00149">CallingConvLower.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1aa8498cb1d31308a367c23286fa443716"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1aa8498cb1d31308a367c23286fa443716">llvm::MCOI::EARLY_CLOBBER</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90bad14700fd3b1c636ccbbdac0e94dd8bf9"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bad14700fd3b1c636ccbbdac0e94dd8bf9">llvm::MCID::UsesCustomInserter</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00123">MCInstrDesc.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a8e39904e952d124093c07d34c1667270"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a8e39904e952d124093c07d34c1667270">llvm::MCInstrDesc::isConvertibleTo3Addr</a></div><div class="ttdeci">bool isConvertibleTo3Addr() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00429">MCInstrDesc.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a53c07a5f15c9d1ccad93dc1c57f79c09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">llvm::MCInstrDesc::NumOperands</a></div><div class="ttdeci">unsigned short NumOperands</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00140">MCInstrDesc.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90baf8bff71a05bf850313aede4b0f0af856"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baf8bff71a05bf850313aede4b0f0af856">llvm::MCID::UnmodeledSideEffects</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00120">MCInstrDesc.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba4dc2f8bf7dec9f3153e6aed4db5cb010"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba4dc2f8bf7dec9f3153e6aed4db5cb010">llvm::MCID::ConvertibleTo3Addr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00122">MCInstrDesc.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0f4cfb75715d768234cee203fb53f16c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0f4cfb75715d768234cee203fb53f16c">llvm::MCInstrDesc::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const </div><div class="ttdoc">Find the index of the first operand in the operand list that is used to represent the predicate...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00583">MCInstrDesc.h:583</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a579137208bd578a8a99b0e46c5bdfb8c"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_a998e4790d0be1c768cbd5bb476686876"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876">llvm::MCOI::OperandFlags</a></div><div class="ttdeci">OperandFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00039">MCInstrDesc.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ae8a17b854d9787d11797d9334a22647d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ae8a17b854d9787d11797d9334a22647d">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00576">MCInstrDesc.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a34f160e21cae3325a1d2f74b42e80a0b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a34f160e21cae3325a1d2f74b42e80a0b">llvm::MCInstrDesc::isCompare</a></div><div class="ttdeci">bool isCompare() const </div><div class="ttdoc">Return true if this instruction is a comparison. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00315">MCInstrDesc.h:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba9222c946b8b605c95952eedf035a7eff"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba9222c946b8b605c95952eedf035a7eff">llvm::MCID::Predicable</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00118">MCInstrDesc.h:118</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a4f89b3788ce7e767a37bd2400b61de09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a4f89b3788ce7e767a37bd2400b61de09">llvm::MCInstrDesc::isNotDuplicable</a></div><div class="ttdeci">bool isNotDuplicable() const </div><div class="ttdoc">Return true if this instruction cannot be safely duplicated. For example, if the instruction has a un...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00338">MCInstrDesc.h:338</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba463baf545246fea9718664d933ffe66f"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba463baf545246fea9718664d933ffe66f">llvm::MCID::Call</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00105">MCInstrDesc.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a45389b0b54f87d8dd6451e607463e2f1">llvm::MCOI::OptionalDef</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00042">MCInstrDesc.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba24b6e620b18edd37201fb9c0897835a8"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba24b6e620b18edd37201fb9c0897835a8">llvm::MCID::Barrier</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00106">MCInstrDesc.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0b1b8df95018312a616d9494f26b0671"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0b1b8df95018312a616d9494f26b0671">llvm::MCInstrDesc::hasDefOfPhysReg</a></div><div class="ttdeci">bool hasDefOfPhysReg(const MCInst &amp;MI, unsigned Reg, const MCRegisterInfo &amp;RI) const </div><div class="ttdoc">Return true if this instruction defines the specified physical register, either explicitly or implici...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00557">MCInstrDesc.h:557</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ac4746c2ec34b1f1a4ceee76d9f159fe3"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ac4746c2ec34b1f1a4ceee76d9f159fe3">llvm::MCInstrDesc::isPseudo</a></div><div class="ttdeci">bool isPseudo() const </div><div class="ttdoc">Return true if this is a pseudo instruction that doesn&amp;#39;t correspond to a real machine instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00222">MCInstrDesc.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba3ef69fec39e2c626336993c9774dc406"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba3ef69fec39e2c626336993c9774dc406">llvm::MCID::Commutable</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00121">MCInstrDesc.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a406bec242e875c065e0e575effe4c339"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a406bec242e875c065e0e575effe4c339">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const </div><div class="ttdoc">Returns the value of the specific constraint if it is set. Returns -1 if it is not set...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00156">MCInstrDesc.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a084170c688db518f99a4a7aed9cc84a0"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a084170c688db518f99a4a7aed9cc84a0">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00181">MCInstrDesc.h:181</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a54fc2039746ee6eff204883932692513"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a54fc2039746ee6eff204883932692513">llvm::MCInstrDesc::Flags</a></div><div class="ttdeci">unsigned Flags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00144">MCInstrDesc.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a3828eb42723147e207d44b67a8aaed3d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">uint64_t getFeatureBits() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00067">MCSubtargetInfo.h:67</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90bab96d69e82db1bb1326a1d12b8a1e0076"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90bab96d69e82db1bb1326a1d12b8a1e0076">llvm::MCID::Pseudo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00103">MCInstrDesc.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad526db981cdc3361585a92b6bba42137"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad526db981cdc3361585a92b6bba42137">llvm::MCInstrDesc::mayLoad</a></div><div class="ttdeci">bool mayLoad() const </div><div class="ttdoc">Return true if this instruction could possibly read memory. Instructions with this flag set are not n...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00367">MCInstrDesc.h:367</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_a998e4790d0be1c768cbd5bb476686876a3f4613c966a25662474f5d1645af6b00"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#a998e4790d0be1c768cbd5bb476686876a3f4613c966a25662474f5d1645af6b00">llvm::MCOI::LookupPtrRegClass</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00040">MCInstrDesc.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba136b35119a9335091735d1faf665281d"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba136b35119a9335091735d1faf665281d">llvm::MCID::ExtraDefRegAllocReq</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00128">MCInstrDesc.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba35dba8ebfddf32172dee2f54483c044a"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba35dba8ebfddf32172dee2f54483c044a">llvm::MCID::DelaySlot</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00114">MCInstrDesc.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_adcb5f001406dc2b45024dd582c444e6d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#adcb5f001406dc2b45024dd582c444e6d">llvm::MCInstrDesc::Opcode</a></div><div class="ttdeci">unsigned short Opcode</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da83076f86f6450732bc883b8723492eb2">llvm::MCOI::OPERAND_UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00047">MCInstrDesc.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aea25210a8b6803db151f8422480e8d72"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aea25210a8b6803db151f8422480e8d72">llvm::MCInstrDesc::usesCustomInsertionHook</a></div><div class="ttdeci">bool usesCustomInsertionHook() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00441">MCInstrDesc.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a8bdc3698f42abe362d81c8c02b397a34"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a8bdc3698f42abe362d81c8c02b397a34">llvm::MCInstrDesc::hasImplicitDefOfPhysReg</a></div><div class="ttdeci">bool hasImplicitDefOfPhysReg(unsigned Reg, const MCRegisterInfo *MRI=0) const </div><div class="ttdoc">Return true if this instruction implicitly defines the specified physical register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00546">MCInstrDesc.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_add77fb5a33bf1e22ac391c986a1632e2"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#add77fb5a33bf1e22ac391c986a1632e2">llvm::MCInstrDesc::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00393">MCInstrDesc.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a61ecbe20e0dc248b415cd7731d517da1"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const </div><div class="ttdoc">Return the scheduling class for this instruction. The scheduling class is an index into the InstrItin...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00570">MCInstrDesc.h:570</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96d"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">llvm::MCOI::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdoc">Operand Type - Operands are tagged with one of the values of this enum. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00046">MCInstrDesc.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba5416d9f1bd5f533efddadf17d713e469"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba5416d9f1bd5f533efddadf17d713e469">llvm::MCID::Return</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00104">MCInstrDesc.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">llvm::MCOI::OPERAND_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00049">MCInstrDesc.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00064">MCInstrDesc.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_aa168c83cd321703fa7d10e739d48a0df"><div class="ttname"><a href="classllvm_1_1MCInst.html#aa168c83cd321703fa7d10e739d48a0df">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00165">MCInst.h:165</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90baaeaafb46babde1143b2fa296b164a5c4"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90baaeaafb46babde1143b2fa296b164a5c4">llvm::MCID::MoveImm</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00111">MCInstrDesc.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba1f4c637ab112633eebd0f503b71be732"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba1f4c637ab112633eebd0f503b71be732">llvm::MCID::Bitcast</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00112">MCInstrDesc.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa143e50ebe5f0b28481cacf670226c52"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa143e50ebe5f0b28481cacf670226c52">llvm::MCInstrDesc::hasDelaySlot</a></div><div class="ttdeci">bool hasDelaySlot() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00344">MCInstrDesc.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a85ca28aefeabab3674112727251f9f61"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a85ca28aefeabab3674112727251f9f61">llvm::MCOperandInfo::isLookupPtrRegClass</a></div><div class="ttdeci">bool isLookupPtrRegClass() const </div><div class="ttdoc">Currently no other information. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00079">MCInstrDesc.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba06448010e7faa3713221a1b768380957"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba06448010e7faa3713221a1b768380957">llvm::MCID::Variadic</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00101">MCInstrDesc.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba986397153989297cba4e0cf19b75412a"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba986397153989297cba4e0cf19b75412a">llvm::MCID::ExtraSrcRegAllocReq</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00127">MCInstrDesc.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7e8571f2086202ab0cfaca7c2ceb81b4"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7e8571f2086202ab0cfaca7c2ceb81b4">llvm::MCInstrDesc::getDeprecatedInfo</a></div><div class="ttdeci">bool getDeprecatedInfo(MCInst &amp;MI, MCSubtargetInfo &amp;STI, std::string &amp;Info) const </div><div class="ttdoc">Returns true if a certain instruction is deprecated and if so returns the reason in Info...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00168">MCInstrDesc.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3a6c420b513e8a1597af8c91f7246947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3a6c420b513e8a1597af8c91f7246947">llvm::MCInstrDesc::isSelect</a></div><div class="ttdeci">bool isSelect() const </div><div class="ttdoc">Return true if this is a select instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00331">MCInstrDesc.h:331</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1">llvm::MCOI::OperandConstraint</a></div><div class="ttdeci">OperandConstraint</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00031">MCInstrDesc.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a40df3e44b02d891af19cf0738294dfe5"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a40df3e44b02d891af19cf0738294dfe5">llvm::MCInstrDesc::ImplicitDefs</a></div><div class="ttdeci">const uint16_t * ImplicitDefs</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00147">MCInstrDesc.h:147</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00688">R600InstrInfo.cpp:688</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a80291694b54eac4126454e13cefe1ff8"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a80291694b54eac4126454e13cefe1ff8">llvm::MCInstrDesc::Size</a></div><div class="ttdeci">unsigned short Size</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00143">MCInstrDesc.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5">llvm::MCOI::OPERAND_MEMORY</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00050">MCInstrDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a096d39a579e25f8924f4deb6998a2b5e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a096d39a579e25f8924f4deb6998a2b5e">llvm::MCInstrDesc::isMoveImmediate</a></div><div class="ttdeci">bool isMoveImmediate() const </div><div class="ttdoc">Return true if this instruction is a move immediate (including conditional moves) instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00321">MCInstrDesc.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a5443e502a8afa66677bf437750183869"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a5443e502a8afa66677bf437750183869">llvm::MCInstrDesc::DeprecatedFeatureMask</a></div><div class="ttdeci">uint64_t DeprecatedFeatureMask</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00149">MCInstrDesc.h:149</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a27772a92c52d42b190e9c4db05b1da82"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a27772a92c52d42b190e9c4db05b1da82">llvm::MCInstrDesc::hasExtraSrcRegAllocReq</a></div><div class="ttdeci">bool hasExtraSrcRegAllocReq() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00477">MCInstrDesc.h:477</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba8862ede68c58eb6c127dc1f9fba7c8ab"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba8862ede68c58eb6c127dc1f9fba7c8ab">llvm::MCID::Rematerializable</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00125">MCInstrDesc.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00058">MCInstrDesc.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_abee44339b41568c74881f90122fee878"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#abee44339b41568c74881f90122fee878">llvm::MCInstrDesc::SchedClass</a></div><div class="ttdeci">unsigned short SchedClass</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00142">MCInstrDesc.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_add429ec6b3a67f4d6c4d1fd6a9c91a30"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#add429ec6b3a67f4d6c4d1fd6a9c91a30">llvm::MCInstrDesc::isConditionalBranch</a></div><div class="ttdeci">bool isConditionalBranch() const </div><div class="ttdoc">Return true if this is a branch which may fall through to the next instruction or may transfer contro...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00271">MCInstrDesc.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a82523248f1c8145141a026cf3e57cf48"><div class="ttname"><a href="classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00163">MCInst.h:163</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:01 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
