#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 16 20:13:46 2018
# Process ID: 7988
# Current directory: D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1
# Command line: vivado.exe -log topmodule.vds -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl
# Log file: D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/topmodule.vds
# Journal file: D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topmodule.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at D:/Program Files/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top topmodule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 287.977 ; gain = 80.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topmodule' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/topmodule.v:4]
INFO: [Synth 8-638] synthesizing module 'debugInfo' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:4]
INFO: [Synth 8-256] done synthesizing module 'debugInfo' (1#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:4]
INFO: [Synth 8-638] synthesizing module 'computer' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:12]
	Parameter S_SD_RESET bound to: 8'b11111111 
	Parameter S_SD_PREDELAY bound to: 8'b00000000 
	Parameter S_SD_DELAY bound to: 8'b00000001 
	Parameter S_SD_CLK74 bound to: 8'b00000010 
	Parameter S_SD_SDRESET_PRE bound to: 8'b00000011 
	Parameter S_SD_SDRESET_RESP_PRE bound to: 8'b00000100 
	Parameter S_SD_ASKVOLTAGE_PRE bound to: 8'b00000101 
	Parameter S_SD_ASKVOLTAGE_RESP_PRE bound to: 8'b00000110 
	Parameter S_SD_ASKVOLTAGE_RESP_CHECK bound to: 8'b00000111 
	Parameter S_SD_SDINIT_PRE bound to: 8'b00001000 
	Parameter S_SD_SDINIT_CMD55_RESP_PRE bound to: 8'b00001001 
	Parameter S_SD_SDINIT_CMD55_INVALID bound to: 8'b00001010 
	Parameter S_SD_SDINIT_ACMD41_PRE bound to: 8'b00001011 
	Parameter S_SD_SDINIT_ACMD41_RESP_PRE bound to: 8'b00001100 
	Parameter S_SD_SDINIT_RETRY bound to: 8'b00001101 
	Parameter S_SD_READOCR_PRE bound to: 8'b00001110 
	Parameter S_SD_READOCR_RESP_PRE bound to: 8'b00001111 
	Parameter S_SD_READOCR_RESP_CHECK bound to: 8'b00010000 
	Parameter S_SD_GENERAL_RESP_CHECK bound to: 8'b00010001 
	Parameter S_SD_GENERAL_RESP_CHECK_DO bound to: 8'b00010010 
	Parameter S_SD_TXCMD bound to: 8'b00010011 
	Parameter S_SD_TXCMD_DO bound to: 8'b00010100 
	Parameter S_SD_8CLK bound to: 8'b00010101 
	Parameter S_SD_ERR bound to: 8'b00010110 
	Parameter S_SD_IDLE bound to: 8'b00010111 
	Parameter S_SD_READ_PRE bound to: 8'b00011000 
	Parameter S_SD_READ bound to: 8'b00011001 
	Parameter S_SD_READ_DO bound to: 8'b00011010 
	Parameter S_SD_MULTIREADDONE_PRE bound to: 8'b00011011 
	Parameter S_SD_MULTIREADDONE_PAUSE bound to: 8'b00011100 
	Parameter S_SD_MULTIREADDONE_RESP_PRE bound to: 8'b00011101 
	Parameter S_SD_MULTIREADDONE_RESP_ZERO bound to: 8'b00011110 
	Parameter S_SD_MULTIREADDONE_POST bound to: 8'b00011111 
	Parameter S_SD_MULTIREADDONE_POST_POST bound to: 8'b00100000 
INFO: [Synth 8-638] synthesizing module 'clk_generator' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/clk_generator_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (2#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/clk_generator_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/vga.v:3]
	Parameter H_VISI bound to: 1024 - type: integer 
	Parameter H_FRPO bound to: 32 - type: integer 
	Parameter H_SYNP bound to: 168 - type: integer 
	Parameter H_BKPO bound to: 32 - type: integer 
	Parameter V_VISI bound to: 576 - type: integer 
	Parameter V_FRPO bound to: 11 - type: integer 
	Parameter V_SYNP bound to: 15 - type: integer 
	Parameter V_BKPO bound to: 12 - type: integer 
	Parameter H_ALL bound to: 1256 - type: integer 
	Parameter V_ALL bound to: 614 - type: integer 
	Parameter H_VISI_END bound to: 1024 - type: integer 
	Parameter H_FRPO_END bound to: 1056 - type: integer 
	Parameter H_SYNP_END bound to: 1224 - type: integer 
	Parameter H_BKPO_END bound to: 1256 - type: integer 
	Parameter V_VISI_END bound to: 576 - type: integer 
	Parameter V_FRPO_END bound to: 587 - type: integer 
	Parameter V_SYNP_END bound to: 602 - type: integer 
	Parameter V_BKPO_END bound to: 614 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-638] synthesizing module 'DMEM' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/DMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (4#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/DMEM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'IMEM' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/IMEM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (5#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/IMEM_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Supercyclone' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/Supercyclone.v:8]
	Parameter ALU_AND bound to: 5'b00000 
	Parameter ALU_XOR bound to: 5'b00001 
	Parameter ALU_OR bound to: 5'b00010 
	Parameter ALU_NOR bound to: 5'b00011 
	Parameter ALU_SL bound to: 5'b00100 
	Parameter ALU_SRL bound to: 5'b00101 
	Parameter ALU_SRA bound to: 5'b00110 
	Parameter ALU_EQU bound to: 5'b01000 
	Parameter ALU_CLZ bound to: 5'b01001 
	Parameter ALU_SSUB bound to: 5'b01010 
	Parameter ALU_SMUL bound to: 5'b01011 
	Parameter ALU_SDIV bound to: 5'b01100 
	Parameter ALU_SADD bound to: 5'b01101 
	Parameter ALU_SLES bound to: 5'b01110 
	Parameter ALU_USUB bound to: 5'b11010 
	Parameter ALU_UMUL bound to: 5'b11011 
	Parameter ALU_UDIV bound to: 5'b11100 
	Parameter ALU_UADD bound to: 5'b11101 
	Parameter ALU_ULES bound to: 5'b11110 
	Parameter startNo bound to: 10 - type: integer 
	Parameter initInstAddr bound to: 4194304 - type: integer 
	Parameter initDataAddr bound to: 268500992 - type: integer 
	Parameter BigEndianCPU bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/regfile.v:3]
	Parameter num bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter numlog bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/ALU.v:3]
	Parameter ALU_AND bound to: 5'b00000 
	Parameter ALU_XOR bound to: 5'b00001 
	Parameter ALU_OR bound to: 5'b00010 
	Parameter ALU_NOR bound to: 5'b00011 
	Parameter ALU_SL bound to: 5'b00100 
	Parameter ALU_SRL bound to: 5'b00101 
	Parameter ALU_SRA bound to: 5'b00110 
	Parameter ALU_EQU bound to: 5'b01000 
	Parameter ALU_CLZ bound to: 5'b01001 
	Parameter ALU_SSUB bound to: 5'b01010 
	Parameter ALU_SMUL bound to: 5'b01011 
	Parameter ALU_SDIV bound to: 5'b01100 
	Parameter ALU_SADD bound to: 5'b01101 
	Parameter ALU_SLES bound to: 5'b01110 
	Parameter ALU_USUB bound to: 5'b11010 
	Parameter ALU_UMUL bound to: 5'b11011 
	Parameter ALU_UDIV bound to: 5'b11100 
	Parameter ALU_UADD bound to: 5'b11101 
	Parameter ALU_ULES bound to: 5'b11110 
INFO: [Synth 8-638] synthesizing module 'CLZAlgorithm' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/CLZAlgorithm.v:1]
	Parameter COUNTER_CYCLE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLZAlgorithm' (7#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/CLZAlgorithm.v:1]
INFO: [Synth 8-638] synthesizing module 'MULT' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/MULT_simplified.v:3]
	Parameter COUNTER_CYCLE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MULT' (8#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/MULT_simplified.v:3]
INFO: [Synth 8-638] synthesizing module 'DIV' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/DIV_simplified.v:3]
	Parameter COUNTER_CYCLE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DIV' (9#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/DIV_simplified.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'extender' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
	Parameter numOfBits bound to: 16 - type: integer 
	Parameter isSigned bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'extender' (11#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
INFO: [Synth 8-638] synthesizing module 'extender__parameterized0' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
	Parameter numOfBits bound to: 16 - type: integer 
	Parameter isSigned bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'extender__parameterized0' (11#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
INFO: [Synth 8-638] synthesizing module 'extender__parameterized1' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
	Parameter numOfBits bound to: 8 - type: integer 
	Parameter isSigned bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'extender__parameterized1' (11#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
INFO: [Synth 8-638] synthesizing module 'extender__parameterized2' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
	Parameter numOfBits bound to: 8 - type: integer 
	Parameter isSigned bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'extender__parameterized2' (11#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/extender.v:1]
INFO: [Synth 8-638] synthesizing module 'cp0' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/CP0.v:3]
	Parameter exceptionEntry bound to: 4194308 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cp0' (12#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/CP0.v:3]
INFO: [Synth 8-256] done synthesizing module 'Supercyclone' (13#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/Supercyclone.v:8]
INFO: [Synth 8-638] synthesizing module 'bootloader' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/bootloader.v:10]
	Parameter initInstAddr bound to: 4194304 - type: integer 
	Parameter initDataAddr bound to: 268500992 - type: integer 
	Parameter exceptionEntry bound to: 4194308 - type: integer 
	Parameter S_BL_RESET bound to: 8'b11111111 
	Parameter S_BL_INIT bound to: 8'b00000000 
	Parameter S_BL_SDSTART bound to: 8'b00000001 
	Parameter S_BL_READSECTOR0_PRE bound to: 8'b00000010 
	Parameter S_BL_READSECTOR0 bound to: 8'b00000011 
	Parameter S_BL_READDBR_PRE bound to: 8'b00000100 
	Parameter S_BL_READDBR bound to: 8'b00000101 
	Parameter S_BL_READROOTCLUS_PRE bound to: 8'b00000110 
	Parameter S_BL_LOAD bound to: 8'b00000111 
	Parameter S_BL_READROOTCLUS_INVOKE bound to: 8'b00001000 
	Parameter S_BL_READROOTCLUS bound to: 8'b00001001 
	Parameter S_BL_SCANROOT_PRE bound to: 8'b00001010 
	Parameter S_BL_SCANROOT_INCREMENT bound to: 8'b00001011 
	Parameter S_BL_SCANROOT_DO bound to: 8'b00001100 
	Parameter S_BL_GETNEXTROOTCLUS bound to: 8'b00001101 
	Parameter S_BL_GETNEXTROOTCLUS_POST bound to: 8'b00001110 
	Parameter S_BL_GETNEXTCLUSNUM bound to: 8'b00001111 
	Parameter S_BL_GETNEXTCLUSNUM_POST bound to: 8'b00010000 
	Parameter S_BL_READFATSEC_PRE bound to: 8'b00010001 
	Parameter S_BL_READFATSEC bound to: 8'b00010010 
	Parameter S_BL_READFILECLUS_PRE bound to: 8'b00010011 
	Parameter S_BL_READFILECLUS bound to: 8'b00010100 
	Parameter S_BL_READFILECLUS_POST bound to: 8'b00010101 
	Parameter S_BL_IDLE bound to: 8'b00010110 
	Parameter S_BL_ERROR bound to: 8'b11111110 
	Parameter S_BL_READFILECLUS_CHECKNEXTCLUS bound to: 8'b00010111 
	Parameter S_BL_READFILECLUS_CHECKNEXTCLUS_POST bound to: 8'b00011000 
	Parameter S_BL_READFILECLUS_PRE_JUMPCLUS bound to: 8'b00011001 
	Parameter S_BL_READFILECLUS_PRE_JUMPCLUS_CHECK bound to: 8'b00011010 
	Parameter S_BL_READFILECLUS_PRE_JUMPCLUS_POST bound to: 8'b00011011 
	Parameter N_BL_INITSCRIPT bound to: APOCLYPSBIN - type: string 
INFO: [Synth 8-638] synthesizing module 'root_cluster' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/root_cluster_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'root_cluster' (14#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/realtime/root_cluster_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/bootloader.v:465]
INFO: [Synth 8-256] done synthesizing module 'bootloader' (15#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/bootloader.v:10]
INFO: [Synth 8-638] synthesizing module 'kernel' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/kernel.v:4]
	Parameter S_KN_READV0 bound to: 8'b00000001 
	Parameter S_KN_READV1 bound to: 8'b00000010 
	Parameter S_KN_READA0 bound to: 8'b00000011 
	Parameter S_KN_READA1 bound to: 8'b00000100 
	Parameter S_KN_READA2 bound to: 8'b00000101 
	Parameter S_KN_FUNCBRANCH bound to: 8'b00000110 
	Parameter S_KN_READSDTODMEM bound to: 8'b00000111 
	Parameter S_KN_READSDTOIMEM bound to: 8'b00001000 
	Parameter S_KN_READFILENAME bound to: 8'b00001001 
	Parameter S_KN_READFILENAME_0 bound to: 8'b00001010 
	Parameter S_KN_READFILENAME_1 bound to: 8'b00001011 
	Parameter S_KN_READFILENAME_2 bound to: 8'b00001100 
	Parameter S_KN_READFILENAME_3 bound to: 8'b00001101 
	Parameter S_KN_READSDTODMEM_DO bound to: 8'b00001110 
	Parameter S_KN_READSDTOIMEM_DO_PRE bound to: 8'b00001111 
	Parameter S_KN_READSDTOIMEM_DO bound to: 8'b00010000 
	Parameter S_KN_CHANGE7SEG bound to: 8'b00010001 
	Parameter S_KN_DRAWPIXEL bound to: 8'b00010010 
	Parameter S_KN_WAITFORBUTTON bound to: 8'b00010011 
	Parameter S_KN_READSW bound to: 8'b00010100 
	Parameter S_KN_DONE bound to: 8'b00100000 
	Parameter S_KN_READSDTOBACKGROUND bound to: 8'b00010101 
	Parameter S_KN_READSDTOBACKGROUND_DO bound to: 8'b00010110 
	Parameter S_KN_CLEARCANVAS bound to: 8'b00010111 
	Parameter canvasSize bound to: 147456 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel' (16#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/kernel.v:4]
INFO: [Synth 8-638] synthesizing module 'sd_controller' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/sd_controller.v:6]
	Parameter S_SD_RESET bound to: 8'b11111111 
	Parameter S_SD_PREDELAY bound to: 8'b00000000 
	Parameter S_SD_DELAY bound to: 8'b00000001 
	Parameter S_SD_CLK74 bound to: 8'b00000010 
	Parameter S_SD_SDRESET_PRE bound to: 8'b00000011 
	Parameter S_SD_SDRESET_RESP_PRE bound to: 8'b00000100 
	Parameter S_SD_ASKVOLTAGE_PRE bound to: 8'b00000101 
	Parameter S_SD_ASKVOLTAGE_RESP_PRE bound to: 8'b00000110 
	Parameter S_SD_ASKVOLTAGE_RESP_CHECK bound to: 8'b00000111 
	Parameter S_SD_SDINIT_PRE bound to: 8'b00001000 
	Parameter S_SD_SDINIT_CMD55_RESP_PRE bound to: 8'b00001001 
	Parameter S_SD_SDINIT_CMD55_INVALID bound to: 8'b00001010 
	Parameter S_SD_SDINIT_ACMD41_PRE bound to: 8'b00001011 
	Parameter S_SD_SDINIT_ACMD41_RESP_PRE bound to: 8'b00001100 
	Parameter S_SD_SDINIT_RETRY bound to: 8'b00001101 
	Parameter S_SD_READOCR_PRE bound to: 8'b00001110 
	Parameter S_SD_READOCR_RESP_PRE bound to: 8'b00001111 
	Parameter S_SD_READOCR_RESP_CHECK bound to: 8'b00010000 
	Parameter S_SD_GENERAL_RESP_CHECK bound to: 8'b00010001 
	Parameter S_SD_GENERAL_RESP_CHECK_DO bound to: 8'b00010010 
	Parameter S_SD_TXCMD bound to: 8'b00010011 
	Parameter S_SD_TXCMD_DO bound to: 8'b00010100 
	Parameter S_SD_8CLK bound to: 8'b00010101 
	Parameter S_SD_ERR bound to: 8'b00010110 
	Parameter S_SD_IDLE bound to: 8'b00010111 
	Parameter S_SD_READ_PRE bound to: 8'b00011000 
	Parameter S_SD_READ bound to: 8'b00011001 
	Parameter S_SD_READ_DO bound to: 8'b00011010 
	Parameter S_SD_MULTIREADDONE_PRE bound to: 8'b00011011 
	Parameter S_SD_MULTIREADDONE_PAUSE bound to: 8'b00011100 
	Parameter S_SD_MULTIREADDONE_RESP_PRE bound to: 8'b00011101 
	Parameter S_SD_MULTIREADDONE_RESP_ZERO bound to: 8'b00011110 
	Parameter S_SD_MULTIREADDONE_POST bound to: 8'b00011111 
	Parameter S_SD_MULTIREADDONE_POST_POST bound to: 8'b00100000 
	Parameter CMD0 bound to: 56'b11111111010000000000000000000000000000000000000010010101 
	Parameter LEN_CMD0 bound to: 7 - type: integer 
	Parameter CMD1 bound to: 56'b11111111010000010000000000000000000000000000000011110001 
	Parameter LEN_CMD1 bound to: 7 - type: integer 
	Parameter CMD6 bound to: 56'b11111111010001101000000000000000000000000000000111110110 
	Parameter LEN_CMD6 bound to: 7 - type: integer 
	Parameter CMD8 bound to: 56'b11111111010010000000000000000000000000011010101010000111 
	Parameter LEN_CMD8 bound to: 7 - type: integer 
	Parameter CMD55 bound to: 56'b11111111011101110000000000000000000000000000000001100101 
	Parameter LEN_CMD55 bound to: 7 - type: integer 
	Parameter ACMD41 bound to: 56'b11111111011010010100000000000000000000000000000001000001 
	Parameter LEN_ACMD41 bound to: 7 - type: integer 
	Parameter CMD58 bound to: 56'b11111111011110100000000000000000000000000000000001011000 
	Parameter LEN_CMD58 bound to: 7 - type: integer 
	Parameter CMD0_R bound to: 8'b00000001 
	Parameter CMD_R_ILLEGAL bound to: 8'b00000101 
	Parameter CMD1_R bound to: 8'b00000000 
	Parameter CMD17_H bound to: 16'b1111111101010001 
	Parameter CMD17_T bound to: 8'b00010111 
	Parameter CMD18_H bound to: 16'b1111111101010010 
	Parameter CMD18_T bound to: 8'b00011000 
	Parameter CMD12 bound to: 56'b11111111010011000000000000000000000000000000000011111101 
	Parameter LEN_CMD12 bound to: 7 - type: integer 
	Parameter RESP_HIGHLEVEL bound to: 8'b11111111 
	Parameter RESP_CMD0 bound to: 8'b00000001 
	Parameter RESP_CMD8 bound to: 8'b00000001 
	Parameter RESP_LOWLEVEL bound to: 8'b00000000 
	Parameter RESP_CMD1 bound to: 8'b00000000 
	Parameter RESP_CMD_ILLEGAL bound to: 8'b00000101 
	Parameter RESP_CMD55 bound to: 8'b00000001 
	Parameter RESP_ACMD41 bound to: 8'b00000000 
	Parameter RESP_ACMD41_INVALID bound to: 8'b00000001 
	Parameter T_DELAYTICKS bound to: 12'b111110100000 
	Parameter T_RESPMAXCNT bound to: 120 - type: integer 
	Parameter T_RESPMAXCNT_READ bound to: 4800 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/sd_controller.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/sd_controller.v:442]
INFO: [Synth 8-256] done synthesizing module 'sd_controller' (17#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/sd_controller.v:6]
WARNING: [Synth 8-350] instance 'sdcon_inst' of module 'sd_controller' requires 37 connections, but only 26 given [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:470]
INFO: [Synth 8-638] synthesizing module 'spi_controller' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/spi_controller.v:4]
	Parameter T_HALFSPICLK_TICKS bound to: 9'b010101111 
	Parameter T_HALFSPICLK_TICKS_HS bound to: 9'b000000100 
	Parameter T_HALFSPICLK_TICKS_ULTRA_HS bound to: 9'b000000010 
	Parameter T_HALFSPICLK_TICKS_EXTREME_HS bound to: 9'b000000001 
	Parameter T_74CLK_TICKS bound to: 9'b001010000 
	Parameter T_8CLK_TICKS bound to: 7'b0010000 
	Parameter S_INIT bound to: 5'b00000 
	Parameter S_CLK74_RISE bound to: 5'b00001 
	Parameter S_CLK74_FALL bound to: 5'b00010 
	Parameter S_CLK74_DONE bound to: 5'b00011 
	Parameter S_CLK74_RESET bound to: 5'b00100 
	Parameter S_TX_LOAD bound to: 5'b00001 
	Parameter S_TX_RISE bound to: 5'b00010 
	Parameter S_TX_DONE bound to: 5'b00011 
	Parameter S_TX_RESET bound to: 5'b00100 
	Parameter S_RX_LOAD bound to: 5'b00001 
	Parameter S_RX_FALL bound to: 5'b00010 
	Parameter S_RX_DONE bound to: 5'b00011 
	Parameter S_RX_RESET bound to: 5'b00100 
INFO: [Synth 8-256] done synthesizing module 'spi_controller' (18#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/spi_controller.v:4]
INFO: [Synth 8-256] done synthesizing module 'computer' (19#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:12]
INFO: [Synth 8-638] synthesizing module 'display_7seg' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/7seg-display.v:23]
	Parameter FREQ_DIVISOR bound to: 100000 - type: integer 
	Parameter A bound to: 0 - type: integer 
	Parameter B bound to: 1 - type: integer 
	Parameter C bound to: 2 - type: integer 
	Parameter D bound to: 3 - type: integer 
	Parameter E bound to: 4 - type: integer 
	Parameter F bound to: 5 - type: integer 
	Parameter G bound to: 6 - type: integer 
	Parameter P bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'freqDivider' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/freqDivider.v:23]
	Parameter twoPower bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freqDivider' (20#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/freqDivider.v:23]
INFO: [Synth 8-226] default block is never used [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/7seg-display.v:76]
INFO: [Synth 8-226] default block is never used [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/7seg-display.v:92]
INFO: [Synth 8-256] done synthesizing module 'display_7seg' (21#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/7seg-display.v:23]
INFO: [Synth 8-256] done synthesizing module 'topmodule' (22#1) [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/topmodule.v:4]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[31]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[30]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[29]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[28]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[27]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[26]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[25]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[24]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[23]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[22]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[21]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[20]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[19]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[18]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[17]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[16]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[15]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[14]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[13]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[12]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[11]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[10]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[9]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[8]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[7]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[1]
WARNING: [Synth 8-3331] design cp0 has unconnected port cause[0]
WARNING: [Synth 8-3331] design cp0 has unconnected port intr
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[31]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[30]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[29]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[28]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[27]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[26]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[25]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[24]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[23]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[22]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[21]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[20]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[19]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[18]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[17]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[16]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[15]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[14]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[13]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[12]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[11]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[10]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[9]
WARNING: [Synth 8-3331] design extender__parameterized2 has unconnected port in[8]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[31]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[30]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[29]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[28]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[27]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[26]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[25]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[24]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[23]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[22]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[21]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[20]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[19]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[18]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[17]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[16]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[15]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[14]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[13]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[12]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[11]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[10]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[9]
WARNING: [Synth 8-3331] design extender__parameterized1 has unconnected port in[8]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[31]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[30]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[29]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[28]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[27]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[26]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[25]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[24]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[23]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[22]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[21]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[20]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[19]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[18]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[17]
WARNING: [Synth 8-3331] design extender__parameterized0 has unconnected port in[16]
WARNING: [Synth 8-3331] design extender has unconnected port in[31]
WARNING: [Synth 8-3331] design extender has unconnected port in[30]
WARNING: [Synth 8-3331] design extender has unconnected port in[29]
WARNING: [Synth 8-3331] design extender has unconnected port in[28]
WARNING: [Synth 8-3331] design extender has unconnected port in[27]
WARNING: [Synth 8-3331] design extender has unconnected port in[26]
WARNING: [Synth 8-3331] design extender has unconnected port in[25]
WARNING: [Synth 8-3331] design extender has unconnected port in[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 394.848 ; gain = 187.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 394.848 ; gain = 187.336
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DMEM' instantiated as 'computer_uut/dmem' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:237]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'IMEM' instantiated as 'computer_uut/imem' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:271]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_generator' instantiated as 'computer_uut/clkgen_inst' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:84]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'root_cluster' instantiated as 'computer_uut/bootloader_inst/root_cluster_inst' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/bootloader.v:142]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp/clk_generator_in_context.xdc] for cell 'computer_uut/clkgen_inst'
Finished Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp/clk_generator_in_context.xdc] for cell 'computer_uut/clkgen_inst'
Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp_2/root_cluster_in_context.xdc] for cell 'computer_uut/bootloader_inst/root_cluster_inst'
Finished Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp_2/root_cluster_in_context.xdc] for cell 'computer_uut/bootloader_inst/root_cluster_inst'
Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp_3/DMEM_in_context.xdc] for cell 'computer_uut/dmem'
Finished Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp_3/DMEM_in_context.xdc] for cell 'computer_uut/dmem'
Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp_4/IMEM_in_context.xdc] for cell 'computer_uut/imem'
Finished Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp_4/IMEM_in_context.xdc] for cell 'computer_uut/imem'
Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/constrs_1/new/supercyclone_top.xdc]
Finished Parsing XDC File [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/constrs_1/new/supercyclone_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/constrs_1/new/supercyclone_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 714.629 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'computer_uut/dmem' at clock pin 'clkb' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 714.629 ; gain = 507.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 714.629 ; gain = 507.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp/clk_generator_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.runs/synth_1/.Xil/Vivado-7988-SHUN-LAPTOP/dcp/clk_generator_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 714.629 ; gain = 507.117
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'instructionHistory_reg[1][31:0]' into 'regHistory_reg[1][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:60]
INFO: [Synth 8-4471] merging register 'instructionHistory_reg[2][31:0]' into 'regHistory_reg[2][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:60]
INFO: [Synth 8-4471] merging register 'instructionHistory_reg[3][31:0]' into 'regHistory_reg[3][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:60]
INFO: [Synth 8-4471] merging register 'instructionHistory_reg[4][31:0]' into 'regHistory_reg[4][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:60]
INFO: [Synth 8-4471] merging register 'instructionHistory_reg[5][31:0]' into 'regHistory_reg[5][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:60]
INFO: [Synth 8-4471] merging register 'instructionHistory_reg[6][31:0]' into 'regHistory_reg[6][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:60]
INFO: [Synth 8-4471] merging register 'regHistory_reg[7][31:0]' into 'instructionHistory_reg[7][31:0]' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/debugInfo.v:61]
INFO: [Synth 8-5546] ROM "v_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_inplace" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_inplace" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iAddi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iAddiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iAndi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iOri" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iXori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSlti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSltiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iJ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iJal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLbu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLhu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "iSyscall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iEret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "iBeq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iBne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpuStarted" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iAddi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iAddiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iAndi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iOri" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iXori" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSlti" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSltiu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iJ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iJal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLbu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLhu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iLh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iSh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "iSyscall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iEret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "iBeq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iBne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpuStarted" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0Cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aluB0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "startCounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "startCounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextPC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/bootloader.v:251]
INFO: [Synth 8-5546] ROM "fileFATSector" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debugInfoAvailable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debugInfoAvailable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debugInfoAvailable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "debugInfoAvailable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debugInfoAvailable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "imemWe" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dmemAEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "dmemAEn" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dmemAWe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "backgroundMemWea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "blState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dmemAAddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "blError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rootClusMemAddrb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rootClusMemAddrb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BPB_SecPerClus_log2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BPB_NumFATs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "scanRootState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nextClusNum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextNextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rfRAddr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "working" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blLoadExecutableEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blLoadFileEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blLoadBackgroundFileEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "canvasMemWea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sevenSegOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "dmemAIn" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "knState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "knState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sdState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iReadSectorNumStored" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "t_halfspiclk_ticks1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spiState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spiState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'compStartOk_reg' into 'cpuEna_reg' [D:/Projects/CompStruct/SuperCyclone2/SuperCyclone2.srcs/sources_1/new/computer.v:533]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 714.629 ; gain = 507.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ALU               |           1|     14547|
|2     |Supercyclone__GB1 |           1|     24573|
|3     |computer__GC0     |           1|     29777|
|4     |topmodule__GC0    |           1|      3749|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   4 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 30    
	   4 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               88 Bit    Registers := 5     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 117   
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 65    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---RAMs : 
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 2     
	  12 Input     88 Bit        Muxes := 1     
	  28 Input     88 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   3 Input     64 Bit        Muxes := 2     
	  34 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	   7 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 152   
	   5 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	  26 Input     32 Bit        Muxes := 1     
	  44 Input     32 Bit        Muxes := 2     
	  35 Input     32 Bit        Muxes := 1     
	  36 Input     32 Bit        Muxes := 2     
	  53 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	  14 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   7 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	  29 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  46 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	  25 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	  34 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	  56 Input      5 Bit        Muxes := 1     
	  46 Input      5 Bit        Muxes := 1     
	  37 Input      5 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	  53 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 47    
	  44 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   4 Input      3 Bit        Muxes := 5     
	  29 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 39    
	  29 Input      2 Bit        Muxes := 24    
	  25 Input      2 Bit        Muxes := 8     
	  34 Input      2 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 429   
	   5 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 38    
	   6 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 52    
	  29 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 14    
	  26 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topmodule 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module CLZAlgorithm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 32    
Module MULT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   4 Input     64 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
Module DIV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	  20 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 35    
Module cp0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Supercyclone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 71    
	   5 Input     32 Bit        Muxes := 3     
	  26 Input     32 Bit        Muxes := 1     
	  44 Input     32 Bit        Muxes := 2     
	  35 Input     32 Bit        Muxes := 1     
	  36 Input     32 Bit        Muxes := 2     
	  53 Input     32 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  46 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  56 Input      5 Bit        Muxes := 1     
	  46 Input      5 Bit        Muxes := 1     
	  37 Input      5 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	  53 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 69    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module bootloader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
	   4 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               88 Bit    Registers := 3     
	               32 Bit    Registers := 24    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---RAMs : 
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 2     
	  12 Input     88 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   7 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  29 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  11 Input      8 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 108   
	  29 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 2     
Module kernel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               88 Bit    Registers := 2     
	               32 Bit    Registers := 11    
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input     88 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  25 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	  25 Input      1 Bit        Muxes := 14    
	  26 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module sd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input     64 Bit        Muxes := 2     
	  34 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 3     
	   7 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  34 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 6     
	  34 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 114   
	  34 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module spi_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 1     
Module computer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module debugInfo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 43    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
Module display_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 714.629 ; gain = 507.117
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP zx, operation Mode is: A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: PCIN+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: PCIN+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: PCIN+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: PCIN+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: Generating DSP zx, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator zx is absorbed into DSP zx.
DSP Report: operator zx is absorbed into DSP zx.
INFO: [Synth 8-5545] ROM "iEret" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iSyscall" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "scanRootState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dmemAWe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dmemAEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dmemAAddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debugInfoAvailable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debugInfoAvailable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rootClusMemAddrb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP firstClusSec0, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP firstClusSec0.
DSP Report: operator firstClusSec0 is absorbed into DSP firstClusSec0.
DSP Report: operator firstClusSec0 is absorbed into DSP firstClusSec0.
DSP Report: Generating DSP firstClusSec0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP firstClusSec0.
DSP Report: operator firstClusSec0 is absorbed into DSP firstClusSec0.
DSP Report: operator firstClusSec0 is absorbed into DSP firstClusSec0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 714.629 ; gain = 507.117
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 714.629 ; gain = 507.117

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ALU               |           1|     15217|
|2     |Supercyclone__GB1 |           1|     25258|
|3     |computer__GC0     |           1|     29459|
|4     |topmodule__GC0    |           1|      3753|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                   | 
+------------+-------------------+-----------+----------------------+------------------------------+
|bootloader  | rootFATSector_reg | Implied   | 512 x 8              | RAM64X1D x 64  RAM64M x 64   | 
|bootloader  | fileFATSector_reg | Implied   | 512 x 8              | RAM64X1D x 64  RAM64M x 64   | 
+------------+-------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MULT        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B        | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | (PCIN>>17)+A*B  | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B        | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MULT        | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bootloader  | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bootloader  | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[63]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[62]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[47]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[62]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[55]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[54]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[62]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[61]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[46]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[54]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[54]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[53]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[61]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[60]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[53]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[52]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[60]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[59]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[52]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[51]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[59]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[58]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[51]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[50]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[58]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[57]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[42]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[5]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[50]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[49]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[57]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[56]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/command_reg[49]' (FDRE) to 'computer_uuti_1/sdcon_inst/command_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/\sdcon_inst/command_reg[56] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[31]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[30]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[30]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[29]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[28]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[29]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[29]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[27]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[24]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[27]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[25]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[27]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[26]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[27]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[27]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[18]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[19]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[16]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[17]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[22]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[23]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[21]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[20]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[21]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[21]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[15]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[14]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[15]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[15]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[13]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[12]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[13]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[13]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[11]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[8]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[11]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[9]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[11]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[10]' (FDRE) to 'computer_uuti_1/bootloader_inst/sdReadSectorNum_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/bootloader_inst/\sdReadSectorNum_reg[11] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[5]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[6]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[7]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (computer_uuti_1/blIgnoreInitScript_reg)
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[6]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[7]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[1]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[2]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[3]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[4]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/expectedSpiRxData_reg[5]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[6]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/\sdcon_inst/invalidSpiRxData_reg[7] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[1]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[3]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[4]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[4]' (FDRE) to 'computer_uuti_1/sdcon_inst/invalidSpiRxData_reg[5]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[0]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[1]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[2]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[4]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[5]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[6]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/nextState_reg[7]' (FDE) to 'computer_uuti_1/kernel_inst/nextState_reg[5]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/nextState_reg[6]' (FDE) to 'computer_uuti_1/kernel_inst/nextState_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/\kernel_inst/nextState_reg[5] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/nextState_reg[2]' (FDE) to 'computer_uuti_1/kernel_inst/nextState_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (computer_uuti_1/\kernel_inst/nextState_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/bootloader_inst/\clusNumUse_reg[1] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/nextState_reg[5]' (FDRE) to 'computer_uuti_1/bootloader_inst/nextState_reg[6]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/nextNextState_reg[5]' (FDRE) to 'computer_uuti_1/bootloader_inst/nextNextState_reg[6]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/nextState_reg[6]' (FDRE) to 'computer_uuti_1/bootloader_inst/nextState_reg[7]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/nextNextState_reg[6]' (FDRE) to 'computer_uuti_1/bootloader_inst/nextNextState_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/bootloader_inst/\nextState_reg[7] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[16]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[17]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[18]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[19]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[20]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[21]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[22]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[23]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[24]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[25]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[26]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[27]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[28]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[29]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAIn_reg[30]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAIn_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/\kernel_inst/dmemAIn_reg[31] )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/dmemAWe_reg[0]' (FDRE) to 'computer_uuti_1/bootloader_inst/dmemAWe_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAWe_reg[0]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAWe_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/dmemAWe_reg[1]' (FDRE) to 'computer_uuti_1/bootloader_inst/dmemAWe_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAWe_reg[1]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAWe_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/dmemAWe_reg[2]' (FDRE) to 'computer_uuti_1/bootloader_inst/dmemAWe_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/kernel_inst/dmemAWe_reg[2]' (FDRE) to 'computer_uuti_1/kernel_inst/dmemAWe_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (computer_uuti_1/\spicon_inst/SD_RESET_r_reg )
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/blState_reg[5]' (FDRE) to 'computer_uuti_1/bootloader_inst/blState_reg[6]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/bootloader_inst/blState_reg[6]' (FDRE) to 'computer_uuti_1/bootloader_inst/blState_reg[7]'
WARNING: [Synth 8-3332] Sequential element (blState_reg[6]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (blState_reg[5]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (blWorking_reg) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[23]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[22]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[21]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[20]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[19]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[18]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[17]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[16]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[15]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[14]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[13]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[12]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[11]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[10]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[9]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (mbrHeader_reg[8]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (clusNumUse_reg[1]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[31]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[30]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[29]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[28]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[27]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[26]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[25]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[24]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[23]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[22]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[21]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[20]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[19]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[18]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[17]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[16]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[15]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[14]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[13]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[12]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[11]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[10]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[9]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (sdReadSectorNum_reg[8]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[31]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[30]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[29]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[28]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[27]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[26]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[25]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (loadExecutableIMEMAddr_reg[24]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[31]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[30]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[29]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[28]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[27]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[26]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[25]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (imemWAddr_reg[24]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[31]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[30]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[29]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[28]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[27]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[26]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[25]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (memWord_reg[24]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (dmemAWe_reg[2]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (dmemAWe_reg[1]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (dmemAWe_reg[0]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemWea_reg) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[15]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[14]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[13]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[12]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[11]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[10]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[9]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[8]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[7]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[6]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[5]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[4]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[3]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[2]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[1]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemAddra_reg[0]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[11]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[10]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[9]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[8]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[7]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[6]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[5]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[4]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[3]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[2]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[1]) is unused and will be removed from module bootloader.
WARNING: [Synth 8-3332] Sequential element (backgroundMemDina_reg[0]) is unused and will be removed from module bootloader.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[3]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[3]'
INFO: [Synth 8-3886] merging instance 'computer_uuti_1/sdcon_inst/nextStateIfInvalid_reg[4]' (FDSE) to 'computer_uuti_1/sdcon_inst/nextStateToRetry_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[5]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[7]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[14]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[22]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[29]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[15]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[23]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/debugInfo_inst/blStateHistory_reg[30]' (FDRE) to 'i_2/debugInfo_inst/blStateHistory_reg[31]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 724.496 ; gain = 516.984
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 724.496 ; gain = 516.984

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ALU               |           1|      8453|
|2     |Supercyclone__GB1 |           1|      7870|
|3     |computer__GC0     |           1|     10529|
|4     |topmodule__GC0    |           1|      3444|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen_inst/clk_cpu' to pin 'clkgen_inst/bbstub_clk_cpu/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkgen_inst/clk_vga' to pin 'clkgen_inst/bbstub_clk_vga/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:18 . Memory (MB): peak = 844.250 ; gain = 636.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:42 . Memory (MB): peak = 1002.914 ; gain = 795.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ALU               |           1|      8392|
|2     |Supercyclone__GB1 |           1|      7652|
|3     |computer__GC0     |           1|     10529|
|4     |topmodule__GC0    |           1|      3444|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:57 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:42 ; elapsed = 00:02:57 . Memory (MB): peak = 1064.406 ; gain = 856.895

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:42 ; elapsed = 00:02:57 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop computer_uut/bootloader_inst/currRootClusNum_reg[31] is being inverted and renamed to computer_uut/bootloader_inst/currRootClusNum_reg[31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:44 ; elapsed = 00:02:59 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:02:59 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:02 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:03:02 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:03:03 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:03:03 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_generator |         1|
|2     |DMEM          |         1|
|3     |IMEM          |         1|
|4     |root_cluster  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DMEM          |     1|
|2     |IMEM          |     1|
|3     |clk_generator |     1|
|4     |root_cluster  |     1|
|5     |CARRY4        |   875|
|6     |DSP48E1       |    10|
|7     |DSP48E1_1     |     2|
|8     |LUT1          |   688|
|9     |LUT2          |   897|
|10    |LUT3          |   626|
|11    |LUT4          |  1076|
|12    |LUT5          |   962|
|13    |LUT6          |  5589|
|14    |MUXF7         |   555|
|15    |MUXF8         |    96|
|16    |RAM64M        |   128|
|17    |RAM64X1D      |   128|
|18    |XORCY         |     1|
|19    |FDRE          |  4530|
|20    |FDSE          |   100|
|21    |IBUF          |    23|
|22    |OBUF          |    35|
|23    |OBUFT         |    15|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               | 16474|
|2     |  computer_uut       |computer       | 14128|
|3     |    bootloader_inst  |bootloader     |  4021|
|4     |    kernel_inst      |kernel         |   972|
|5     |    sccpu            |Supercyclone   |  7810|
|6     |      alu            |ALU            |   216|
|7     |        clzblock     |CLZAlgorithm   |    70|
|8     |        divider      |DIV            |    22|
|9     |        multiplier   |MULT           |   124|
|10    |      cp0            |cp0            |   257|
|11    |      cpu_ref        |regfile        |  6784|
|12    |    sdcon_inst       |sd_controller  |   808|
|13    |    spicon_inst      |spi_controller |   142|
|14    |    vga_inst         |vga            |    79|
|15    |  debugInfo_inst     |debugInfo      |  2056|
|16    |  disp7seg           |display_7seg   |    46|
|17    |    freqDivider_inst |freqDivider    |    32|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:03:03 . Memory (MB): peak = 1064.406 ; gain = 856.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:48 . Memory (MB): peak = 1064.406 ; gain = 527.699
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:03:03 . Memory (MB): peak = 1064.406 ; gain = 856.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 553 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 257 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
335 Infos, 218 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:05 . Memory (MB): peak = 1064.406 ; gain = 850.129
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1064.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 20:17:00 2018...
