{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582265284419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582265284420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 07:08:04 2020 " "Processing started: Fri Feb 21 07:08:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582265284420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582265284420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sap_1 -c sap_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sap_1 -c sap_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582265284420 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1582265285327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sap_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sap_1-arch " "Found design unit 1: sap_1-arch" {  } { { "sap_1.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286153 ""} { "Info" "ISGN_ENTITY_NAME" "1 sap_1 " "Found entity 1: sap_1" {  } { { "sap_1.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_one_port_ram.vhd 3 1 " "Found 3 design units, including 1 entities, in source file altera_one_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_one_port_ram-beh_arch1 " "Found design unit 1: altera_one_port_ram-beh_arch1" {  } { { "altera_one_port_ram.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/altera_one_port_ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286164 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_one_port_ram-beh_arch2 " "Found design unit 2: altera_one_port_ram-beh_arch2" {  } { { "altera_one_port_ram.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/altera_one_port_ram.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286164 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_one_port_ram " "Found entity 1: altera_one_port_ram" {  } { { "altera_one_port_ram.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/altera_one_port_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap_1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sap_1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sap_1_2-arch " "Found design unit 1: sap_1_2-arch" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286178 ""} { "Info" "ISGN_ENTITY_NAME" "1 sap_1_2 " "Found entity 1: sap_1_2" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sap1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sap1_top-arch " "Found design unit 1: sap1_top-arch" {  } { { "sap1_top.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286189 ""} { "Info" "ISGN_ENTITY_NAME" "1 sap1_top " "Found entity 1: sap1_top" {  } { { "sap1_top.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-arch " "Found design unit 1: bin2bcd-arch" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/bin2bcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286201 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_sseg-test " "Found design unit 1: bin_to_sseg-test" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/bin_to_sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286213 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/bin_to_sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mem_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mem_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_test-arch " "Found design unit 1: mem_test-arch" {  } { { "output_files/mem_test.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/output_files/mem_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286226 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_test " "Found entity 1: mem_test" {  } { { "output_files/mem_test.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/output_files/mem_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265286226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265286226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sap1_top " "Elaborating entity \"sap1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582265286508 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] sap1_top.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at sap1_top.vhd(10)" {  } { { "sap1_top.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286513 "|sap1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sap_1_2 sap_1_2:sap1_unit A:arch " "Elaborating entity \"sap_1_2\" using architecture \"A:arch\" for hierarchy \"sap_1_2:sap1_unit\"" {  } { { "sap1_top.vhd" "sap1_unit" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265286545 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_wr_out sap_1_2.vhd(18) " "VHDL Signal Declaration warning at sap_1_2.vhd(18): used implicit default value for signal \"mem_wr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1582265286552 "|sap1_top|sap_1_2:sap1_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_write sap_1_2.vhd(85) " "VHDL Process Statement warning at sap_1_2.vhd(85): signal \"memory_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582265286552 "|sap1_top|sap_1_2:sap1_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr sap_1_2.vhd(86) " "VHDL Process Statement warning at sap_1_2.vhd(86): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1582265286552 "|sap1_top|sap_1_2:sap1_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_leds sap_1_2.vhd(82) " "VHDL Process Statement warning at sap_1_2.vhd(82): inferring latch(es) for signal or variable \"memory_leds\", which holds its previous value in one or more paths through the process" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1582265286553 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[0\] sap_1_2.vhd(188) " "Inferred latch for \"mem_addr\[0\]\" at sap_1_2.vhd(188)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286553 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[1\] sap_1_2.vhd(188) " "Inferred latch for \"mem_addr\[1\]\" at sap_1_2.vhd(188)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286554 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[2\] sap_1_2.vhd(188) " "Inferred latch for \"mem_addr\[2\]\" at sap_1_2.vhd(188)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286554 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[3\] sap_1_2.vhd(188) " "Inferred latch for \"mem_addr\[3\]\" at sap_1_2.vhd(188)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286554 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[0\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[0\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286576 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[1\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[1\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286576 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[2\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[2\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286576 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[3\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[3\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286576 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[4\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[4\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286576 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[5\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[5\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286577 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[6\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[6\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286577 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_leds\[7\] sap_1_2.vhd(82) " "Inferred latch for \"memory_leds\[7\]\" at sap_1_2.vhd(82)" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1582265286577 "|sap1_top|sap_1_2:sap1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_one_port_ram sap_1_2:sap1_unit\|altera_one_port_ram:ram " "Elaborating entity \"altera_one_port_ram\" for hierarchy \"sap_1_2:sap1_unit\|altera_one_port_ram:ram\"" {  } { { "sap_1_2.vhd" "ram" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265286584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin2bcd bin2bcd:bin2bcd_unit A:arch " "Elaborating entity \"bin2bcd\" using architecture \"A:arch\" for hierarchy \"bin2bcd:bin2bcd_unit\"" {  } { { "sap1_top.vhd" "bin2bcd_unit" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265286632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_sseg bin_to_sseg:bcd3_unit " "Elaborating entity \"bin_to_sseg\" for hierarchy \"bin_to_sseg:bcd3_unit\"" {  } { { "sap1_top.vhd" "bcd3_unit" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265286659 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sap_1_2:sap1_unit\|altera_one_port_ram:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sap_1_2:sap1_unit\|altera_one_port_ram:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1582265287191 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1582265287191 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1582265287191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sap_1_2:sap1_unit\|altera_one_port_ram:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"sap_1_2:sap1_unit\|altera_one_port_ram:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582265287331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sap_1_2:sap1_unit\|altera_one_port_ram:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"sap_1_2:sap1_unit\|altera_one_port_ram:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582265287332 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1582265287332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4lg1 " "Found entity 1: altsyncram_4lg1" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/db/altsyncram_4lg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582265287471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582265287471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sap_1_2:sap1_unit\|mem_addr\[0\] " "Latch sap_1_2:sap1_unit\|mem_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sap_1_2:sap1_unit\|state_reg.execute_jz " "Ports D and ENA on the latch are fed by the same signal sap_1_2:sap1_unit\|state_reg.execute_jz" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582265288000 ""}  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582265288000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sap_1_2:sap1_unit\|mem_addr\[1\] " "Latch sap_1_2:sap1_unit\|mem_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sap_1_2:sap1_unit\|state_reg.execute_jz " "Ports D and ENA on the latch are fed by the same signal sap_1_2:sap1_unit\|state_reg.execute_jz" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582265288000 ""}  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582265288000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sap_1_2:sap1_unit\|mem_addr\[2\] " "Latch sap_1_2:sap1_unit\|mem_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sap_1_2:sap1_unit\|state_reg.execute_jz " "Ports D and ENA on the latch are fed by the same signal sap_1_2:sap1_unit\|state_reg.execute_jz" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582265288000 ""}  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582265288000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sap_1_2:sap1_unit\|mem_addr\[3\] " "Latch sap_1_2:sap1_unit\|mem_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sap_1_2:sap1_unit\|state_reg.execute_jz " "Ports D and ENA on the latch are fed by the same signal sap_1_2:sap1_unit\|state_reg.execute_jz" {  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1582265288001 ""}  } { { "sap_1_2.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap_1_2.vhd" 188 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1582265288001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sap1_top.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582265288093 "|sap1_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sap1_top.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/sap_1/sap1_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582265288093 "|sap1_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582265288093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1582265288285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582265288713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582265288713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582265288987 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582265288987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582265288987 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1582265288987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582265288987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582265289060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 07:08:09 2020 " "Processing ended: Fri Feb 21 07:08:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582265289060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582265289060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582265289060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582265289060 ""}
