void\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , int V_3 , int V_4 , T_3 V_5 )\r\n{\r\nT_4 * V_6 ;\r\nswitch ( V_5 . V_7 ) {\r\ncase V_8 :\r\nF_2 ( V_2 , V_9 , V_1 , V_3 ,\r\nV_4 , V_5 . V_10 ) ;\r\nbreak;\r\ncase V_11 :\r\nF_2 ( V_2 , V_12 , V_1 , V_3 ,\r\nV_4 , V_5 . V_10 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_5 . V_13 == V_14 ) {\r\nV_6 = F_2 ( V_2 , V_15 , V_1 , V_3 , V_4 , V_5 . V_10 ) ;\r\nF_3 ( V_6 ) ;\r\n}\r\n}\r\nstatic T_5\r\nF_4 ( T_6 V_16 , T_6 * V_17 )\r\n{\r\nT_5 V_18 = TRUE ;\r\nT_6 V_19 = 0 ;\r\nT_6 V_20 = 1 ;\r\nwhile ( V_16 ) {\r\nif ( ( V_16 & 0x0f ) > 9 )\r\nV_18 = FALSE ;\r\nV_19 += ( V_16 & 0x0f ) * V_20 ;\r\nV_16 >>= 4 ;\r\nV_20 *= 10 ;\r\n}\r\n* V_17 = V_19 ;\r\nreturn V_18 ;\r\n}\r\nvoid\r\nF_5 ( T_1 * V_1 , T_2 * V_2 , int V_3 , T_7 V_21 )\r\n{\r\nint V_22 ;\r\nT_8 V_23 ;\r\nT_6 V_24 = 0 ;\r\nT_8 V_25 ;\r\nT_8 V_4 ;\r\nT_6 V_26 = 0 ;\r\nT_5 V_27 = FALSE ;\r\nT_4 * V_28 = NULL ;\r\nV_22 = V_3 ;\r\nV_23 = F_6 ( V_1 , V_22 ) ;\r\nswitch ( V_21 ) {\r\ncase V_29 :\r\nwhile ( V_23 == 0 ) {\r\nV_22 = V_22 + 1 ;\r\nV_23 = F_6 ( V_1 , V_22 ) ;\r\n}\r\nV_26 = F_7 ( V_1 , V_22 ) ;\r\nif ( ( V_23 & 0xf0 ) != 0 ) {\r\nV_26 = V_26 >> 4 ;\r\n}\r\nbreak;\r\ncase V_30 :\r\nV_26 = V_23 & 0x0f ;\r\nV_26 = V_26 << 4 ;\r\nV_26 = V_26 | ( V_23 & 0xf0 ) >> 4 ;\r\nV_26 = V_26 << 4 ;\r\nif ( F_8 ( V_1 , V_22 + 1 , 1 ) ) {\r\nV_23 = F_6 ( V_1 , V_22 + 1 ) ;\r\nV_26 = V_26 | ( V_23 & 0x0f ) ;\r\n}\r\nbreak;\r\ncase V_31 :\r\nV_26 = ( F_6 ( V_1 , V_22 ) - '0' ) << 8 ;\r\nV_26 |= ( F_6 ( V_1 , V_22 + 1 ) - '0' ) << 4 ;\r\nV_26 |= ( F_6 ( V_1 , V_22 + 2 ) - '0' ) ;\r\nbreak;\r\n}\r\nswitch ( V_26 & 0x0f00 ) {\r\ncase 0x0 :\r\nV_25 = 1 ;\r\nbreak;\r\ncase 0x0100 :\r\nV_25 = 1 ;\r\nbreak;\r\ncase 0x0200 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0 :\r\ncase 0x70 :\r\nV_25 = 2 ;\r\nbreak;\r\ndefault:\r\nV_25 = 3 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x0300 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0 :\r\ncase 0x10 :\r\ncase 0x20 :\r\ncase 0x30 :\r\ncase 0x40 :\r\ncase 0x60 :\r\ncase 0x90 :\r\nV_25 = 2 ;\r\nbreak;\r\ndefault:\r\nV_25 = 3 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x0400 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0x20 :\r\nV_25 = 3 ;\r\nbreak;\r\ndefault:\r\nV_25 = 2 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x0500 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0 :\r\ncase 0x90 :\r\nV_25 = 3 ;\r\nbreak;\r\ndefault:\r\nV_25 = 2 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x0600 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0x70 :\r\ncase 0x80 :\r\ncase 0x90 :\r\nV_25 = 3 ;\r\nbreak;\r\ndefault:\r\nV_25 = 2 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x0700 :\r\nV_25 = 1 ;\r\nbreak;\r\ncase 0x0800 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0x10 :\r\ncase 0x20 :\r\ncase 0x40 :\r\ncase 0x60 :\r\nV_25 = 2 ;\r\nbreak;\r\ndefault:\r\nV_25 = 3 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 0x0900 :\r\nswitch ( V_26 & 0x00f0 ) {\r\ncase 0 :\r\ncase 0x10 :\r\ncase 0x20 :\r\ncase 0x30 :\r\ncase 0x40 :\r\ncase 0x50 :\r\ncase 0x80 :\r\nV_25 = 2 ;\r\nbreak;\r\ndefault:\r\nV_25 = 3 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nV_25 = 0 ;\r\nbreak;\r\n}\r\nswitch ( V_25 ) {\r\ncase 1 :\r\nV_26 = V_26 >> 8 ;\r\nV_4 = 1 ;\r\nbreak;\r\ncase 2 :\r\nV_26 = V_26 >> 4 ;\r\nV_4 = 1 ;\r\nbreak;\r\ndefault:\r\nV_4 = 2 ;\r\nbreak;\r\n}\r\nV_27 = F_4 ( V_26 , & V_26 ) ;\r\nif ( V_21 == V_31 )\r\nV_28 = F_9 ( V_2 , V_32 , V_1 , V_22 , V_25 , V_26 ) ;\r\nelse\r\nV_28 = F_9 ( V_2 , V_32 , V_1 , V_22 , V_4 , V_26 ) ;\r\nif ( ! V_27 ) {\r\nF_10 ( NULL , V_28 , & V_33 ) ;\r\n}\r\nswitch ( V_26 ) {\r\ncase 881 :\r\nswitch ( V_21 ) {\r\ncase V_29 :\r\nV_24 = F_6 ( V_1 , V_22 + 1 ) & 0x0f ;\r\nbreak;\r\ncase V_30 :\r\nV_24 = ( F_6 ( V_1 , V_22 + 1 ) & 0xf0 ) >> 4 ;\r\nbreak;\r\ncase V_31 :\r\nV_24 = F_6 ( V_1 , V_22 + V_25 ) - '0' ;\r\nbreak;\r\n}\r\nV_27 = ( V_24 <= 9 ) ;\r\nV_28 = F_11 ( V_2 , V_34 , V_1 , ( V_22 + 1 ) , 1 ,\r\nV_24 , L_1 , V_24 , F_12 ( V_24 , V_35 , L_2 ) ) ;\r\nif ( ! V_27 ) {\r\nF_10 ( NULL , V_28 , & V_36 ) ;\r\n}\r\nbreak;\r\ncase 882 :\r\nswitch ( V_21 ) {\r\ncase V_29 :\r\nV_24 = F_7 ( V_1 , V_22 + 1 ) ;\r\nV_24 = ( V_24 & 0x0ff0 ) >> 4 ;\r\nbreak;\r\ncase V_30 :\r\nV_24 = F_6 ( V_1 , V_22 + 1 ) & 0xf0 ;\r\nV_24 |= F_6 ( V_1 , V_22 + 2 ) & 0x0f ;\r\nbreak;\r\ncase V_31 :\r\nV_24 = ( F_6 ( V_1 , V_22 + V_25 ) - '0' ) << 4 ;\r\nV_24 |= ( F_6 ( V_1 , V_22 + V_25 + 1 ) - '0' ) ;\r\nbreak;\r\n}\r\nV_27 = F_4 ( V_24 , & V_24 ) ;\r\nV_28 = F_11 ( V_2 , V_34 , V_1 , ( V_22 + 1 ) , 2 ,\r\nV_24 , L_1 , V_24 , F_13 ( V_24 , & V_37 , L_2 ) ) ;\r\nif ( ! V_27 ) {\r\nF_10 ( NULL , V_28 , & V_36 ) ;\r\n}\r\nbreak;\r\ncase 883 :\r\nswitch ( V_21 ) {\r\ncase V_29 :\r\nV_24 = F_7 ( V_1 , V_22 + 1 ) ;\r\nV_24 = V_24 & 0x0fff ;\r\nbreak;\r\ncase V_30 :\r\nV_24 = ( F_6 ( V_1 , V_22 + 1 ) & 0xf0 ) << 4 ;\r\nV_24 |= ( F_6 ( V_1 , V_22 + 2 ) & 0x0f ) << 4 ;\r\nV_24 |= ( F_6 ( V_1 , V_22 + 2 ) & 0xf0 ) >> 4 ;\r\nbreak;\r\ncase V_31 :\r\nV_24 = ( F_6 ( V_1 , V_22 + V_25 ) - '0' ) << 8 ;\r\nV_24 |= ( F_6 ( V_1 , V_22 + V_25 + 1 ) - '0' ) << 4 ;\r\nV_24 |= ( F_6 ( V_1 , V_22 + V_25 + 2 ) - '0' ) ;\r\nbreak;\r\n}\r\nif ( ( V_24 & 0x0ff0 ) == 0x510 ) {\r\nswitch ( V_21 ) {\r\ncase V_29 :\r\nV_24 = ( V_24 << 4 ) | ( ( F_6 ( V_1 , V_22 + 3 ) & 0xf0 ) >> 4 ) ;\r\nbreak;\r\ncase V_30 :\r\nV_24 = ( V_24 << 4 ) | ( F_6 ( V_1 , V_22 + 3 ) & 0x0f ) ;\r\nbreak;\r\ncase V_31 :\r\nV_24 = ( V_24 << 4 ) | ( F_6 ( V_1 , V_22 + V_25 + 3 ) - '0' ) ;\r\nbreak;\r\n}\r\nV_27 = F_4 ( V_24 , & V_24 ) ;\r\nV_28 = F_11 ( V_2 , V_34 , V_1 , ( V_22 + 1 ) , 3 ,\r\nV_24 , L_1 , V_24 , F_12 ( V_24 , V_38 , L_2 ) ) ;\r\nif ( ! V_27 ) {\r\nF_10 ( NULL , V_28 , & V_36 ) ;\r\n}\r\n} else {\r\nV_27 = F_4 ( V_24 , & V_24 ) ;\r\nV_28 = F_11 ( V_2 , V_34 , V_1 , ( V_22 + 1 ) , 2 ,\r\nV_24 , L_1 , V_24 , F_12 ( V_24 , V_38 , L_2 ) ) ;\r\nif ( ! V_27 ) {\r\nF_10 ( NULL , V_28 , & V_36 ) ;\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nconst T_9 *\r\nF_14 ( T_1 * V_1 , T_2 * V_2 , int V_3 , int V_4 , T_7 V_21 )\r\n{\r\nT_4 * V_6 ;\r\nT_2 * V_39 ;\r\nconst T_9 * V_40 ;\r\nswitch ( V_21 ) {\r\ncase V_31 :\r\nV_40 = F_15 ( F_16 () , V_1 , V_3 , V_4 , V_41 ) ;\r\nbreak;\r\ncase V_30 :\r\nV_40 = F_17 ( V_1 , V_3 , V_4 , NULL , FALSE ) ;\r\nbreak;\r\ncase V_29 :\r\ndefault:\r\nF_18 () ;\r\n}\r\nV_6 = F_2 ( V_2 , V_15 , V_1 , V_3 , V_4 , V_40 ) ;\r\nV_39 = F_19 ( V_6 , V_42 ) ;\r\nF_5 ( V_1 , V_39 , V_3 , V_21 ) ;\r\nreturn V_40 ;\r\n}\r\nvoid\r\nF_20 ( void )\r\n{\r\nstatic T_10 V_43 [] = {\r\n{ & V_9 ,\r\n{ L_3 , L_4 ,\r\nV_44 , V_45 , NULL , 0x0 ,\r\nNULL , V_46 } } ,\r\n{ & V_12 ,\r\n{ L_5 , L_6 ,\r\nV_44 , V_45 , NULL , 0x0 ,\r\nNULL , V_46 } } ,\r\n{ & V_15 ,\r\n{ L_7 , L_8 ,\r\nV_44 , V_45 , NULL , 0x0 ,\r\nNULL , V_46 } } ,\r\n{ & V_34 ,\r\n{ L_9 , L_10 ,\r\nV_47 , V_48 , NULL , 0x0 ,\r\nNULL , V_46 } } ,\r\n{ & V_32 ,\r\n{ L_11 , L_12 ,\r\nV_49 , V_48 | V_50 , & V_51 , 0x0 ,\r\nNULL , V_46 } } ,\r\n} ;\r\nstatic T_11 * V_52 [] = {\r\n& V_42 ,\r\n} ;\r\nstatic T_12 V_53 [] = {\r\n{ & V_33 , { L_13 , V_54 , V_55 , L_14 , V_56 } } ,\r\n{ & V_36 , { L_15 , V_54 , V_55 , L_16 , V_56 } } ,\r\n} ;\r\nT_13 * V_57 ;\r\nV_58 = F_21 ( L_17 , L_18 , L_19 ) ;\r\nF_22 ( V_58 , V_43 , F_23 ( V_43 ) ) ;\r\nF_24 ( V_52 , F_23 ( V_52 ) ) ;\r\nV_57 = F_25 ( V_58 ) ;\r\nF_26 ( V_57 , V_53 , F_23 ( V_53 ) ) ;\r\n}
