# RISC-V-Singe-Cycle-Processor
Verilog Implementation of simple 5 stage RISC-V Single Cycle Processor

Coming soon: Implementation of Branch and Jump instructions, 5 stage pipelining, L1 cache.
