
MagnetometerLed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a158  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e8  0800a2e8  0800a2e8  0000b2e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a7d0  0800a7d0  0000c1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a7d0  0800a7d0  0000b7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a7d8  0800a7d8  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a7d8  0800a7d8  0000b7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7dc  0800a7dc  0000b7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800a7e0  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1e8  2**0
                  CONTENTS
 10 .bss          000002a0  200001e8  200001e8  0000c1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000488  20000488  0000c1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010d0e  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002112  00000000  00000000  0001cf26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb8  00000000  00000000  0001f038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c64  00000000  00000000  0001fff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f089  00000000  00000000  00020c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000145e1  00000000  00000000  0003fcdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ba736  00000000  00000000  000542be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010e9f4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005884  00000000  00000000  0010ea38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  001142bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a2d0 	.word	0x0800a2d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a2d0 	.word	0x0800a2d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <QMC5883L_Init>:

/**
  * @brief Initialize QMC5883L magnetometer
  * @retval HAL status
  */
HAL_StatusTypeDef QMC5883L_Init(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af04      	add	r7, sp, #16
    uint8_t data;
    HAL_StatusTypeDef ret;

    // Reset the device
    data = 0x80; // Soft reset
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c1, QMC5883L_ADDR, 0x0A, 1, &data, 1, HAL_MAX_DELAY);
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000d02:	9302      	str	r3, [sp, #8]
 8000d04:	2301      	movs	r3, #1
 8000d06:	9301      	str	r3, [sp, #4]
 8000d08:	1dbb      	adds	r3, r7, #6
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	220a      	movs	r2, #10
 8000d10:	211a      	movs	r1, #26
 8000d12:	4814      	ldr	r0, [pc, #80]	@ (8000d64 <QMC5883L_Init+0x70>)
 8000d14:	f001 f910 	bl	8001f38 <HAL_I2C_Mem_Write>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) return ret;
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <QMC5883L_Init+0x32>
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	e019      	b.n	8000d5a <QMC5883L_Init+0x66>
    HAL_Delay(10);
 8000d26:	200a      	movs	r0, #10
 8000d28:	f000 fde6 	bl	80018f8 <HAL_Delay>

    // Configure: Continuous mode, 200 Hz, 8G range, 512 oversampling
    data = 0x1D; // 0b00011101: MODE=01 (continuous), ODR=11 (200 Hz), RNG=10 (8G), OSR=11 (512)
 8000d2c:	231d      	movs	r3, #29
 8000d2e:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c1, QMC5883L_ADDR, QMC5883L_REG_CTRL1, 1, &data, 1, HAL_MAX_DELAY);
 8000d30:	f04f 33ff 	mov.w	r3, #4294967295
 8000d34:	9302      	str	r3, [sp, #8]
 8000d36:	2301      	movs	r3, #1
 8000d38:	9301      	str	r3, [sp, #4]
 8000d3a:	1dbb      	adds	r3, r7, #6
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	2301      	movs	r3, #1
 8000d40:	2209      	movs	r2, #9
 8000d42:	211a      	movs	r1, #26
 8000d44:	4807      	ldr	r0, [pc, #28]	@ (8000d64 <QMC5883L_Init+0x70>)
 8000d46:	f001 f8f7 	bl	8001f38 <HAL_I2C_Mem_Write>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) return ret;
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <QMC5883L_Init+0x64>
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	e000      	b.n	8000d5a <QMC5883L_Init+0x66>

    return HAL_OK;
 8000d58:	2300      	movs	r3, #0
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000204 	.word	0x20000204

08000d68 <QMC5883L_ReadXYZ>:
/**
  * @brief Read X, Y, Z values from QMC5883L
  * @param x, y, z: Pointers to store magnetometer data
  * @retval HAL status
  */
HAL_StatusTypeDef QMC5883L_ReadXYZ(int16_t *x, int16_t *y, int16_t *z) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08c      	sub	sp, #48	@ 0x30
 8000d6c:	af04      	add	r7, sp, #16
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
    uint8_t status;
    HAL_StatusTypeDef ret;

    // Check if data is ready (DRDY bit)
    do {
        ret = HAL_I2C_Mem_Read(&hi2c1, QMC5883L_ADDR, QMC5883L_REG_STATUS, 1, &status, 1, HAL_MAX_DELAY);
 8000d74:	f04f 33ff 	mov.w	r3, #4294967295
 8000d78:	9302      	str	r3, [sp, #8]
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	9301      	str	r3, [sp, #4]
 8000d7e:	f107 0317 	add.w	r3, r7, #23
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	2301      	movs	r3, #1
 8000d86:	2206      	movs	r2, #6
 8000d88:	211a      	movs	r1, #26
 8000d8a:	4822      	ldr	r0, [pc, #136]	@ (8000e14 <QMC5883L_ReadXYZ+0xac>)
 8000d8c:	f001 f9e8 	bl	8002160 <HAL_I2C_Mem_Read>
 8000d90:	4603      	mov	r3, r0
 8000d92:	77fb      	strb	r3, [r7, #31]
        if (ret != HAL_OK) return ret;
 8000d94:	7ffb      	ldrb	r3, [r7, #31]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <QMC5883L_ReadXYZ+0x36>
 8000d9a:	7ffb      	ldrb	r3, [r7, #31]
 8000d9c:	e035      	b.n	8000e0a <QMC5883L_ReadXYZ+0xa2>
    } while (!(status & 0x01)); // Wait for DRDY = 1
 8000d9e:	7dfb      	ldrb	r3, [r7, #23]
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d0e5      	beq.n	8000d74 <QMC5883L_ReadXYZ+0xc>

    // Read 6 bytes (X_LSB, X_MSB, Y_LSB, Y_MSB, Z_LSB, Z_MSB)
    ret = HAL_I2C_Mem_Read(&hi2c1, QMC5883L_ADDR, QMC5883L_REG_X_LSB, 1, data, 6, HAL_MAX_DELAY);
 8000da8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dac:	9302      	str	r3, [sp, #8]
 8000dae:	2306      	movs	r3, #6
 8000db0:	9301      	str	r3, [sp, #4]
 8000db2:	f107 0318 	add.w	r3, r7, #24
 8000db6:	9300      	str	r3, [sp, #0]
 8000db8:	2301      	movs	r3, #1
 8000dba:	2200      	movs	r2, #0
 8000dbc:	211a      	movs	r1, #26
 8000dbe:	4815      	ldr	r0, [pc, #84]	@ (8000e14 <QMC5883L_ReadXYZ+0xac>)
 8000dc0:	f001 f9ce 	bl	8002160 <HAL_I2C_Mem_Read>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) return ret;
 8000dc8:	7ffb      	ldrb	r3, [r7, #31]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <QMC5883L_ReadXYZ+0x6a>
 8000dce:	7ffb      	ldrb	r3, [r7, #31]
 8000dd0:	e01b      	b.n	8000e0a <QMC5883L_ReadXYZ+0xa2>

    // Combine bytes (2â€™s complement)
    *x = (int16_t)(data[1] << 8 | data[0]);
 8000dd2:	7e7b      	ldrb	r3, [r7, #25]
 8000dd4:	021b      	lsls	r3, r3, #8
 8000dd6:	b21a      	sxth	r2, r3
 8000dd8:	7e3b      	ldrb	r3, [r7, #24]
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	b21a      	sxth	r2, r3
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)(data[3] << 8 | data[2]);
 8000de4:	7efb      	ldrb	r3, [r7, #27]
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	b21a      	sxth	r2, r3
 8000dea:	7ebb      	ldrb	r3, [r7, #26]
 8000dec:	b21b      	sxth	r3, r3
 8000dee:	4313      	orrs	r3, r2
 8000df0:	b21a      	sxth	r2, r3
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)(data[5] << 8 | data[4]);
 8000df6:	7f7b      	ldrb	r3, [r7, #29]
 8000df8:	021b      	lsls	r3, r3, #8
 8000dfa:	b21a      	sxth	r2, r3
 8000dfc:	7f3b      	ldrb	r3, [r7, #28]
 8000dfe:	b21b      	sxth	r3, r3
 8000e00:	4313      	orrs	r3, r2
 8000e02:	b21a      	sxth	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3720      	adds	r7, #32
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000204 	.word	0x20000204

08000e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b0a0      	sub	sp, #128	@ 0x80
 8000e1c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  int16_t x, y, z;
  float magnitude;
  uint32_t dutyCycle = 0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	673b      	str	r3, [r7, #112]	@ 0x70
  const uint32_t maxDuty = 7999; // Matches TIM1 Period
 8000e22:	f641 733f 	movw	r3, #7999	@ 0x1f3f
 8000e26:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e28:	f000 fd00 	bl	800182c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2c:	f000 f90c 	bl	8001048 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e30:	f000 fa60 	bl	80012f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e34:	f000 f95e 	bl	80010f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000e38:	f000 fa2c 	bl	8001294 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000e3c:	f000 f99a 	bl	8001174 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize QMC5883L
  ret = QMC5883L_Init();
 8000e40:	f7ff ff58 	bl	8000cf4 <QMC5883L_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  if (ret != HAL_OK) {
 8000e4a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d014      	beq.n	8000e7c <main+0x64>
      sprintf(buffer, "QMC5883L Init Failed: %d\r\n", ret);
 8000e52:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000e56:	463b      	mov	r3, r7
 8000e58:	4970      	ldr	r1, [pc, #448]	@ (800101c <main+0x204>)
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f005 fcf8 	bl	8006850 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000e60:	463b      	mov	r3, r7
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fa04 	bl	8000270 <strlen>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	4639      	mov	r1, r7
 8000e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e72:	486b      	ldr	r0, [pc, #428]	@ (8001020 <main+0x208>)
 8000e74:	f004 f946 	bl	8005104 <HAL_UART_Transmit>
      while (1);
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <main+0x60>
  }

  // Start PWM on TIM1 Channel 3
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	4869      	ldr	r0, [pc, #420]	@ (8001024 <main+0x20c>)
 8000e80:	f003 fa48 	bl	8004314 <HAL_TIM_PWM_Start>

  // Send startup message
  sprintf(buffer, "QMC5883L Initialized, PWM Started\r\n");
 8000e84:	463b      	mov	r3, r7
 8000e86:	4968      	ldr	r1, [pc, #416]	@ (8001028 <main+0x210>)
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f005 fce1 	bl	8006850 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff f9ed 	bl	8000270 <strlen>
 8000e96:	4603      	mov	r3, r0
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	4639      	mov	r1, r7
 8000e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea0:	485f      	ldr	r0, [pc, #380]	@ (8001020 <main+0x208>)
 8000ea2:	f004 f92f 	bl	8005104 <HAL_UART_Transmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Increment timers
    uartTimer += 10;
 8000ea6:	4b61      	ldr	r3, [pc, #388]	@ (800102c <main+0x214>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	330a      	adds	r3, #10
 8000eac:	4a5f      	ldr	r2, [pc, #380]	@ (800102c <main+0x214>)
 8000eae:	6013      	str	r3, [r2, #0]
    magTimer += 10;
 8000eb0:	4b5f      	ldr	r3, [pc, #380]	@ (8001030 <main+0x218>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	330a      	adds	r3, #10
 8000eb6:	4a5e      	ldr	r2, [pc, #376]	@ (8001030 <main+0x218>)
 8000eb8:	6013      	str	r3, [r2, #0]

    // Read magnetometer every 200 ms
    if (magTimer >= 200) {
 8000eba:	4b5d      	ldr	r3, [pc, #372]	@ (8001030 <main+0x218>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2bc7      	cmp	r3, #199	@ 0xc7
 8000ec0:	f240 8083 	bls.w	8000fca <main+0x1b2>
        ret = QMC5883L_ReadXYZ(&x, &y, &z);
 8000ec4:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8000ec8:	f107 0166 	add.w	r1, r7, #102	@ 0x66
 8000ecc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff49 	bl	8000d68 <QMC5883L_ReadXYZ>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        if (ret == HAL_OK) {
 8000edc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d15c      	bne.n	8000f9e <main+0x186>
            // Calculate magnetic field magnitude
            magnitude = sqrt((float)(x * x + y * y + z * z));
 8000ee4:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 8000ee8:	f9b7 2068 	ldrsh.w	r2, [r7, #104]	@ 0x68
 8000eec:	fb03 f202 	mul.w	r2, r3, r2
 8000ef0:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8000ef4:	f9b7 1066 	ldrsh.w	r1, [r7, #102]	@ 0x66
 8000ef8:	fb01 f303 	mul.w	r3, r1, r3
 8000efc:	441a      	add	r2, r3
 8000efe:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 8000f02:	f9b7 1064 	ldrsh.w	r1, [r7, #100]	@ 0x64
 8000f06:	fb01 f303 	mul.w	r3, r1, r3
 8000f0a:	4413      	add	r3, r2
 8000f0c:	ee07 3a90 	vmov	s15, r3
 8000f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f14:	ee17 0a90 	vmov	r0, s15
 8000f18:	f7ff fb16 	bl	8000548 <__aeabi_f2d>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	460b      	mov	r3, r1
 8000f20:	ec43 2b10 	vmov	d0, r2, r3
 8000f24:	f009 f8ce 	bl	800a0c4 <sqrt>
 8000f28:	ec53 2b10 	vmov	r2, r3, d0
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f7ff fe5a 	bl	8000be8 <__aeabi_d2f>
 8000f34:	4603      	mov	r3, r0
 8000f36:	677b      	str	r3, [r7, #116]	@ 0x74

            // Map magnitude to duty cycle (inverse relationship)
            if (magnitude <= MAG_MIN_THRESHOLD) {
 8000f38:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8000f3c:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001034 <main+0x21c>
 8000f40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f48:	d802      	bhi.n	8000f50 <main+0x138>
                dutyCycle = maxDuty; // Max brightness
 8000f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f4c:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f4e:	e021      	b.n	8000f94 <main+0x17c>
            } else if (magnitude >= MAG_MAX_THRESHOLD) {
 8000f50:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8000f54:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001038 <main+0x220>
 8000f58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f60:	db02      	blt.n	8000f68 <main+0x150>
                dutyCycle = 0; // Min brightness
 8000f62:	2300      	movs	r3, #0
 8000f64:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f66:	e015      	b.n	8000f94 <main+0x17c>
            } else {
                // Linear interpolation: dutyCycle = maxDuty * (10000 - mag) / (10000 - 3000)
                dutyCycle = maxDuty * (MAG_MAX_THRESHOLD - magnitude) / (MAG_MAX_THRESHOLD - MAG_MIN_THRESHOLD);
 8000f68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f72:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8001038 <main+0x220>
 8000f76:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8000f7a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f82:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800103c <main+0x224>
 8000f86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f8e:	ee17 3a90 	vmov	r3, s15
 8000f92:	673b      	str	r3, [r7, #112]	@ 0x70
            }

            // Set PWM duty cycle
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, dutyCycle);
 8000f94:	4b23      	ldr	r3, [pc, #140]	@ (8001024 <main+0x20c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f9c:	e012      	b.n	8000fc4 <main+0x1ac>
        } else {
            // Report error but continue
            sprintf(buffer, "Magnetometer Read Error: %d\r\n", ret);
 8000f9e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000fa2:	463b      	mov	r3, r7
 8000fa4:	4926      	ldr	r1, [pc, #152]	@ (8001040 <main+0x228>)
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f005 fc52 	bl	8006850 <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000fac:	463b      	mov	r3, r7
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff f95e 	bl	8000270 <strlen>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	4639      	mov	r1, r7
 8000fba:	f04f 33ff 	mov.w	r3, #4294967295
 8000fbe:	4818      	ldr	r0, [pc, #96]	@ (8001020 <main+0x208>)
 8000fc0:	f004 f8a0 	bl	8005104 <HAL_UART_Transmit>
        }
        magTimer = 0; // Reset timer
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <main+0x218>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
    }

    // Send UART message every 1 second
    if (uartTimer >= UART_TX_PERIOD_MS) {
 8000fca:	4b18      	ldr	r3, [pc, #96]	@ (800102c <main+0x214>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fd2:	d31f      	bcc.n	8001014 <main+0x1fc>
        sprintf(buffer, "DEBUG: Mag: %.2f, Duty: %lu%%\r\n", magnitude, (dutyCycle * 100) / maxDuty);
 8000fd4:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000fd6:	f7ff fab7 	bl	8000548 <__aeabi_f2d>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8000fe0:	2064      	movs	r0, #100	@ 0x64
 8000fe2:	fb01 f000 	mul.w	r0, r1, r0
 8000fe6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000fe8:	fbb0 f1f1 	udiv	r1, r0, r1
 8000fec:	4638      	mov	r0, r7
 8000fee:	9100      	str	r1, [sp, #0]
 8000ff0:	4914      	ldr	r1, [pc, #80]	@ (8001044 <main+0x22c>)
 8000ff2:	f005 fc2d 	bl	8006850 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff f939 	bl	8000270 <strlen>
 8000ffe:	4603      	mov	r3, r0
 8001000:	b29a      	uxth	r2, r3
 8001002:	4639      	mov	r1, r7
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	4805      	ldr	r0, [pc, #20]	@ (8001020 <main+0x208>)
 800100a:	f004 f87b 	bl	8005104 <HAL_UART_Transmit>
        uartTimer = 0; // Reset timer
 800100e:	4b07      	ldr	r3, [pc, #28]	@ (800102c <main+0x214>)
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
    }

    // Small delay for loop stability
    HAL_Delay(10);
 8001014:	200a      	movs	r0, #10
 8001016:	f000 fc6f 	bl	80018f8 <HAL_Delay>
    uartTimer += 10;
 800101a:	e744      	b.n	8000ea6 <main+0x8e>
 800101c:	0800a2e8 	.word	0x0800a2e8
 8001020:	200002a4 	.word	0x200002a4
 8001024:	20000258 	.word	0x20000258
 8001028:	0800a304 	.word	0x0800a304
 800102c:	2000032c 	.word	0x2000032c
 8001030:	20000330 	.word	0x20000330
 8001034:	453b8000 	.word	0x453b8000
 8001038:	461c4000 	.word	0x461c4000
 800103c:	45dac000 	.word	0x45dac000
 8001040:	0800a328 	.word	0x0800a328
 8001044:	0800a348 	.word	0x0800a348

08001048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b09e      	sub	sp, #120	@ 0x78
 800104c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001052:	2228      	movs	r2, #40	@ 0x28
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f005 fc5d 	bl	8006916 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800105c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800106c:	463b      	mov	r3, r7
 800106e:	223c      	movs	r2, #60	@ 0x3c
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f005 fc4f 	bl	8006916 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001078:	2302      	movs	r3, #2
 800107a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107c:	2301      	movs	r3, #1
 800107e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001080:	2310      	movs	r3, #16
 8001082:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001084:	2300      	movs	r3, #0
 8001086:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800108c:	4618      	mov	r0, r3
 800108e:	f001 fcdb 	bl	8002a48 <HAL_RCC_OscConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001098:	f000 f98c 	bl	80013b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010a0:	2300      	movs	r3, #0
 80010a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f002 fd04 	bl	8003ac4 <HAL_RCC_ClockConfig>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80010c2:	f000 f977 	bl	80013b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80010c6:	f241 0321 	movw	r3, #4129	@ 0x1021
 80010ca:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80010d4:	2300      	movs	r3, #0
 80010d6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010d8:	463b      	mov	r3, r7
 80010da:	4618      	mov	r0, r3
 80010dc:	f002 ff12 	bl	8003f04 <HAL_RCCEx_PeriphCLKConfig>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80010e6:	f000 f965 	bl	80013b4 <Error_Handler>
  }
}
 80010ea:	bf00      	nop
 80010ec:	3778      	adds	r7, #120	@ 0x78
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <MX_I2C1_Init+0x74>)
 80010fa:	4a1c      	ldr	r2, [pc, #112]	@ (800116c <MX_I2C1_Init+0x78>)
 80010fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B; // 100 kHz for 8 MHz HSI
 80010fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001100:	4a1b      	ldr	r2, [pc, #108]	@ (8001170 <MX_I2C1_Init+0x7c>)
 8001102:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001104:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800110a:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <MX_I2C1_Init+0x74>)
 800110c:	2201      	movs	r2, #1
 800110e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001110:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001116:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001118:	2200      	movs	r2, #0
 800111a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800111c:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <MX_I2C1_Init+0x74>)
 800111e:	2200      	movs	r2, #0
 8001120:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001122:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001124:	2200      	movs	r2, #0
 8001126:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001128:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <MX_I2C1_Init+0x74>)
 800112a:	2200      	movs	r2, #0
 800112c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800112e:	480e      	ldr	r0, [pc, #56]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001130:	f000 fe66 	bl	8001e00 <HAL_I2C_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800113a:	f000 f93b 	bl	80013b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800113e:	2100      	movs	r1, #0
 8001140:	4809      	ldr	r0, [pc, #36]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001142:	f001 fbe9 	bl	8002918 <HAL_I2CEx_ConfigAnalogFilter>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800114c:	f000 f932 	bl	80013b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001150:	2100      	movs	r1, #0
 8001152:	4805      	ldr	r0, [pc, #20]	@ (8001168 <MX_I2C1_Init+0x74>)
 8001154:	f001 fc2b 	bl	80029ae <HAL_I2CEx_ConfigDigitalFilter>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800115e:	f000 f929 	bl	80013b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000204 	.word	0x20000204
 800116c:	40005400 	.word	0x40005400
 8001170:	00201d2b 	.word	0x00201d2b

08001174 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b096      	sub	sp, #88	@ 0x58
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800117a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001186:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]
 8001196:	615a      	str	r2, [r3, #20]
 8001198:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	222c      	movs	r2, #44	@ 0x2c
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f005 fbb8 	bl	8006916 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011a6:	4b39      	ldr	r3, [pc, #228]	@ (800128c <MX_TIM1_Init+0x118>)
 80011a8:	4a39      	ldr	r2, [pc, #228]	@ (8001290 <MX_TIM1_Init+0x11c>)
 80011aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0; // 8 MHz timer clock
 80011ac:	4b37      	ldr	r3, [pc, #220]	@ (800128c <MX_TIM1_Init+0x118>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b2:	4b36      	ldr	r3, [pc, #216]	@ (800128c <MX_TIM1_Init+0x118>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999; // PWM frequency = 8 MHz / (7999 + 1) = 1 kHz
 80011b8:	4b34      	ldr	r3, [pc, #208]	@ (800128c <MX_TIM1_Init+0x118>)
 80011ba:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80011be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c0:	4b32      	ldr	r3, [pc, #200]	@ (800128c <MX_TIM1_Init+0x118>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011c6:	4b31      	ldr	r3, [pc, #196]	@ (800128c <MX_TIM1_Init+0x118>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE; // Enable preload
 80011cc:	4b2f      	ldr	r3, [pc, #188]	@ (800128c <MX_TIM1_Init+0x118>)
 80011ce:	2280      	movs	r2, #128	@ 0x80
 80011d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011d2:	482e      	ldr	r0, [pc, #184]	@ (800128c <MX_TIM1_Init+0x118>)
 80011d4:	f003 f846 	bl	8004264 <HAL_TIM_PWM_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80011de:	f000 f8e9 	bl	80013b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011e2:	2300      	movs	r3, #0
 80011e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011e6:	2300      	movs	r3, #0
 80011e8:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011ee:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011f2:	4619      	mov	r1, r3
 80011f4:	4825      	ldr	r0, [pc, #148]	@ (800128c <MX_TIM1_Init+0x118>)
 80011f6:	f003 fe39 	bl	8004e6c <HAL_TIMEx_MasterConfigSynchronization>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001200:	f000 f8d8 	bl	80013b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001204:	2360      	movs	r3, #96	@ 0x60
 8001206:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0; // Initial duty cycle (0%)
 8001208:	2300      	movs	r3, #0
 800120a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800120c:	2300      	movs	r3, #0
 800120e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001210:	2300      	movs	r3, #0
 8001212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001218:	2300      	movs	r3, #0
 800121a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001220:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001224:	2208      	movs	r2, #8
 8001226:	4619      	mov	r1, r3
 8001228:	4818      	ldr	r0, [pc, #96]	@ (800128c <MX_TIM1_Init+0x118>)
 800122a:	f003 f973 	bl	8004514 <HAL_TIM_PWM_ConfigChannel>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001234:	f000 f8be 	bl	80013b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800123c:	2300      	movs	r3, #0
 800123e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800124c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001250:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800125a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800125e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4619      	mov	r1, r3
 800126c:	4807      	ldr	r0, [pc, #28]	@ (800128c <MX_TIM1_Init+0x118>)
 800126e:	f003 fe7d 	bl	8004f6c <HAL_TIMEx_ConfigBreakDeadTime>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001278:	f000 f89c 	bl	80013b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800127c:	4803      	ldr	r0, [pc, #12]	@ (800128c <MX_TIM1_Init+0x118>)
 800127e:	f000 f927 	bl	80014d0 <HAL_TIM_MspPostInit>
}
 8001282:	bf00      	nop
 8001284:	3758      	adds	r7, #88	@ 0x58
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000258 	.word	0x20000258
 8001290:	40012c00 	.word	0x40012c00

08001294 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 800129a:	4a15      	ldr	r2, [pc, #84]	@ (80012f0 <MX_USART1_UART_Init+0x5c>)
 800129c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800129e:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012ba:	220c      	movs	r2, #12
 80012bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012be:	4b0b      	ldr	r3, [pc, #44]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ca:	4b08      	ldr	r3, [pc, #32]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012d6:	4805      	ldr	r0, [pc, #20]	@ (80012ec <MX_USART1_UART_Init+0x58>)
 80012d8:	f003 fec6 	bl	8005068 <HAL_UART_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80012e2:	f000 f867 	bl	80013b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002a4 	.word	0x200002a4
 80012f0:	40013800 	.word	0x40013800

080012f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130a:	4b28      	ldr	r3, [pc, #160]	@ (80013ac <MX_GPIO_Init+0xb8>)
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	4a27      	ldr	r2, [pc, #156]	@ (80013ac <MX_GPIO_Init+0xb8>)
 8001310:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001314:	6153      	str	r3, [r2, #20]
 8001316:	4b25      	ldr	r3, [pc, #148]	@ (80013ac <MX_GPIO_Init+0xb8>)
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b22      	ldr	r3, [pc, #136]	@ (80013ac <MX_GPIO_Init+0xb8>)
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	4a21      	ldr	r2, [pc, #132]	@ (80013ac <MX_GPIO_Init+0xb8>)
 8001328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132c:	6153      	str	r3, [r2, #20]
 800132e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ac <MX_GPIO_Init+0xb8>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]

  /* Configure PA10 for TIM1_CH3 (PWM) */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800133a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800133e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF6_TIM1; // TIM1_CH3 for PA10 (per datasheet)
 800134c:	2306      	movs	r3, #6
 800134e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001350:	f107 030c 	add.w	r3, r7, #12
 8001354:	4619      	mov	r1, r3
 8001356:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800135a:	f000 fbd7 	bl	8001b0c <HAL_GPIO_Init>

  /* Configure PA15 (SCL) and PA14 (SDA) for I2C1 */
  GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 800135e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001362:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD; // Open-drain for I2C
 8001364:	2312      	movs	r3, #18
 8001366:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;     // External pull-ups recommended
 8001368:	2301      	movs	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800136c:	2303      	movs	r3, #3
 800136e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1; // I2C1 SCL/SDA for PA15/PA14
 8001370:	2304      	movs	r3, #4
 8001372:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001374:	f107 030c 	add.w	r3, r7, #12
 8001378:	4619      	mov	r1, r3
 800137a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800137e:	f000 fbc5 	bl	8001b0c <HAL_GPIO_Init>

  /* Configure PC4 (TX) and PC5 (RX) for USART1 */
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8001382:	2330      	movs	r3, #48	@ 0x30
 8001384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800138e:	2303      	movs	r3, #3
 8001390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1; // USART1 TX/RX for PC4/PC5
 8001392:	2307      	movs	r3, #7
 8001394:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001396:	f107 030c 	add.w	r3, r7, #12
 800139a:	4619      	mov	r1, r3
 800139c:	4804      	ldr	r0, [pc, #16]	@ (80013b0 <MX_GPIO_Init+0xbc>)
 800139e:	f000 fbb5 	bl	8001b0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80013a2:	bf00      	nop
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	48000800 	.word	0x48000800

080013b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b8:	b672      	cpsid	i
}
 80013ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <Error_Handler+0x8>

080013c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <HAL_MspInit+0x44>)
 80013c8:	699b      	ldr	r3, [r3, #24]
 80013ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001404 <HAL_MspInit+0x44>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	6193      	str	r3, [r2, #24]
 80013d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <HAL_MspInit+0x44>)
 80013d4:	699b      	ldr	r3, [r3, #24]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <HAL_MspInit+0x44>)
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	4a08      	ldr	r2, [pc, #32]	@ (8001404 <HAL_MspInit+0x44>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e8:	61d3      	str	r3, [r2, #28]
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <HAL_MspInit+0x44>)
 80013ec:	69db      	ldr	r3, [r3, #28]
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40021000 	.word	0x40021000

08001408 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	@ 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a18      	ldr	r2, [pc, #96]	@ (8001488 <HAL_I2C_MspInit+0x80>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d129      	bne.n	800147e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	4b18      	ldr	r3, [pc, #96]	@ (800148c <HAL_I2C_MspInit+0x84>)
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	4a17      	ldr	r2, [pc, #92]	@ (800148c <HAL_I2C_MspInit+0x84>)
 8001430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001434:	6153      	str	r3, [r2, #20]
 8001436:	4b15      	ldr	r3, [pc, #84]	@ (800148c <HAL_I2C_MspInit+0x84>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	613b      	str	r3, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA14     ------> I2C1_SDA
    PA15     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001442:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001448:	2312      	movs	r3, #18
 800144a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001450:	2303      	movs	r3, #3
 8001452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001454:	2304      	movs	r3, #4
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001462:	f000 fb53 	bl	8001b0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <HAL_I2C_MspInit+0x84>)
 8001468:	69db      	ldr	r3, [r3, #28]
 800146a:	4a08      	ldr	r2, [pc, #32]	@ (800148c <HAL_I2C_MspInit+0x84>)
 800146c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001470:	61d3      	str	r3, [r2, #28]
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_I2C_MspInit+0x84>)
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800147e:	bf00      	nop
 8001480:	3728      	adds	r7, #40	@ 0x28
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40005400 	.word	0x40005400
 800148c:	40021000 	.word	0x40021000

08001490 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a0a      	ldr	r2, [pc, #40]	@ (80014c8 <HAL_TIM_PWM_MspInit+0x38>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d10b      	bne.n	80014ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014a2:	4b0a      	ldr	r3, [pc, #40]	@ (80014cc <HAL_TIM_PWM_MspInit+0x3c>)
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	4a09      	ldr	r2, [pc, #36]	@ (80014cc <HAL_TIM_PWM_MspInit+0x3c>)
 80014a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014ac:	6193      	str	r3, [r2, #24]
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <HAL_TIM_PWM_MspInit+0x3c>)
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80014ba:	bf00      	nop
 80014bc:	3714      	adds	r7, #20
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	40012c00 	.word	0x40012c00
 80014cc:	40021000 	.word	0x40021000

080014d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <HAL_TIM_MspPostInit+0x68>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d11d      	bne.n	800152e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HAL_TIM_MspPostInit+0x6c>)
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	4a11      	ldr	r2, [pc, #68]	@ (800153c <HAL_TIM_MspPostInit+0x6c>)
 80014f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014fc:	6153      	str	r3, [r2, #20]
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <HAL_TIM_MspPostInit+0x6c>)
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800150a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800150e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001518:	2300      	movs	r3, #0
 800151a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800151c:	2306      	movs	r3, #6
 800151e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001520:	f107 030c 	add.w	r3, r7, #12
 8001524:	4619      	mov	r1, r3
 8001526:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800152a:	f000 faef 	bl	8001b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800152e:	bf00      	nop
 8001530:	3720      	adds	r7, #32
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40012c00 	.word	0x40012c00
 800153c:	40021000 	.word	0x40021000

08001540 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	@ 0x28
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a17      	ldr	r2, [pc, #92]	@ (80015bc <HAL_UART_MspInit+0x7c>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d127      	bne.n	80015b2 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001562:	4b17      	ldr	r3, [pc, #92]	@ (80015c0 <HAL_UART_MspInit+0x80>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	4a16      	ldr	r2, [pc, #88]	@ (80015c0 <HAL_UART_MspInit+0x80>)
 8001568:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156c:	6193      	str	r3, [r2, #24]
 800156e:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <HAL_UART_MspInit+0x80>)
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <HAL_UART_MspInit+0x80>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	4a10      	ldr	r2, [pc, #64]	@ (80015c0 <HAL_UART_MspInit+0x80>)
 8001580:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001584:	6153      	str	r3, [r2, #20]
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <HAL_UART_MspInit+0x80>)
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001592:	2330      	movs	r3, #48	@ 0x30
 8001594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001596:	2302      	movs	r3, #2
 8001598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800159e:	2303      	movs	r3, #3
 80015a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015a2:	2307      	movs	r3, #7
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <HAL_UART_MspInit+0x84>)
 80015ae:	f000 faad 	bl	8001b0c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80015b2:	bf00      	nop
 80015b4:	3728      	adds	r7, #40	@ 0x28
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40013800 	.word	0x40013800
 80015c0:	40021000 	.word	0x40021000
 80015c4:	48000800 	.word	0x48000800

080015c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <NMI_Handler+0x4>

080015d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <HardFault_Handler+0x4>

080015d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <MemManage_Handler+0x4>

080015e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <BusFault_Handler+0x4>

080015e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <UsageFault_Handler+0x4>

080015f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800161e:	f000 f94b 	bl	80018b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}

08001626 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0
  return 1;
 800162a:	2301      	movs	r3, #1
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr

08001636 <_kill>:

int _kill(int pid, int sig)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001640:	f005 f9bc 	bl	80069bc <__errno>
 8001644:	4603      	mov	r3, r0
 8001646:	2216      	movs	r2, #22
 8001648:	601a      	str	r2, [r3, #0]
  return -1;
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <_exit>:

void _exit (int status)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800165e:	f04f 31ff 	mov.w	r1, #4294967295
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ffe7 	bl	8001636 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <_exit+0x12>

0800166c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	e00a      	b.n	8001694 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800167e:	f3af 8000 	nop.w
 8001682:	4601      	mov	r1, r0
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	60ba      	str	r2, [r7, #8]
 800168a:	b2ca      	uxtb	r2, r1
 800168c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	3301      	adds	r3, #1
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	697a      	ldr	r2, [r7, #20]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	429a      	cmp	r2, r3
 800169a:	dbf0      	blt.n	800167e <_read+0x12>
  }

  return len;
 800169c:	687b      	ldr	r3, [r7, #4]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b086      	sub	sp, #24
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	60f8      	str	r0, [r7, #12]
 80016ae:	60b9      	str	r1, [r7, #8]
 80016b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	e009      	b.n	80016cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	1c5a      	adds	r2, r3, #1
 80016bc:	60ba      	str	r2, [r7, #8]
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	3301      	adds	r3, #1
 80016ca:	617b      	str	r3, [r7, #20]
 80016cc:	697a      	ldr	r2, [r7, #20]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	dbf1      	blt.n	80016b8 <_write+0x12>
  }
  return len;
 80016d4:	687b      	ldr	r3, [r7, #4]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <_close>:

int _close(int file)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001706:	605a      	str	r2, [r3, #4]
  return 0;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <_isatty>:

int _isatty(int file)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800171e:	2301      	movs	r3, #1
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001750:	4a14      	ldr	r2, [pc, #80]	@ (80017a4 <_sbrk+0x5c>)
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <_sbrk+0x60>)
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800175c:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001764:	4b11      	ldr	r3, [pc, #68]	@ (80017ac <_sbrk+0x64>)
 8001766:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <_sbrk+0x68>)
 8001768:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176a:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <_sbrk+0x64>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	429a      	cmp	r2, r3
 8001776:	d207      	bcs.n	8001788 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001778:	f005 f920 	bl	80069bc <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	220c      	movs	r2, #12
 8001780:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	e009      	b.n	800179c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001788:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800178e:	4b07      	ldr	r3, [pc, #28]	@ (80017ac <_sbrk+0x64>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	4a05      	ldr	r2, [pc, #20]	@ (80017ac <_sbrk+0x64>)
 8001798:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179a:	68fb      	ldr	r3, [r7, #12]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	2000a000 	.word	0x2000a000
 80017a8:	00000400 	.word	0x00000400
 80017ac:	20000334 	.word	0x20000334
 80017b0:	20000488 	.word	0x20000488

080017b4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b8:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <SystemInit+0x20>)
 80017ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017be:	4a05      	ldr	r2, [pc, #20]	@ (80017d4 <SystemInit+0x20>)
 80017c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000ed00 	.word	0xe000ed00

080017d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001810 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80017dc:	f7ff ffea 	bl	80017b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017e0:	480c      	ldr	r0, [pc, #48]	@ (8001814 <LoopForever+0x6>)
  ldr r1, =_edata
 80017e2:	490d      	ldr	r1, [pc, #52]	@ (8001818 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e4:	4a0d      	ldr	r2, [pc, #52]	@ (800181c <LoopForever+0xe>)
  movs r3, #0
 80017e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e8:	e002      	b.n	80017f0 <LoopCopyDataInit>

080017ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ee:	3304      	adds	r3, #4

080017f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f4:	d3f9      	bcc.n	80017ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001820 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001824 <LoopForever+0x16>)
  movs r3, #0
 80017fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017fc:	e001      	b.n	8001802 <LoopFillZerobss>

080017fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001800:	3204      	adds	r2, #4

08001802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001804:	d3fb      	bcc.n	80017fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001806:	f005 f8df 	bl	80069c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800180a:	f7ff fb05 	bl	8000e18 <main>

0800180e <LoopForever>:

LoopForever:
    b LoopForever
 800180e:	e7fe      	b.n	800180e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001810:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001814:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001818:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800181c:	0800a7e0 	.word	0x0800a7e0
  ldr r2, =_sbss
 8001820:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001824:	20000488 	.word	0x20000488

08001828 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001828:	e7fe      	b.n	8001828 <ADC1_2_IRQHandler>
	...

0800182c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_Init+0x28>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a07      	ldr	r2, [pc, #28]	@ (8001854 <HAL_Init+0x28>)
 8001836:	f043 0310 	orr.w	r3, r3, #16
 800183a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183c:	2003      	movs	r0, #3
 800183e:	f000 f931 	bl	8001aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001842:	200f      	movs	r0, #15
 8001844:	f000 f808 	bl	8001858 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001848:	f7ff fdba 	bl	80013c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40022000 	.word	0x40022000

08001858 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001860:	4b12      	ldr	r3, [pc, #72]	@ (80018ac <HAL_InitTick+0x54>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <HAL_InitTick+0x58>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	4619      	mov	r1, r3
 800186a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800186e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001872:	fbb2 f3f3 	udiv	r3, r2, r3
 8001876:	4618      	mov	r0, r3
 8001878:	f000 f93b 	bl	8001af2 <HAL_SYSTICK_Config>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e00e      	b.n	80018a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b0f      	cmp	r3, #15
 800188a:	d80a      	bhi.n	80018a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800188c:	2200      	movs	r2, #0
 800188e:	6879      	ldr	r1, [r7, #4]
 8001890:	f04f 30ff 	mov.w	r0, #4294967295
 8001894:	f000 f911 	bl	8001aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001898:	4a06      	ldr	r2, [pc, #24]	@ (80018b4 <HAL_InitTick+0x5c>)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800189e:	2300      	movs	r3, #0
 80018a0:	e000      	b.n	80018a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20000000 	.word	0x20000000
 80018b0:	20000008 	.word	0x20000008
 80018b4:	20000004 	.word	0x20000004

080018b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018bc:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <HAL_IncTick+0x20>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	461a      	mov	r2, r3
 80018c2:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <HAL_IncTick+0x24>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4413      	add	r3, r2
 80018c8:	4a04      	ldr	r2, [pc, #16]	@ (80018dc <HAL_IncTick+0x24>)
 80018ca:	6013      	str	r3, [r2, #0]
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000008 	.word	0x20000008
 80018dc:	20000338 	.word	0x20000338

080018e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80018e4:	4b03      	ldr	r3, [pc, #12]	@ (80018f4 <HAL_GetTick+0x14>)
 80018e6:	681b      	ldr	r3, [r3, #0]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	20000338 	.word	0x20000338

080018f8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001900:	f7ff ffee 	bl	80018e0 <HAL_GetTick>
 8001904:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001910:	d005      	beq.n	800191e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001912:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <HAL_Delay+0x44>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	461a      	mov	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4413      	add	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800191e:	bf00      	nop
 8001920:	f7ff ffde 	bl	80018e0 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	429a      	cmp	r2, r3
 800192e:	d8f7      	bhi.n	8001920 <HAL_Delay+0x28>
  {
  }
}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000008 	.word	0x20000008

08001940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001950:	4b0c      	ldr	r3, [pc, #48]	@ (8001984 <__NVIC_SetPriorityGrouping+0x44>)
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800195c:	4013      	ands	r3, r2
 800195e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001968:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800196c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001972:	4a04      	ldr	r2, [pc, #16]	@ (8001984 <__NVIC_SetPriorityGrouping+0x44>)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	60d3      	str	r3, [r2, #12]
}
 8001978:	bf00      	nop
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800198c:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <__NVIC_GetPriorityGrouping+0x18>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	0a1b      	lsrs	r3, r3, #8
 8001992:	f003 0307 	and.w	r3, r3, #7
}
 8001996:	4618      	mov	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr
 80019a0:	e000ed00 	.word	0xe000ed00

080019a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	db0a      	blt.n	80019ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	490c      	ldr	r1, [pc, #48]	@ (80019f0 <__NVIC_SetPriority+0x4c>)
 80019be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	440b      	add	r3, r1
 80019c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019cc:	e00a      	b.n	80019e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4908      	ldr	r1, [pc, #32]	@ (80019f4 <__NVIC_SetPriority+0x50>)
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	3b04      	subs	r3, #4
 80019dc:	0112      	lsls	r2, r2, #4
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	440b      	add	r3, r1
 80019e2:	761a      	strb	r2, [r3, #24]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000e100 	.word	0xe000e100
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b089      	sub	sp, #36	@ 0x24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f1c3 0307 	rsb	r3, r3, #7
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	bf28      	it	cs
 8001a16:	2304      	movcs	r3, #4
 8001a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	2b06      	cmp	r3, #6
 8001a20:	d902      	bls.n	8001a28 <NVIC_EncodePriority+0x30>
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3b03      	subs	r3, #3
 8001a26:	e000      	b.n	8001a2a <NVIC_EncodePriority+0x32>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43da      	mvns	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4a:	43d9      	mvns	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a50:	4313      	orrs	r3, r2
         );
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3724      	adds	r7, #36	@ 0x24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a70:	d301      	bcc.n	8001a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00f      	b.n	8001a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a76:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa0 <SysTick_Config+0x40>)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a7e:	210f      	movs	r1, #15
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f7ff ff8e 	bl	80019a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <SysTick_Config+0x40>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a8e:	4b04      	ldr	r3, [pc, #16]	@ (8001aa0 <SysTick_Config+0x40>)
 8001a90:	2207      	movs	r2, #7
 8001a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	e000e010 	.word	0xe000e010

08001aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff ff47 	bl	8001940 <__NVIC_SetPriorityGrouping>
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	60b9      	str	r1, [r7, #8]
 8001ac4:	607a      	str	r2, [r7, #4]
 8001ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001acc:	f7ff ff5c 	bl	8001988 <__NVIC_GetPriorityGrouping>
 8001ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	6978      	ldr	r0, [r7, #20]
 8001ad8:	f7ff ff8e 	bl	80019f8 <NVIC_EncodePriority>
 8001adc:	4602      	mov	r2, r0
 8001ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae2:	4611      	mov	r1, r2
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff5d 	bl	80019a4 <__NVIC_SetPriority>
}
 8001aea:	bf00      	nop
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff ffb0 	bl	8001a60 <SysTick_Config>
 8001b00:	4603      	mov	r3, r0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b087      	sub	sp, #28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b1a:	e154      	b.n	8001dc6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	2101      	movs	r1, #1
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	4013      	ands	r3, r2
 8001b2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 8146 	beq.w	8001dc0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d005      	beq.n	8001b4c <HAL_GPIO_Init+0x40>
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 0303 	and.w	r3, r3, #3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d130      	bne.n	8001bae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	2203      	movs	r2, #3
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68da      	ldr	r2, [r3, #12]
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b82:	2201      	movs	r2, #1
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	f003 0201 	and.w	r2, r3, #1
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	2b03      	cmp	r3, #3
 8001bb8:	d017      	beq.n	8001bea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d123      	bne.n	8001c3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	08da      	lsrs	r2, r3, #3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3208      	adds	r2, #8
 8001bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	220f      	movs	r2, #15
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4013      	ands	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	691a      	ldr	r2, [r3, #16]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	f003 0307 	and.w	r3, r3, #7
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	08da      	lsrs	r2, r3, #3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3208      	adds	r2, #8
 8001c38:	6939      	ldr	r1, [r7, #16]
 8001c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	2203      	movs	r2, #3
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4013      	ands	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 0203 	and.w	r2, r3, #3
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 80a0 	beq.w	8001dc0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c80:	4b58      	ldr	r3, [pc, #352]	@ (8001de4 <HAL_GPIO_Init+0x2d8>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	4a57      	ldr	r2, [pc, #348]	@ (8001de4 <HAL_GPIO_Init+0x2d8>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6193      	str	r3, [r2, #24]
 8001c8c:	4b55      	ldr	r3, [pc, #340]	@ (8001de4 <HAL_GPIO_Init+0x2d8>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c98:	4a53      	ldr	r2, [pc, #332]	@ (8001de8 <HAL_GPIO_Init+0x2dc>)
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	3302      	adds	r3, #2
 8001ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	220f      	movs	r2, #15
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cc2:	d019      	beq.n	8001cf8 <HAL_GPIO_Init+0x1ec>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a49      	ldr	r2, [pc, #292]	@ (8001dec <HAL_GPIO_Init+0x2e0>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d013      	beq.n	8001cf4 <HAL_GPIO_Init+0x1e8>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a48      	ldr	r2, [pc, #288]	@ (8001df0 <HAL_GPIO_Init+0x2e4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_GPIO_Init+0x1e4>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a47      	ldr	r2, [pc, #284]	@ (8001df4 <HAL_GPIO_Init+0x2e8>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d007      	beq.n	8001cec <HAL_GPIO_Init+0x1e0>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a46      	ldr	r2, [pc, #280]	@ (8001df8 <HAL_GPIO_Init+0x2ec>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d101      	bne.n	8001ce8 <HAL_GPIO_Init+0x1dc>
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	e008      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001ce8:	2305      	movs	r3, #5
 8001cea:	e006      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cec:	2303      	movs	r3, #3
 8001cee:	e004      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e002      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_GPIO_Init+0x1ee>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	f002 0203 	and.w	r2, r2, #3
 8001d00:	0092      	lsls	r2, r2, #2
 8001d02:	4093      	lsls	r3, r2
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d0a:	4937      	ldr	r1, [pc, #220]	@ (8001de8 <HAL_GPIO_Init+0x2dc>)
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	089b      	lsrs	r3, r3, #2
 8001d10:	3302      	adds	r3, #2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d18:	4b38      	ldr	r3, [pc, #224]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d3c:	4a2f      	ldr	r2, [pc, #188]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d42:	4b2e      	ldr	r3, [pc, #184]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	4013      	ands	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d66:	4a25      	ldr	r2, [pc, #148]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d6c:	4b23      	ldr	r3, [pc, #140]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d003      	beq.n	8001d90 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d90:	4a1a      	ldr	r2, [pc, #104]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d96:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dba:	4a10      	ldr	r2, [pc, #64]	@ (8001dfc <HAL_GPIO_Init+0x2f0>)
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f47f aea3 	bne.w	8001b1c <HAL_GPIO_Init+0x10>
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	bf00      	nop
 8001dda:	371c      	adds	r7, #28
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40010000 	.word	0x40010000
 8001dec:	48000400 	.word	0x48000400
 8001df0:	48000800 	.word	0x48000800
 8001df4:	48000c00 	.word	0x48000c00
 8001df8:	48001000 	.word	0x48001000
 8001dfc:	40010400 	.word	0x40010400

08001e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e08d      	b.n	8001f2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d106      	bne.n	8001e2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff faee 	bl	8001408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2224      	movs	r2, #36	@ 0x24
 8001e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685a      	ldr	r2, [r3, #4]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d107      	bne.n	8001e7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689a      	ldr	r2, [r3, #8]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	e006      	b.n	8001e88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689a      	ldr	r2, [r3, #8]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d108      	bne.n	8001ea2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	685a      	ldr	r2, [r3, #4]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	e007      	b.n	8001eb2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ec0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ec4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ed4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691a      	ldr	r2, [r3, #16]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69d9      	ldr	r1, [r3, #28]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a1a      	ldr	r2, [r3, #32]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0201 	orr.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2220      	movs	r2, #32
 8001f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af02      	add	r7, sp, #8
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	4608      	mov	r0, r1
 8001f42:	4611      	mov	r1, r2
 8001f44:	461a      	mov	r2, r3
 8001f46:	4603      	mov	r3, r0
 8001f48:	817b      	strh	r3, [r7, #10]
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	813b      	strh	r3, [r7, #8]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b20      	cmp	r3, #32
 8001f5c:	f040 80f9 	bne.w	8002152 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f60:	6a3b      	ldr	r3, [r7, #32]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <HAL_I2C_Mem_Write+0x34>
 8001f66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d105      	bne.n	8001f78 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f72:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e0ed      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d101      	bne.n	8001f86 <HAL_I2C_Mem_Write+0x4e>
 8001f82:	2302      	movs	r3, #2
 8001f84:	e0e6      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2201      	movs	r2, #1
 8001f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f8e:	f7ff fca7 	bl	80018e0 <HAL_GetTick>
 8001f92:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	2319      	movs	r3, #25
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 fac3 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e0d1      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2221      	movs	r2, #33	@ 0x21
 8001fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2240      	movs	r2, #64	@ 0x40
 8001fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6a3a      	ldr	r2, [r7, #32]
 8001fca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fd8:	88f8      	ldrh	r0, [r7, #6]
 8001fda:	893a      	ldrh	r2, [r7, #8]
 8001fdc:	8979      	ldrh	r1, [r7, #10]
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	9301      	str	r3, [sp, #4]
 8001fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f000 f9d3 	bl	8002394 <I2C_RequestMemoryWrite>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0a9      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002004:	b29b      	uxth	r3, r3
 8002006:	2bff      	cmp	r3, #255	@ 0xff
 8002008:	d90e      	bls.n	8002028 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	22ff      	movs	r2, #255	@ 0xff
 800200e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002014:	b2da      	uxtb	r2, r3
 8002016:	8979      	ldrh	r1, [r7, #10]
 8002018:	2300      	movs	r3, #0
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	f000 fc47 	bl	80028b4 <I2C_TransferConfig>
 8002026:	e00f      	b.n	8002048 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800202c:	b29a      	uxth	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002036:	b2da      	uxtb	r2, r3
 8002038:	8979      	ldrh	r1, [r7, #10]
 800203a:	2300      	movs	r3, #0
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f000 fc36 	bl	80028b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f000 fac6 	bl	80025de <I2C_WaitOnTXISFlagUntilTimeout>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e07b      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002060:	781a      	ldrb	r2, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002076:	b29b      	uxth	r3, r3
 8002078:	3b01      	subs	r3, #1
 800207a:	b29a      	uxth	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002084:	3b01      	subs	r3, #1
 8002086:	b29a      	uxth	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002090:	b29b      	uxth	r3, r3
 8002092:	2b00      	cmp	r3, #0
 8002094:	d034      	beq.n	8002100 <HAL_I2C_Mem_Write+0x1c8>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800209a:	2b00      	cmp	r3, #0
 800209c:	d130      	bne.n	8002100 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a4:	2200      	movs	r2, #0
 80020a6:	2180      	movs	r1, #128	@ 0x80
 80020a8:	68f8      	ldr	r0, [r7, #12]
 80020aa:	f000 fa3f 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e04d      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020bc:	b29b      	uxth	r3, r3
 80020be:	2bff      	cmp	r3, #255	@ 0xff
 80020c0:	d90e      	bls.n	80020e0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	22ff      	movs	r2, #255	@ 0xff
 80020c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	8979      	ldrh	r1, [r7, #10]
 80020d0:	2300      	movs	r3, #0
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 fbeb 	bl	80028b4 <I2C_TransferConfig>
 80020de:	e00f      	b.n	8002100 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	8979      	ldrh	r1, [r7, #10]
 80020f2:	2300      	movs	r3, #0
 80020f4:	9300      	str	r3, [sp, #0]
 80020f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f000 fbda 	bl	80028b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002104:	b29b      	uxth	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d19e      	bne.n	8002048 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f000 faac 	bl	800266c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e01a      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2220      	movs	r2, #32
 8002124:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	6859      	ldr	r1, [r3, #4]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <HAL_I2C_Mem_Write+0x224>)
 8002132:	400b      	ands	r3, r1
 8002134:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	e000      	b.n	8002154 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002152:	2302      	movs	r3, #2
  }
}
 8002154:	4618      	mov	r0, r3
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	fe00e800 	.word	0xfe00e800

08002160 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af02      	add	r7, sp, #8
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	4608      	mov	r0, r1
 800216a:	4611      	mov	r1, r2
 800216c:	461a      	mov	r2, r3
 800216e:	4603      	mov	r3, r0
 8002170:	817b      	strh	r3, [r7, #10]
 8002172:	460b      	mov	r3, r1
 8002174:	813b      	strh	r3, [r7, #8]
 8002176:	4613      	mov	r3, r2
 8002178:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b20      	cmp	r3, #32
 8002184:	f040 80fd 	bne.w	8002382 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <HAL_I2C_Mem_Read+0x34>
 800218e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002190:	2b00      	cmp	r3, #0
 8002192:	d105      	bne.n	80021a0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800219a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0f1      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_I2C_Mem_Read+0x4e>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e0ea      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021b6:	f7ff fb93 	bl	80018e0 <HAL_GetTick>
 80021ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	2319      	movs	r3, #25
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f000 f9af 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0d5      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2222      	movs	r2, #34	@ 0x22
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2240      	movs	r2, #64	@ 0x40
 80021e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6a3a      	ldr	r2, [r7, #32]
 80021f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002200:	88f8      	ldrh	r0, [r7, #6]
 8002202:	893a      	ldrh	r2, [r7, #8]
 8002204:	8979      	ldrh	r1, [r7, #10]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	4603      	mov	r3, r0
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f913 	bl	800243c <I2C_RequestMemoryRead>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0ad      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800222c:	b29b      	uxth	r3, r3
 800222e:	2bff      	cmp	r3, #255	@ 0xff
 8002230:	d90e      	bls.n	8002250 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2201      	movs	r2, #1
 8002236:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800223c:	b2da      	uxtb	r2, r3
 800223e:	8979      	ldrh	r1, [r7, #10]
 8002240:	4b52      	ldr	r3, [pc, #328]	@ (800238c <HAL_I2C_Mem_Read+0x22c>)
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 fb33 	bl	80028b4 <I2C_TransferConfig>
 800224e:	e00f      	b.n	8002270 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225e:	b2da      	uxtb	r2, r3
 8002260:	8979      	ldrh	r1, [r7, #10]
 8002262:	4b4a      	ldr	r3, [pc, #296]	@ (800238c <HAL_I2C_Mem_Read+0x22c>)
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 fb22 	bl	80028b4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002276:	2200      	movs	r2, #0
 8002278:	2104      	movs	r1, #4
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 f956 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e07c      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002294:	b2d2      	uxtb	r2, r2
 8002296:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a6:	3b01      	subs	r3, #1
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	3b01      	subs	r3, #1
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d034      	beq.n	8002330 <HAL_I2C_Mem_Read+0x1d0>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d130      	bne.n	8002330 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d4:	2200      	movs	r2, #0
 80022d6:	2180      	movs	r1, #128	@ 0x80
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 f927 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e04d      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	2bff      	cmp	r3, #255	@ 0xff
 80022f0:	d90e      	bls.n	8002310 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2201      	movs	r2, #1
 80022f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	8979      	ldrh	r1, [r7, #10]
 8002300:	2300      	movs	r3, #0
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f000 fad3 	bl	80028b4 <I2C_TransferConfig>
 800230e:	e00f      	b.n	8002330 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002314:	b29a      	uxth	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800231e:	b2da      	uxtb	r2, r3
 8002320:	8979      	ldrh	r1, [r7, #10]
 8002322:	2300      	movs	r3, #0
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f000 fac2 	bl	80028b4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002334:	b29b      	uxth	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d19a      	bne.n	8002270 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f000 f994 	bl	800266c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e01a      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2220      	movs	r2, #32
 8002354:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6859      	ldr	r1, [r3, #4]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <HAL_I2C_Mem_Read+0x230>)
 8002362:	400b      	ands	r3, r1
 8002364:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2220      	movs	r2, #32
 800236a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	e000      	b.n	8002384 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002382:	2302      	movs	r3, #2
  }
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	80002400 	.word	0x80002400
 8002390:	fe00e800 	.word	0xfe00e800

08002394 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af02      	add	r7, sp, #8
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	4608      	mov	r0, r1
 800239e:	4611      	mov	r1, r2
 80023a0:	461a      	mov	r2, r3
 80023a2:	4603      	mov	r3, r0
 80023a4:	817b      	strh	r3, [r7, #10]
 80023a6:	460b      	mov	r3, r1
 80023a8:	813b      	strh	r3, [r7, #8]
 80023aa:	4613      	mov	r3, r2
 80023ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	8979      	ldrh	r1, [r7, #10]
 80023b4:	4b20      	ldr	r3, [pc, #128]	@ (8002438 <I2C_RequestMemoryWrite+0xa4>)
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 fa79 	bl	80028b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	69b9      	ldr	r1, [r7, #24]
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f000 f909 	bl	80025de <I2C_WaitOnTXISFlagUntilTimeout>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e02c      	b.n	8002430 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d105      	bne.n	80023e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023dc:	893b      	ldrh	r3, [r7, #8]
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80023e6:	e015      	b.n	8002414 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023e8:	893b      	ldrh	r3, [r7, #8]
 80023ea:	0a1b      	lsrs	r3, r3, #8
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023f6:	69fa      	ldr	r2, [r7, #28]
 80023f8:	69b9      	ldr	r1, [r7, #24]
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 f8ef 	bl	80025de <I2C_WaitOnTXISFlagUntilTimeout>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e012      	b.n	8002430 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800240a:	893b      	ldrh	r3, [r7, #8]
 800240c:	b2da      	uxtb	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	2200      	movs	r2, #0
 800241c:	2180      	movs	r1, #128	@ 0x80
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f000 f884 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	80002000 	.word	0x80002000

0800243c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	4608      	mov	r0, r1
 8002446:	4611      	mov	r1, r2
 8002448:	461a      	mov	r2, r3
 800244a:	4603      	mov	r3, r0
 800244c:	817b      	strh	r3, [r7, #10]
 800244e:	460b      	mov	r3, r1
 8002450:	813b      	strh	r3, [r7, #8]
 8002452:	4613      	mov	r3, r2
 8002454:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	b2da      	uxtb	r2, r3
 800245a:	8979      	ldrh	r1, [r7, #10]
 800245c:	4b20      	ldr	r3, [pc, #128]	@ (80024e0 <I2C_RequestMemoryRead+0xa4>)
 800245e:	9300      	str	r3, [sp, #0]
 8002460:	2300      	movs	r3, #0
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 fa26 	bl	80028b4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002468:	69fa      	ldr	r2, [r7, #28]
 800246a:	69b9      	ldr	r1, [r7, #24]
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f000 f8b6 	bl	80025de <I2C_WaitOnTXISFlagUntilTimeout>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e02c      	b.n	80024d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800247c:	88fb      	ldrh	r3, [r7, #6]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d105      	bne.n	800248e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002482:	893b      	ldrh	r3, [r7, #8]
 8002484:	b2da      	uxtb	r2, r3
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	629a      	str	r2, [r3, #40]	@ 0x28
 800248c:	e015      	b.n	80024ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800248e:	893b      	ldrh	r3, [r7, #8]
 8002490:	0a1b      	lsrs	r3, r3, #8
 8002492:	b29b      	uxth	r3, r3
 8002494:	b2da      	uxtb	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800249c:	69fa      	ldr	r2, [r7, #28]
 800249e:	69b9      	ldr	r1, [r7, #24]
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	f000 f89c 	bl	80025de <I2C_WaitOnTXISFlagUntilTimeout>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e012      	b.n	80024d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024b0:	893b      	ldrh	r3, [r7, #8]
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	2200      	movs	r2, #0
 80024c2:	2140      	movs	r1, #64	@ 0x40
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 f831 	bl	800252c <I2C_WaitOnFlagUntilTimeout>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	80002000 	.word	0x80002000

080024e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d103      	bne.n	8002502 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2200      	movs	r2, #0
 8002500:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b01      	cmp	r3, #1
 800250e:	d007      	beq.n	8002520 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	699a      	ldr	r2, [r3, #24]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f042 0201 	orr.w	r2, r2, #1
 800251e:	619a      	str	r2, [r3, #24]
  }
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800253c:	e03b      	b.n	80025b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	6839      	ldr	r1, [r7, #0]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 f8d6 	bl	80026f4 <I2C_IsErrorOccurred>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e041      	b.n	80025d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002558:	d02d      	beq.n	80025b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800255a:	f7ff f9c1 	bl	80018e0 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	429a      	cmp	r2, r3
 8002568:	d302      	bcc.n	8002570 <I2C_WaitOnFlagUntilTimeout+0x44>
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d122      	bne.n	80025b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	4013      	ands	r3, r2
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	429a      	cmp	r2, r3
 800257e:	bf0c      	ite	eq
 8002580:	2301      	moveq	r3, #1
 8002582:	2300      	movne	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	461a      	mov	r2, r3
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	429a      	cmp	r2, r3
 800258c:	d113      	bne.n	80025b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	f043 0220 	orr.w	r2, r3, #32
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2220      	movs	r2, #32
 800259e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e00f      	b.n	80025d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	699a      	ldr	r2, [r3, #24]
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	4013      	ands	r3, r2
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	bf0c      	ite	eq
 80025c6:	2301      	moveq	r3, #1
 80025c8:	2300      	movne	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	461a      	mov	r2, r3
 80025ce:	79fb      	ldrb	r3, [r7, #7]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d0b4      	beq.n	800253e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b084      	sub	sp, #16
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	60f8      	str	r0, [r7, #12]
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025ea:	e033      	b.n	8002654 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	68b9      	ldr	r1, [r7, #8]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f87f 	bl	80026f4 <I2C_IsErrorOccurred>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e031      	b.n	8002664 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002606:	d025      	beq.n	8002654 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002608:	f7ff f96a 	bl	80018e0 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	429a      	cmp	r2, r3
 8002616:	d302      	bcc.n	800261e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d11a      	bne.n	8002654 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b02      	cmp	r3, #2
 800262a:	d013      	beq.n	8002654 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002630:	f043 0220 	orr.w	r2, r3, #32
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2220      	movs	r2, #32
 800263c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e007      	b.n	8002664 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b02      	cmp	r3, #2
 8002660:	d1c4      	bne.n	80025ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002678:	e02f      	b.n	80026da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	68b9      	ldr	r1, [r7, #8]
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f838 	bl	80026f4 <I2C_IsErrorOccurred>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e02d      	b.n	80026ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800268e:	f7ff f927 	bl	80018e0 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	429a      	cmp	r2, r3
 800269c:	d302      	bcc.n	80026a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d11a      	bne.n	80026da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	f003 0320 	and.w	r3, r3, #32
 80026ae:	2b20      	cmp	r3, #32
 80026b0:	d013      	beq.n	80026da <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b6:	f043 0220 	orr.w	r2, r3, #32
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2220      	movs	r2, #32
 80026c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e007      	b.n	80026ea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f003 0320 	and.w	r3, r3, #32
 80026e4:	2b20      	cmp	r3, #32
 80026e6:	d1c8      	bne.n	800267a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08a      	sub	sp, #40	@ 0x28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	699b      	ldr	r3, [r3, #24]
 800270c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	f003 0310 	and.w	r3, r3, #16
 800271c:	2b00      	cmp	r3, #0
 800271e:	d068      	beq.n	80027f2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2210      	movs	r2, #16
 8002726:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002728:	e049      	b.n	80027be <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002730:	d045      	beq.n	80027be <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002732:	f7ff f8d5 	bl	80018e0 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	68ba      	ldr	r2, [r7, #8]
 800273e:	429a      	cmp	r2, r3
 8002740:	d302      	bcc.n	8002748 <I2C_IsErrorOccurred+0x54>
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d13a      	bne.n	80027be <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002752:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800275a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800276a:	d121      	bne.n	80027b0 <I2C_IsErrorOccurred+0xbc>
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002772:	d01d      	beq.n	80027b0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002774:	7cfb      	ldrb	r3, [r7, #19]
 8002776:	2b20      	cmp	r3, #32
 8002778:	d01a      	beq.n	80027b0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002788:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800278a:	f7ff f8a9 	bl	80018e0 <HAL_GetTick>
 800278e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002790:	e00e      	b.n	80027b0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002792:	f7ff f8a5 	bl	80018e0 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b19      	cmp	r3, #25
 800279e:	d907      	bls.n	80027b0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027a0:	6a3b      	ldr	r3, [r7, #32]
 80027a2:	f043 0320 	orr.w	r3, r3, #32
 80027a6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80027ae:	e006      	b.n	80027be <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f003 0320 	and.w	r3, r3, #32
 80027ba:	2b20      	cmp	r3, #32
 80027bc:	d1e9      	bne.n	8002792 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f003 0320 	and.w	r3, r3, #32
 80027c8:	2b20      	cmp	r3, #32
 80027ca:	d003      	beq.n	80027d4 <I2C_IsErrorOccurred+0xe0>
 80027cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0aa      	beq.n	800272a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80027d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d103      	bne.n	80027e4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2220      	movs	r2, #32
 80027e2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80027e4:	6a3b      	ldr	r3, [r7, #32]
 80027e6:	f043 0304 	orr.w	r3, r3, #4
 80027ea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00b      	beq.n	800281c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002814:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00b      	beq.n	800283e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	f043 0308 	orr.w	r3, r3, #8
 800282c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002836:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00b      	beq.n	8002860 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	f043 0302 	orr.w	r3, r3, #2
 800284e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002858:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002860:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002864:	2b00      	cmp	r3, #0
 8002866:	d01c      	beq.n	80028a2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f7ff fe3b 	bl	80024e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6859      	ldr	r1, [r3, #4]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	4b0d      	ldr	r3, [pc, #52]	@ (80028b0 <I2C_IsErrorOccurred+0x1bc>)
 800287a:	400b      	ands	r3, r1
 800287c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002882:	6a3b      	ldr	r3, [r7, #32]
 8002884:	431a      	orrs	r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2220      	movs	r2, #32
 800288e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80028a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3728      	adds	r7, #40	@ 0x28
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	fe00e800 	.word	0xfe00e800

080028b4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	607b      	str	r3, [r7, #4]
 80028be:	460b      	mov	r3, r1
 80028c0:	817b      	strh	r3, [r7, #10]
 80028c2:	4613      	mov	r3, r2
 80028c4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028c6:	897b      	ldrh	r3, [r7, #10]
 80028c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028cc:	7a7b      	ldrb	r3, [r7, #9]
 80028ce:	041b      	lsls	r3, r3, #16
 80028d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028d4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	4313      	orrs	r3, r2
 80028de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028e2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	6a3b      	ldr	r3, [r7, #32]
 80028ec:	0d5b      	lsrs	r3, r3, #21
 80028ee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80028f2:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <I2C_TransferConfig+0x60>)
 80028f4:	430b      	orrs	r3, r1
 80028f6:	43db      	mvns	r3, r3
 80028f8:	ea02 0103 	and.w	r1, r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	430a      	orrs	r2, r1
 8002904:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002906:	bf00      	nop
 8002908:	371c      	adds	r7, #28
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	03ff63ff 	.word	0x03ff63ff

08002918 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b20      	cmp	r3, #32
 800292c:	d138      	bne.n	80029a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002934:	2b01      	cmp	r3, #1
 8002936:	d101      	bne.n	800293c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002938:	2302      	movs	r3, #2
 800293a:	e032      	b.n	80029a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2224      	movs	r2, #36	@ 0x24
 8002948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0201 	bic.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800296a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6819      	ldr	r1, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0201 	orr.w	r2, r2, #1
 800298a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	e000      	b.n	80029a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029a0:	2302      	movs	r3, #2
  }
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b085      	sub	sp, #20
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b20      	cmp	r3, #32
 80029c2:	d139      	bne.n	8002a38 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e033      	b.n	8002a3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2224      	movs	r2, #36	@ 0x24
 80029de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f022 0201 	bic.w	r2, r2, #1
 80029f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a00:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	021b      	lsls	r3, r3, #8
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2220      	movs	r2, #32
 8002a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
  }
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a58:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d102      	bne.n	8002a6e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	f001 b823 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 817d 	beq.w	8002d7e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a84:	4bbc      	ldr	r3, [pc, #752]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b04      	cmp	r3, #4
 8002a8e:	d00c      	beq.n	8002aaa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a90:	4bb9      	ldr	r3, [pc, #740]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 030c 	and.w	r3, r3, #12
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d15c      	bne.n	8002b56 <HAL_RCC_OscConfig+0x10e>
 8002a9c:	4bb6      	ldr	r3, [pc, #728]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aa8:	d155      	bne.n	8002b56 <HAL_RCC_OscConfig+0x10e>
 8002aaa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002aae:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002abe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	095b      	lsrs	r3, r3, #5
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d102      	bne.n	8002adc <HAL_RCC_OscConfig+0x94>
 8002ad6:	4ba8      	ldr	r3, [pc, #672]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	e015      	b.n	8002b08 <HAL_RCC_OscConfig+0xc0>
 8002adc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ae0:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002ae8:	fa93 f3a3 	rbit	r3, r3
 8002aec:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002af0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002af4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002af8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002afc:	fa93 f3a3 	rbit	r3, r3
 8002b00:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002b04:	4b9c      	ldr	r3, [pc, #624]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b0c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002b10:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002b14:	fa92 f2a2 	rbit	r2, r2
 8002b18:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002b1c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002b20:	fab2 f282 	clz	r2, r2
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	f042 0220 	orr.w	r2, r2, #32
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	f002 021f 	and.w	r2, r2, #31
 8002b30:	2101      	movs	r1, #1
 8002b32:	fa01 f202 	lsl.w	r2, r1, r2
 8002b36:	4013      	ands	r3, r2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 811f 	beq.w	8002d7c <HAL_RCC_OscConfig+0x334>
 8002b3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f040 8116 	bne.w	8002d7c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	f000 bfaf 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b66:	d106      	bne.n	8002b76 <HAL_RCC_OscConfig+0x12e>
 8002b68:	4b83      	ldr	r3, [pc, #524]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a82      	ldr	r2, [pc, #520]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	e036      	b.n	8002be4 <HAL_RCC_OscConfig+0x19c>
 8002b76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d10c      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x158>
 8002b86:	4b7c      	ldr	r3, [pc, #496]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a7b      	ldr	r2, [pc, #492]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b90:	6013      	str	r3, [r2, #0]
 8002b92:	4b79      	ldr	r3, [pc, #484]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a78      	ldr	r2, [pc, #480]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002b98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e021      	b.n	8002be4 <HAL_RCC_OscConfig+0x19c>
 8002ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb0:	d10c      	bne.n	8002bcc <HAL_RCC_OscConfig+0x184>
 8002bb2:	4b71      	ldr	r3, [pc, #452]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a70      	ldr	r2, [pc, #448]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a6d      	ldr	r2, [pc, #436]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	e00b      	b.n	8002be4 <HAL_RCC_OscConfig+0x19c>
 8002bcc:	4b6a      	ldr	r3, [pc, #424]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a69      	ldr	r2, [pc, #420]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	4b67      	ldr	r3, [pc, #412]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a66      	ldr	r2, [pc, #408]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002be4:	4b64      	ldr	r3, [pc, #400]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	f023 020f 	bic.w	r2, r3, #15
 8002bec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	495f      	ldr	r1, [pc, #380]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d059      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0e:	f7fe fe67 	bl	80018e0 <HAL_GetTick>
 8002c12:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c16:	e00a      	b.n	8002c2e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c18:	f7fe fe62 	bl	80018e0 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b64      	cmp	r3, #100	@ 0x64
 8002c26:	d902      	bls.n	8002c2e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	f000 bf43 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
 8002c2e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c32:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002c3a:	fa93 f3a3 	rbit	r3, r3
 8002c3e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002c42:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c46:	fab3 f383 	clz	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	095b      	lsrs	r3, r3, #5
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d102      	bne.n	8002c60 <HAL_RCC_OscConfig+0x218>
 8002c5a:	4b47      	ldr	r3, [pc, #284]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	e015      	b.n	8002c8c <HAL_RCC_OscConfig+0x244>
 8002c60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c64:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c68:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002c74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c78:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002c7c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002c80:	fa93 f3a3 	rbit	r3, r3
 8002c84:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002c88:	4b3b      	ldr	r3, [pc, #236]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c90:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002c94:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002c98:	fa92 f2a2 	rbit	r2, r2
 8002c9c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002ca0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002ca4:	fab2 f282 	clz	r2, r2
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	f042 0220 	orr.w	r2, r2, #32
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	f002 021f 	and.w	r2, r2, #31
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	fa01 f202 	lsl.w	r2, r1, r2
 8002cba:	4013      	ands	r3, r2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0ab      	beq.n	8002c18 <HAL_RCC_OscConfig+0x1d0>
 8002cc0:	e05d      	b.n	8002d7e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc2:	f7fe fe0d 	bl	80018e0 <HAL_GetTick>
 8002cc6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cca:	e00a      	b.n	8002ce2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ccc:	f7fe fe08 	bl	80018e0 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b64      	cmp	r3, #100	@ 0x64
 8002cda:	d902      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	f000 bee9 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
 8002ce2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ce6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002cf6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cfa:	fab3 f383 	clz	r3, r3
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	095b      	lsrs	r3, r3, #5
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d102      	bne.n	8002d14 <HAL_RCC_OscConfig+0x2cc>
 8002d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	e015      	b.n	8002d40 <HAL_RCC_OscConfig+0x2f8>
 8002d14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d18:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002d20:	fa93 f3a3 	rbit	r3, r3
 8002d24:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002d28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d2c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002d30:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d78 <HAL_RCC_OscConfig+0x330>)
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d40:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d44:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002d48:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002d4c:	fa92 f2a2 	rbit	r2, r2
 8002d50:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002d54:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002d58:	fab2 f282 	clz	r2, r2
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	f042 0220 	orr.w	r2, r2, #32
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	f002 021f 	and.w	r2, r2, #31
 8002d68:	2101      	movs	r1, #1
 8002d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1ab      	bne.n	8002ccc <HAL_RCC_OscConfig+0x284>
 8002d74:	e003      	b.n	8002d7e <HAL_RCC_OscConfig+0x336>
 8002d76:	bf00      	nop
 8002d78:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 817d 	beq.w	800308e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d94:	4ba6      	ldr	r3, [pc, #664]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 030c 	and.w	r3, r3, #12
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00b      	beq.n	8002db8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002da0:	4ba3      	ldr	r3, [pc, #652]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 030c 	and.w	r3, r3, #12
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d172      	bne.n	8002e92 <HAL_RCC_OscConfig+0x44a>
 8002dac:	4ba0      	ldr	r3, [pc, #640]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d16c      	bne.n	8002e92 <HAL_RCC_OscConfig+0x44a>
 8002db8:	2302      	movs	r3, #2
 8002dba:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dbe:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002dc2:	fa93 f3a3 	rbit	r3, r3
 8002dc6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002dca:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dce:	fab3 f383 	clz	r3, r3
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	095b      	lsrs	r3, r3, #5
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d102      	bne.n	8002de8 <HAL_RCC_OscConfig+0x3a0>
 8002de2:	4b93      	ldr	r3, [pc, #588]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	e013      	b.n	8002e10 <HAL_RCC_OscConfig+0x3c8>
 8002de8:	2302      	movs	r3, #2
 8002dea:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002df2:	fa93 f3a3 	rbit	r3, r3
 8002df6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002e00:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002e04:	fa93 f3a3 	rbit	r3, r3
 8002e08:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002e0c:	4b88      	ldr	r3, [pc, #544]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e10:	2202      	movs	r2, #2
 8002e12:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002e16:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002e1a:	fa92 f2a2 	rbit	r2, r2
 8002e1e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002e22:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002e26:	fab2 f282 	clz	r2, r2
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	f042 0220 	orr.w	r2, r2, #32
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	f002 021f 	and.w	r2, r2, #31
 8002e36:	2101      	movs	r1, #1
 8002e38:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HAL_RCC_OscConfig+0x410>
 8002e42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d002      	beq.n	8002e58 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	f000 be2e 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e58:	4b75      	ldr	r3, [pc, #468]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	21f8      	movs	r1, #248	@ 0xf8
 8002e6e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e72:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002e76:	fa91 f1a1 	rbit	r1, r1
 8002e7a:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002e7e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002e82:	fab1 f181 	clz	r1, r1
 8002e86:	b2c9      	uxtb	r1, r1
 8002e88:	408b      	lsls	r3, r1
 8002e8a:	4969      	ldr	r1, [pc, #420]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e90:	e0fd      	b.n	800308e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f000 8088 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x56c>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002eae:	fa93 f3a3 	rbit	r3, r3
 8002eb2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002eb6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eba:	fab3 f383 	clz	r3, r3
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ec4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	461a      	mov	r2, r3
 8002ecc:	2301      	movs	r3, #1
 8002ece:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed0:	f7fe fd06 	bl	80018e0 <HAL_GetTick>
 8002ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed8:	e00a      	b.n	8002ef0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eda:	f7fe fd01 	bl	80018e0 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d902      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	f000 bde2 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002efa:	fa93 f3a3 	rbit	r3, r3
 8002efe:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002f02:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f06:	fab3 f383 	clz	r3, r3
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	095b      	lsrs	r3, r3, #5
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d102      	bne.n	8002f20 <HAL_RCC_OscConfig+0x4d8>
 8002f1a:	4b45      	ldr	r3, [pc, #276]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	e013      	b.n	8002f48 <HAL_RCC_OscConfig+0x500>
 8002f20:	2302      	movs	r3, #2
 8002f22:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f26:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002f32:	2302      	movs	r3, #2
 8002f34:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002f38:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002f3c:	fa93 f3a3 	rbit	r3, r3
 8002f40:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002f44:	4b3a      	ldr	r3, [pc, #232]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f48:	2202      	movs	r2, #2
 8002f4a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002f4e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002f52:	fa92 f2a2 	rbit	r2, r2
 8002f56:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002f5a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002f5e:	fab2 f282 	clz	r2, r2
 8002f62:	b2d2      	uxtb	r2, r2
 8002f64:	f042 0220 	orr.w	r2, r2, #32
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	f002 021f 	and.w	r2, r2, #31
 8002f6e:	2101      	movs	r1, #1
 8002f70:	fa01 f202 	lsl.w	r2, r1, r2
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0af      	beq.n	8002eda <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f86:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	21f8      	movs	r1, #248	@ 0xf8
 8002f90:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002f98:	fa91 f1a1 	rbit	r1, r1
 8002f9c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002fa0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002fa4:	fab1 f181 	clz	r1, r1
 8002fa8:	b2c9      	uxtb	r1, r1
 8002faa:	408b      	lsls	r3, r1
 8002fac:	4920      	ldr	r1, [pc, #128]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	600b      	str	r3, [r1, #0]
 8002fb2:	e06c      	b.n	800308e <HAL_RCC_OscConfig+0x646>
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002fc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fca:	fab3 f383 	clz	r3, r3
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fd4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	461a      	mov	r2, r3
 8002fdc:	2300      	movs	r3, #0
 8002fde:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7fe fc7e 	bl	80018e0 <HAL_GetTick>
 8002fe4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fe8:	e00a      	b.n	8003000 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fea:	f7fe fc79 	bl	80018e0 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d902      	bls.n	8003000 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	f000 bd5a 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
 8003000:	2302      	movs	r3, #2
 8003002:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003012:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003016:	fab3 f383 	clz	r3, r3
 800301a:	b2db      	uxtb	r3, r3
 800301c:	095b      	lsrs	r3, r3, #5
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b01      	cmp	r3, #1
 8003028:	d104      	bne.n	8003034 <HAL_RCC_OscConfig+0x5ec>
 800302a:	4b01      	ldr	r3, [pc, #4]	@ (8003030 <HAL_RCC_OscConfig+0x5e8>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	e015      	b.n	800305c <HAL_RCC_OscConfig+0x614>
 8003030:	40021000 	.word	0x40021000
 8003034:	2302      	movs	r3, #2
 8003036:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800303e:	fa93 f3a3 	rbit	r3, r3
 8003042:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003046:	2302      	movs	r3, #2
 8003048:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800304c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003050:	fa93 f3a3 	rbit	r3, r3
 8003054:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003058:	4bc8      	ldr	r3, [pc, #800]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 800305a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305c:	2202      	movs	r2, #2
 800305e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003062:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003066:	fa92 f2a2 	rbit	r2, r2
 800306a:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800306e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003072:	fab2 f282 	clz	r2, r2
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	f042 0220 	orr.w	r2, r2, #32
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	f002 021f 	and.w	r2, r2, #31
 8003082:	2101      	movs	r1, #1
 8003084:	fa01 f202 	lsl.w	r2, r1, r2
 8003088:	4013      	ands	r3, r2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1ad      	bne.n	8002fea <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800308e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003092:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 8110 	beq.w	80032c4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d079      	beq.n	80031a8 <HAL_RCC_OscConfig+0x760>
 80030b4:	2301      	movs	r3, #1
 80030b6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030be:	fa93 f3a3 	rbit	r3, r3
 80030c2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80030c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ca:	fab3 f383 	clz	r3, r3
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	461a      	mov	r2, r3
 80030d2:	4bab      	ldr	r3, [pc, #684]	@ (8003380 <HAL_RCC_OscConfig+0x938>)
 80030d4:	4413      	add	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	461a      	mov	r2, r3
 80030da:	2301      	movs	r3, #1
 80030dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030de:	f7fe fbff 	bl	80018e0 <HAL_GetTick>
 80030e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030e8:	f7fe fbfa 	bl	80018e0 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d902      	bls.n	80030fe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	f000 bcdb 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
 80030fe:	2302      	movs	r3, #2
 8003100:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003104:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003114:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003118:	2202      	movs	r2, #2
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003120:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	fa93 f2a3 	rbit	r2, r3
 800312a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800313c:	2202      	movs	r2, #2
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	fa93 f2a3 	rbit	r2, r3
 800314e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003152:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003156:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003158:	4b88      	ldr	r3, [pc, #544]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 800315a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800315c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003160:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003164:	2102      	movs	r1, #2
 8003166:	6019      	str	r1, [r3, #0]
 8003168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	fa93 f1a3 	rbit	r1, r3
 8003176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800317a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800317e:	6019      	str	r1, [r3, #0]
  return result;
 8003180:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003184:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	fab3 f383 	clz	r3, r3
 800318e:	b2db      	uxtb	r3, r3
 8003190:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003194:	b2db      	uxtb	r3, r3
 8003196:	f003 031f 	and.w	r3, r3, #31
 800319a:	2101      	movs	r1, #1
 800319c:	fa01 f303 	lsl.w	r3, r1, r3
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0a0      	beq.n	80030e8 <HAL_RCC_OscConfig+0x6a0>
 80031a6:	e08d      	b.n	80032c4 <HAL_RCC_OscConfig+0x87c>
 80031a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80031b0:	2201      	movs	r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	fa93 f2a3 	rbit	r2, r3
 80031c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031ca:	601a      	str	r2, [r3, #0]
  return result;
 80031cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80031d4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031d6:	fab3 f383 	clz	r3, r3
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	461a      	mov	r2, r3
 80031de:	4b68      	ldr	r3, [pc, #416]	@ (8003380 <HAL_RCC_OscConfig+0x938>)
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	461a      	mov	r2, r3
 80031e6:	2300      	movs	r3, #0
 80031e8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ea:	f7fe fb79 	bl	80018e0 <HAL_GetTick>
 80031ee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f2:	e00a      	b.n	800320a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031f4:	f7fe fb74 	bl	80018e0 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b02      	cmp	r3, #2
 8003202:	d902      	bls.n	800320a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	f000 bc55 	b.w	8003ab4 <HAL_RCC_OscConfig+0x106c>
 800320a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003212:	2202      	movs	r2, #2
 8003214:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800321a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	fa93 f2a3 	rbit	r2, r3
 8003224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003228:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003232:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003236:	2202      	movs	r2, #2
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800323e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	fa93 f2a3 	rbit	r2, r3
 8003248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003256:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800325a:	2202      	movs	r2, #2
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003262:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	fa93 f2a3 	rbit	r2, r3
 800326c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003270:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003274:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003276:	4b41      	ldr	r3, [pc, #260]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 8003278:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800327a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003282:	2102      	movs	r1, #2
 8003284:	6019      	str	r1, [r3, #0]
 8003286:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800328a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	fa93 f1a3 	rbit	r1, r3
 8003294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003298:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800329c:	6019      	str	r1, [r3, #0]
  return result;
 800329e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	fab3 f383 	clz	r3, r3
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f003 031f 	and.w	r3, r3, #31
 80032b8:	2101      	movs	r1, #1
 80032ba:	fa01 f303 	lsl.w	r3, r1, r3
 80032be:	4013      	ands	r3, r2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d197      	bne.n	80031f4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	f000 81a1 	beq.w	800361c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032da:	2300      	movs	r3, #0
 80032dc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032e0:	4b26      	ldr	r3, [pc, #152]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 80032e2:	69db      	ldr	r3, [r3, #28]
 80032e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d116      	bne.n	800331a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ec:	4b23      	ldr	r3, [pc, #140]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	4a22      	ldr	r2, [pc, #136]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 80032f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032f6:	61d3      	str	r3, [r2, #28]
 80032f8:	4b20      	ldr	r3, [pc, #128]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003300:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003304:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800330e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003312:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003314:	2301      	movs	r3, #1
 8003316:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800331a:	4b1a      	ldr	r3, [pc, #104]	@ (8003384 <HAL_RCC_OscConfig+0x93c>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003322:	2b00      	cmp	r3, #0
 8003324:	d11a      	bne.n	800335c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003326:	4b17      	ldr	r3, [pc, #92]	@ (8003384 <HAL_RCC_OscConfig+0x93c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a16      	ldr	r2, [pc, #88]	@ (8003384 <HAL_RCC_OscConfig+0x93c>)
 800332c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003330:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003332:	f7fe fad5 	bl	80018e0 <HAL_GetTick>
 8003336:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800333a:	e009      	b.n	8003350 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800333c:	f7fe fad0 	bl	80018e0 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b64      	cmp	r3, #100	@ 0x64
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e3b1      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003350:	4b0c      	ldr	r3, [pc, #48]	@ (8003384 <HAL_RCC_OscConfig+0x93c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0ef      	beq.n	800333c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800335c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003360:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d10d      	bne.n	8003388 <HAL_RCC_OscConfig+0x940>
 800336c:	4b03      	ldr	r3, [pc, #12]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 800336e:	6a1b      	ldr	r3, [r3, #32]
 8003370:	4a02      	ldr	r2, [pc, #8]	@ (800337c <HAL_RCC_OscConfig+0x934>)
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	6213      	str	r3, [r2, #32]
 8003378:	e03c      	b.n	80033f4 <HAL_RCC_OscConfig+0x9ac>
 800337a:	bf00      	nop
 800337c:	40021000 	.word	0x40021000
 8003380:	10908120 	.word	0x10908120
 8003384:	40007000 	.word	0x40007000
 8003388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10c      	bne.n	80033b2 <HAL_RCC_OscConfig+0x96a>
 8003398:	4bc1      	ldr	r3, [pc, #772]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	4ac0      	ldr	r2, [pc, #768]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 800339e:	f023 0301 	bic.w	r3, r3, #1
 80033a2:	6213      	str	r3, [r2, #32]
 80033a4:	4bbe      	ldr	r3, [pc, #760]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	4abd      	ldr	r2, [pc, #756]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033aa:	f023 0304 	bic.w	r3, r3, #4
 80033ae:	6213      	str	r3, [r2, #32]
 80033b0:	e020      	b.n	80033f4 <HAL_RCC_OscConfig+0x9ac>
 80033b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	2b05      	cmp	r3, #5
 80033c0:	d10c      	bne.n	80033dc <HAL_RCC_OscConfig+0x994>
 80033c2:	4bb7      	ldr	r3, [pc, #732]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	4ab6      	ldr	r2, [pc, #728]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033c8:	f043 0304 	orr.w	r3, r3, #4
 80033cc:	6213      	str	r3, [r2, #32]
 80033ce:	4bb4      	ldr	r3, [pc, #720]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	4ab3      	ldr	r2, [pc, #716]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	6213      	str	r3, [r2, #32]
 80033da:	e00b      	b.n	80033f4 <HAL_RCC_OscConfig+0x9ac>
 80033dc:	4bb0      	ldr	r3, [pc, #704]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	4aaf      	ldr	r2, [pc, #700]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033e2:	f023 0301 	bic.w	r3, r3, #1
 80033e6:	6213      	str	r3, [r2, #32]
 80033e8:	4bad      	ldr	r3, [pc, #692]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	4aac      	ldr	r2, [pc, #688]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80033ee:	f023 0304 	bic.w	r3, r3, #4
 80033f2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	2b00      	cmp	r3, #0
 8003402:	f000 8081 	beq.w	8003508 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003406:	f7fe fa6b 	bl	80018e0 <HAL_GetTick>
 800340a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800340e:	e00b      	b.n	8003428 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003410:	f7fe fa66 	bl	80018e0 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003420:	4293      	cmp	r3, r2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e345      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
 8003428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800342c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003430:	2202      	movs	r2, #2
 8003432:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003438:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	fa93 f2a3 	rbit	r2, r3
 8003442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003446:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003450:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003454:	2202      	movs	r2, #2
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800345c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	fa93 f2a3 	rbit	r2, r3
 8003466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800346e:	601a      	str	r2, [r3, #0]
  return result;
 8003470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003474:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003478:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	b2db      	uxtb	r3, r3
 8003484:	f043 0302 	orr.w	r3, r3, #2
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d102      	bne.n	8003494 <HAL_RCC_OscConfig+0xa4c>
 800348e:	4b84      	ldr	r3, [pc, #528]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	e013      	b.n	80034bc <HAL_RCC_OscConfig+0xa74>
 8003494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003498:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800349c:	2202      	movs	r2, #2
 800349e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	fa93 f2a3 	rbit	r2, r3
 80034ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	4b79      	ldr	r3, [pc, #484]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034c0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80034c4:	2102      	movs	r1, #2
 80034c6:	6011      	str	r1, [r2, #0]
 80034c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034cc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	fa92 f1a2 	rbit	r1, r2
 80034d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034da:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034de:	6011      	str	r1, [r2, #0]
  return result;
 80034e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034e4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	fab2 f282 	clz	r2, r2
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	f002 021f 	and.w	r2, r2, #31
 80034fa:	2101      	movs	r1, #1
 80034fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003500:	4013      	ands	r3, r2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d084      	beq.n	8003410 <HAL_RCC_OscConfig+0x9c8>
 8003506:	e07f      	b.n	8003608 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003508:	f7fe f9ea 	bl	80018e0 <HAL_GetTick>
 800350c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003510:	e00b      	b.n	800352a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003512:	f7fe f9e5 	bl	80018e0 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003522:	4293      	cmp	r3, r2
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e2c4      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
 800352a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800352e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003532:	2202      	movs	r2, #2
 8003534:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800353a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	fa93 f2a3 	rbit	r2, r3
 8003544:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003548:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003552:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003556:	2202      	movs	r2, #2
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	fa93 f2a3 	rbit	r2, r3
 8003568:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003570:	601a      	str	r2, [r3, #0]
  return result;
 8003572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003576:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800357a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800357c:	fab3 f383 	clz	r3, r3
 8003580:	b2db      	uxtb	r3, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	b2db      	uxtb	r3, r3
 8003586:	f043 0302 	orr.w	r3, r3, #2
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d102      	bne.n	8003596 <HAL_RCC_OscConfig+0xb4e>
 8003590:	4b43      	ldr	r3, [pc, #268]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	e013      	b.n	80035be <HAL_RCC_OscConfig+0xb76>
 8003596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800359a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800359e:	2202      	movs	r2, #2
 80035a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	fa93 f2a3 	rbit	r2, r3
 80035b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	4b39      	ldr	r3, [pc, #228]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035c2:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80035c6:	2102      	movs	r1, #2
 80035c8:	6011      	str	r1, [r2, #0]
 80035ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035ce:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80035d2:	6812      	ldr	r2, [r2, #0]
 80035d4:	fa92 f1a2 	rbit	r1, r2
 80035d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035dc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035e0:	6011      	str	r1, [r2, #0]
  return result;
 80035e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035e6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80035ea:	6812      	ldr	r2, [r2, #0]
 80035ec:	fab2 f282 	clz	r2, r2
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	f002 021f 	and.w	r2, r2, #31
 80035fc:	2101      	movs	r1, #1
 80035fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d184      	bne.n	8003512 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003608:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800360c:	2b01      	cmp	r3, #1
 800360e:	d105      	bne.n	800361c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003610:	4b23      	ldr	r3, [pc, #140]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	4a22      	ldr	r2, [pc, #136]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 8003616:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800361a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800361c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003620:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 8242 	beq.w	8003ab2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800362e:	4b1c      	ldr	r3, [pc, #112]	@ (80036a0 <HAL_RCC_OscConfig+0xc58>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f003 030c 	and.w	r3, r3, #12
 8003636:	2b08      	cmp	r3, #8
 8003638:	f000 8213 	beq.w	8003a62 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800363c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003640:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	69db      	ldr	r3, [r3, #28]
 8003648:	2b02      	cmp	r3, #2
 800364a:	f040 8162 	bne.w	8003912 <HAL_RCC_OscConfig+0xeca>
 800364e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003652:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003656:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800365a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003660:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	fa93 f2a3 	rbit	r2, r3
 800366a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003672:	601a      	str	r2, [r3, #0]
  return result;
 8003674:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003678:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800367c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800367e:	fab3 f383 	clz	r3, r3
 8003682:	b2db      	uxtb	r3, r3
 8003684:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003688:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	461a      	mov	r2, r3
 8003690:	2300      	movs	r3, #0
 8003692:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7fe f924 	bl	80018e0 <HAL_GetTick>
 8003698:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800369c:	e00c      	b.n	80036b8 <HAL_RCC_OscConfig+0xc70>
 800369e:	bf00      	nop
 80036a0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036a4:	f7fe f91c 	bl	80018e0 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d901      	bls.n	80036b8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e1fd      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
 80036b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036bc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80036c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ca:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	fa93 f2a3 	rbit	r2, r3
 80036d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036d8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036dc:	601a      	str	r2, [r3, #0]
  return result;
 80036de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80036e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036e8:	fab3 f383 	clz	r3, r3
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	f043 0301 	orr.w	r3, r3, #1
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d102      	bne.n	8003702 <HAL_RCC_OscConfig+0xcba>
 80036fc:	4bb0      	ldr	r3, [pc, #704]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	e027      	b.n	8003752 <HAL_RCC_OscConfig+0xd0a>
 8003702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003706:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800370a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800370e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003714:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	fa93 f2a3 	rbit	r2, r3
 800371e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003722:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800372c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003730:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003734:	601a      	str	r2, [r3, #0]
 8003736:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800373a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	fa93 f2a3 	rbit	r2, r3
 8003744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003748:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	4b9c      	ldr	r3, [pc, #624]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 8003750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003752:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003756:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800375a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800375e:	6011      	str	r1, [r2, #0]
 8003760:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003764:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003768:	6812      	ldr	r2, [r2, #0]
 800376a:	fa92 f1a2 	rbit	r1, r2
 800376e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003772:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003776:	6011      	str	r1, [r2, #0]
  return result;
 8003778:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800377c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	fab2 f282 	clz	r2, r2
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	f042 0220 	orr.w	r2, r2, #32
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	f002 021f 	and.w	r2, r2, #31
 8003792:	2101      	movs	r1, #1
 8003794:	fa01 f202 	lsl.w	r2, r1, r2
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d182      	bne.n	80036a4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800379e:	4b88      	ldr	r3, [pc, #544]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80037a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80037b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	430b      	orrs	r3, r1
 80037c0:	497f      	ldr	r1, [pc, #508]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	604b      	str	r3, [r1, #4]
 80037c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ca:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80037ce:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80037d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	fa93 f2a3 	rbit	r2, r3
 80037e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037ea:	601a      	str	r2, [r3, #0]
  return result;
 80037ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037f0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80037f4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f6:	fab3 f383 	clz	r3, r3
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003800:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	461a      	mov	r2, r3
 8003808:	2301      	movs	r3, #1
 800380a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380c:	f7fe f868 	bl	80018e0 <HAL_GetTick>
 8003810:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003814:	e009      	b.n	800382a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003816:	f7fe f863 	bl	80018e0 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e144      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
 800382a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800382e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003832:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003836:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800383c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	fa93 f2a3 	rbit	r2, r3
 8003846:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800384a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800384e:	601a      	str	r2, [r3, #0]
  return result;
 8003850:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003854:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003858:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800385a:	fab3 f383 	clz	r3, r3
 800385e:	b2db      	uxtb	r3, r3
 8003860:	095b      	lsrs	r3, r3, #5
 8003862:	b2db      	uxtb	r3, r3
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b01      	cmp	r3, #1
 800386c:	d102      	bne.n	8003874 <HAL_RCC_OscConfig+0xe2c>
 800386e:	4b54      	ldr	r3, [pc, #336]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	e027      	b.n	80038c4 <HAL_RCC_OscConfig+0xe7c>
 8003874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003878:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800387c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003880:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003886:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	fa93 f2a3 	rbit	r2, r3
 8003890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003894:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800389e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80038a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ac:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	fa93 f2a3 	rbit	r2, r3
 80038b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ba:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	4b3f      	ldr	r3, [pc, #252]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 80038c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038c8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80038cc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80038d0:	6011      	str	r1, [r2, #0]
 80038d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038d6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80038da:	6812      	ldr	r2, [r2, #0]
 80038dc:	fa92 f1a2 	rbit	r1, r2
 80038e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038e4:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038e8:	6011      	str	r1, [r2, #0]
  return result;
 80038ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038ee:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80038f2:	6812      	ldr	r2, [r2, #0]
 80038f4:	fab2 f282 	clz	r2, r2
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	f042 0220 	orr.w	r2, r2, #32
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	f002 021f 	and.w	r2, r2, #31
 8003904:	2101      	movs	r1, #1
 8003906:	fa01 f202 	lsl.w	r2, r1, r2
 800390a:	4013      	ands	r3, r2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d082      	beq.n	8003816 <HAL_RCC_OscConfig+0xdce>
 8003910:	e0cf      	b.n	8003ab2 <HAL_RCC_OscConfig+0x106a>
 8003912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003916:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800391a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800391e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003920:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003924:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	fa93 f2a3 	rbit	r2, r3
 800392e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003932:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003936:	601a      	str	r2, [r3, #0]
  return result;
 8003938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800393c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003940:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003942:	fab3 f383 	clz	r3, r3
 8003946:	b2db      	uxtb	r3, r3
 8003948:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800394c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	461a      	mov	r2, r3
 8003954:	2300      	movs	r3, #0
 8003956:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003958:	f7fd ffc2 	bl	80018e0 <HAL_GetTick>
 800395c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003960:	e009      	b.n	8003976 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003962:	f7fd ffbd 	bl	80018e0 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e09e      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
 8003976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800397e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003982:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003984:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003988:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	fa93 f2a3 	rbit	r2, r3
 8003992:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003996:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800399a:	601a      	str	r2, [r3, #0]
  return result;
 800399c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80039a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039a6:	fab3 f383 	clz	r3, r3
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	095b      	lsrs	r3, r3, #5
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	f043 0301 	orr.w	r3, r3, #1
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d104      	bne.n	80039c4 <HAL_RCC_OscConfig+0xf7c>
 80039ba:	4b01      	ldr	r3, [pc, #4]	@ (80039c0 <HAL_RCC_OscConfig+0xf78>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	e029      	b.n	8003a14 <HAL_RCC_OscConfig+0xfcc>
 80039c0:	40021000 	.word	0x40021000
 80039c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80039cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	fa93 f2a3 	rbit	r2, r3
 80039e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ee:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80039f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	fa93 f2a3 	rbit	r2, r3
 8003a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	4b2b      	ldr	r3, [pc, #172]	@ (8003ac0 <HAL_RCC_OscConfig+0x1078>)
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a18:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a1c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a20:	6011      	str	r1, [r2, #0]
 8003a22:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a26:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	fa92 f1a2 	rbit	r1, r2
 8003a30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a34:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a38:	6011      	str	r1, [r2, #0]
  return result;
 8003a3a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a3e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003a42:	6812      	ldr	r2, [r2, #0]
 8003a44:	fab2 f282 	clz	r2, r2
 8003a48:	b2d2      	uxtb	r2, r2
 8003a4a:	f042 0220 	orr.w	r2, r2, #32
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	f002 021f 	and.w	r2, r2, #31
 8003a54:	2101      	movs	r1, #1
 8003a56:	fa01 f202 	lsl.w	r2, r1, r2
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d180      	bne.n	8003962 <HAL_RCC_OscConfig+0xf1a>
 8003a60:	e027      	b.n	8003ab2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d101      	bne.n	8003a76 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e01e      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a76:	4b12      	ldr	r3, [pc, #72]	@ (8003ac0 <HAL_RCC_OscConfig+0x1078>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a7e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a82:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d10b      	bne.n	8003aae <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003a96:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d001      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b09e      	sub	sp, #120	@ 0x78
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e162      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003adc:	4b90      	ldr	r3, [pc, #576]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d910      	bls.n	8003b0c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aea:	4b8d      	ldr	r3, [pc, #564]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f023 0207 	bic.w	r2, r3, #7
 8003af2:	498b      	ldr	r1, [pc, #556]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003afa:	4b89      	ldr	r3, [pc, #548]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d001      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e14a      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b18:	4b82      	ldr	r3, [pc, #520]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	497f      	ldr	r1, [pc, #508]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 80dc 	beq.w	8003cf0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d13c      	bne.n	8003bba <HAL_RCC_ClockConfig+0xf6>
 8003b40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b44:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b48:	fa93 f3a3 	rbit	r3, r3
 8003b4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b50:	fab3 f383 	clz	r3, r3
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	095b      	lsrs	r3, r3, #5
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	f043 0301 	orr.w	r3, r3, #1
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d102      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xa6>
 8003b64:	4b6f      	ldr	r3, [pc, #444]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	e00f      	b.n	8003b8a <HAL_RCC_ClockConfig+0xc6>
 8003b6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b6e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b72:	fa93 f3a3 	rbit	r3, r3
 8003b76:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b80:	fa93 f3a3 	rbit	r3, r3
 8003b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b86:	4b67      	ldr	r3, [pc, #412]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b8e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b92:	fa92 f2a2 	rbit	r2, r2
 8003b96:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003b98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b9a:	fab2 f282 	clz	r2, r2
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	f042 0220 	orr.w	r2, r2, #32
 8003ba4:	b2d2      	uxtb	r2, r2
 8003ba6:	f002 021f 	and.w	r2, r2, #31
 8003baa:	2101      	movs	r1, #1
 8003bac:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d17b      	bne.n	8003cae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e0f3      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d13c      	bne.n	8003c3c <HAL_RCC_ClockConfig+0x178>
 8003bc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bc6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bca:	fa93 f3a3 	rbit	r3, r3
 8003bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd2:	fab3 f383 	clz	r3, r3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	095b      	lsrs	r3, r3, #5
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	f043 0301 	orr.w	r3, r3, #1
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d102      	bne.n	8003bec <HAL_RCC_ClockConfig+0x128>
 8003be6:	4b4f      	ldr	r3, [pc, #316]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	e00f      	b.n	8003c0c <HAL_RCC_ClockConfig+0x148>
 8003bec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bf4:	fa93 f3a3 	rbit	r3, r3
 8003bf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c02:	fa93 f3a3 	rbit	r3, r3
 8003c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c08:	4b46      	ldr	r3, [pc, #280]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c10:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003c12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c14:	fa92 f2a2 	rbit	r2, r2
 8003c18:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003c1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c1c:	fab2 f282 	clz	r2, r2
 8003c20:	b2d2      	uxtb	r2, r2
 8003c22:	f042 0220 	orr.w	r2, r2, #32
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	f002 021f 	and.w	r2, r2, #31
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c32:	4013      	ands	r3, r2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d13a      	bne.n	8003cae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e0b2      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	fa93 f3a3 	rbit	r3, r3
 8003c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c4a:	fab3 f383 	clz	r3, r3
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d102      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x1a0>
 8003c5e:	4b31      	ldr	r3, [pc, #196]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	e00d      	b.n	8003c80 <HAL_RCC_ClockConfig+0x1bc>
 8003c64:	2302      	movs	r3, #2
 8003c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6a:	fa93 f3a3 	rbit	r3, r3
 8003c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c70:	2302      	movs	r3, #2
 8003c72:	623b      	str	r3, [r7, #32]
 8003c74:	6a3b      	ldr	r3, [r7, #32]
 8003c76:	fa93 f3a3 	rbit	r3, r3
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	4b29      	ldr	r3, [pc, #164]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	2202      	movs	r2, #2
 8003c82:	61ba      	str	r2, [r7, #24]
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	fa92 f2a2 	rbit	r2, r2
 8003c8a:	617a      	str	r2, [r7, #20]
  return result;
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	fab2 f282 	clz	r2, r2
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	f042 0220 	orr.w	r2, r2, #32
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	f002 021f 	and.w	r2, r2, #31
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e079      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cae:	4b1d      	ldr	r3, [pc, #116]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f023 0203 	bic.w	r2, r3, #3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	491a      	ldr	r1, [pc, #104]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cc0:	f7fd fe0e 	bl	80018e0 <HAL_GetTick>
 8003cc4:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	e00a      	b.n	8003cde <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc8:	f7fd fe0a 	bl	80018e0 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e061      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cde:	4b11      	ldr	r3, [pc, #68]	@ (8003d24 <HAL_RCC_ClockConfig+0x260>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 020c 	and.w	r2, r3, #12
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d1eb      	bne.n	8003cc8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d214      	bcs.n	8003d28 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cfe:	4b08      	ldr	r3, [pc, #32]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 0207 	bic.w	r2, r3, #7
 8003d06:	4906      	ldr	r1, [pc, #24]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d0e:	4b04      	ldr	r3, [pc, #16]	@ (8003d20 <HAL_RCC_ClockConfig+0x25c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d005      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e040      	b.n	8003da2 <HAL_RCC_ClockConfig+0x2de>
 8003d20:	40022000 	.word	0x40022000
 8003d24:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d34:	4b1d      	ldr	r3, [pc, #116]	@ (8003dac <HAL_RCC_ClockConfig+0x2e8>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	491a      	ldr	r1, [pc, #104]	@ (8003dac <HAL_RCC_ClockConfig+0x2e8>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d009      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d52:	4b16      	ldr	r3, [pc, #88]	@ (8003dac <HAL_RCC_ClockConfig+0x2e8>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4912      	ldr	r1, [pc, #72]	@ (8003dac <HAL_RCC_ClockConfig+0x2e8>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003d66:	f000 f829 	bl	8003dbc <HAL_RCC_GetSysClockFreq>
 8003d6a:	4601      	mov	r1, r0
 8003d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003dac <HAL_RCC_ClockConfig+0x2e8>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d74:	22f0      	movs	r2, #240	@ 0xf0
 8003d76:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	fa92 f2a2 	rbit	r2, r2
 8003d7e:	60fa      	str	r2, [r7, #12]
  return result;
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	fab2 f282 	clz	r2, r2
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	40d3      	lsrs	r3, r2
 8003d8a:	4a09      	ldr	r2, [pc, #36]	@ (8003db0 <HAL_RCC_ClockConfig+0x2ec>)
 8003d8c:	5cd3      	ldrb	r3, [r2, r3]
 8003d8e:	fa21 f303 	lsr.w	r3, r1, r3
 8003d92:	4a08      	ldr	r2, [pc, #32]	@ (8003db4 <HAL_RCC_ClockConfig+0x2f0>)
 8003d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003d96:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <HAL_RCC_ClockConfig+0x2f4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fd fd5c 	bl	8001858 <HAL_InitTick>
  
  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3778      	adds	r7, #120	@ 0x78
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40021000 	.word	0x40021000
 8003db0:	0800a368 	.word	0x0800a368
 8003db4:	20000000 	.word	0x20000000
 8003db8:	20000004 	.word	0x20000004

08003dbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b087      	sub	sp, #28
 8003dc0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	2300      	movs	r3, #0
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	2300      	movs	r3, #0
 8003dd0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x94>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f003 030c 	and.w	r3, r3, #12
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	d002      	beq.n	8003dec <HAL_RCC_GetSysClockFreq+0x30>
 8003de6:	2b08      	cmp	r3, #8
 8003de8:	d003      	beq.n	8003df2 <HAL_RCC_GetSysClockFreq+0x36>
 8003dea:	e026      	b.n	8003e3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dec:	4b19      	ldr	r3, [pc, #100]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dee:	613b      	str	r3, [r7, #16]
      break;
 8003df0:	e026      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	0c9b      	lsrs	r3, r3, #18
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	4a17      	ldr	r2, [pc, #92]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003dfc:	5cd3      	ldrb	r3, [r2, r3]
 8003dfe:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003e00:	4b13      	ldr	r3, [pc, #76]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e04:	f003 030f 	and.w	r3, r3, #15
 8003e08:	4a14      	ldr	r2, [pc, #80]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e0a:	5cd3      	ldrb	r3, [r2, r3]
 8003e0c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d008      	beq.n	8003e2a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003e18:	4a0e      	ldr	r2, [pc, #56]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	fb02 f303 	mul.w	r3, r2, r3
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	e004      	b.n	8003e34 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e2e:	fb02 f303 	mul.w	r3, r2, r3
 8003e32:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	613b      	str	r3, [r7, #16]
      break;
 8003e38:	e002      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e3a:	4b06      	ldr	r3, [pc, #24]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e3c:	613b      	str	r3, [r7, #16]
      break;
 8003e3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e40:	693b      	ldr	r3, [r7, #16]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	371c      	adds	r7, #28
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	40021000 	.word	0x40021000
 8003e54:	007a1200 	.word	0x007a1200
 8003e58:	0800a380 	.word	0x0800a380
 8003e5c:	0800a390 	.word	0x0800a390
 8003e60:	003d0900 	.word	0x003d0900

08003e64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e68:	4b03      	ldr	r3, [pc, #12]	@ (8003e78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	20000000 	.word	0x20000000

08003e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003e82:	f7ff ffef 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003e86:	4601      	mov	r1, r0
 8003e88:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e90:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003e94:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	fa92 f2a2 	rbit	r2, r2
 8003e9c:	603a      	str	r2, [r7, #0]
  return result;
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	fab2 f282 	clz	r2, r2
 8003ea4:	b2d2      	uxtb	r2, r2
 8003ea6:	40d3      	lsrs	r3, r2
 8003ea8:	4a04      	ldr	r2, [pc, #16]	@ (8003ebc <HAL_RCC_GetPCLK1Freq+0x40>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	0800a378 	.word	0x0800a378

08003ec0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ec6:	f7ff ffcd 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003eca:	4601      	mov	r1, r0
 8003ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8003efc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003ed4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003ed8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	fa92 f2a2 	rbit	r2, r2
 8003ee0:	603a      	str	r2, [r7, #0]
  return result;
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	fab2 f282 	clz	r2, r2
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	40d3      	lsrs	r3, r2
 8003eec:	4a04      	ldr	r2, [pc, #16]	@ (8003f00 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003eee:	5cd3      	ldrb	r3, [r2, r3]
 8003ef0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40021000 	.word	0x40021000
 8003f00:	0800a378 	.word	0x0800a378

08003f04 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b092      	sub	sp, #72	@ 0x48
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003f14:	2300      	movs	r3, #0
 8003f16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 80d4 	beq.w	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f28:	4b4e      	ldr	r3, [pc, #312]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10e      	bne.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f34:	4b4b      	ldr	r3, [pc, #300]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f36:	69db      	ldr	r3, [r3, #28]
 8003f38:	4a4a      	ldr	r2, [pc, #296]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f3e:	61d3      	str	r3, [r2, #28]
 8003f40:	4b48      	ldr	r3, [pc, #288]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f48:	60bb      	str	r3, [r7, #8]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f52:	4b45      	ldr	r3, [pc, #276]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d118      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f5e:	4b42      	ldr	r3, [pc, #264]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a41      	ldr	r2, [pc, #260]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f68:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f6a:	f7fd fcb9 	bl	80018e0 <HAL_GetTick>
 8003f6e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f70:	e008      	b.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f72:	f7fd fcb5 	bl	80018e0 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b64      	cmp	r3, #100	@ 0x64
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e169      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f84:	4b38      	ldr	r3, [pc, #224]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0f0      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f90:	4b34      	ldr	r3, [pc, #208]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 8084 	beq.w	80040aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003faa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d07c      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fbe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc2:	fa93 f3a3 	rbit	r3, r3
 8003fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fca:	fab3 f383 	clz	r3, r3
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4b26      	ldr	r3, [pc, #152]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003fd4:	4413      	add	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	461a      	mov	r2, r3
 8003fda:	2301      	movs	r3, #1
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe6:	fa93 f3a3 	rbit	r3, r3
 8003fea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fee:	fab3 f383 	clz	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ff8:	4413      	add	r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	2300      	movs	r3, #0
 8004000:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004002:	4a18      	ldr	r2, [pc, #96]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004006:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d04b      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004012:	f7fd fc65 	bl	80018e0 <HAL_GetTick>
 8004016:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004018:	e00a      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800401a:	f7fd fc61 	bl	80018e0 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004028:	4293      	cmp	r3, r2
 800402a:	d901      	bls.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e113      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004030:	2302      	movs	r3, #2
 8004032:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	fa93 f3a3 	rbit	r3, r3
 800403a:	627b      	str	r3, [r7, #36]	@ 0x24
 800403c:	2302      	movs	r3, #2
 800403e:	623b      	str	r3, [r7, #32]
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	fa93 f3a3 	rbit	r3, r3
 8004046:	61fb      	str	r3, [r7, #28]
  return result;
 8004048:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800404a:	fab3 f383 	clz	r3, r3
 800404e:	b2db      	uxtb	r3, r3
 8004050:	095b      	lsrs	r3, r3, #5
 8004052:	b2db      	uxtb	r3, r3
 8004054:	f043 0302 	orr.w	r3, r3, #2
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d108      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800405e:	4b01      	ldr	r3, [pc, #4]	@ (8004064 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	e00d      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004064:	40021000 	.word	0x40021000
 8004068:	40007000 	.word	0x40007000
 800406c:	10908100 	.word	0x10908100
 8004070:	2302      	movs	r3, #2
 8004072:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	fa93 f3a3 	rbit	r3, r3
 800407a:	617b      	str	r3, [r7, #20]
 800407c:	4b78      	ldr	r3, [pc, #480]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800407e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004080:	2202      	movs	r2, #2
 8004082:	613a      	str	r2, [r7, #16]
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	fa92 f2a2 	rbit	r2, r2
 800408a:	60fa      	str	r2, [r7, #12]
  return result;
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	fab2 f282 	clz	r2, r2
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	f002 021f 	and.w	r2, r2, #31
 800409e:	2101      	movs	r1, #1
 80040a0:	fa01 f202 	lsl.w	r2, r1, r2
 80040a4:	4013      	ands	r3, r2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0b7      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80040aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	496a      	ldr	r1, [pc, #424]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d105      	bne.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040c4:	4b66      	ldr	r3, [pc, #408]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	4a65      	ldr	r2, [pc, #404]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d008      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040dc:	4b60      	ldr	r3, [pc, #384]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e0:	f023 0203 	bic.w	r2, r3, #3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	495d      	ldr	r1, [pc, #372]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d008      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040fa:	4b59      	ldr	r3, [pc, #356]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	4956      	ldr	r1, [pc, #344]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004108:	4313      	orrs	r3, r2
 800410a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0304 	and.w	r3, r3, #4
 8004114:	2b00      	cmp	r3, #0
 8004116:	d008      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004118:	4b51      	ldr	r3, [pc, #324]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800411a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	494e      	ldr	r1, [pc, #312]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004126:	4313      	orrs	r3, r2
 8004128:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0320 	and.w	r3, r3, #32
 8004132:	2b00      	cmp	r3, #0
 8004134:	d008      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004136:	4b4a      	ldr	r3, [pc, #296]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413a:	f023 0210 	bic.w	r2, r3, #16
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	4947      	ldr	r1, [pc, #284]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004144:	4313      	orrs	r3, r2
 8004146:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d008      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004154:	4b42      	ldr	r3, [pc, #264]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004160:	493f      	ldr	r1, [pc, #252]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004162:	4313      	orrs	r3, r2
 8004164:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800416e:	2b00      	cmp	r3, #0
 8004170:	d008      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004172:	4b3b      	ldr	r3, [pc, #236]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004176:	f023 0220 	bic.w	r2, r3, #32
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	4938      	ldr	r1, [pc, #224]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004180:	4313      	orrs	r3, r2
 8004182:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0308 	and.w	r3, r3, #8
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004190:	4b33      	ldr	r3, [pc, #204]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004194:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	4930      	ldr	r1, [pc, #192]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0310 	and.w	r3, r3, #16
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d008      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	4929      	ldr	r1, [pc, #164]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d008      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041cc:	4b24      	ldr	r3, [pc, #144]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	4921      	ldr	r1, [pc, #132]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d008      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80041ea:	4b1d      	ldr	r3, [pc, #116]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ee:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f6:	491a      	ldr	r1, [pc, #104]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004204:	2b00      	cmp	r3, #0
 8004206:	d008      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004208:	4b15      	ldr	r3, [pc, #84]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004214:	4912      	ldr	r1, [pc, #72]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004216:	4313      	orrs	r3, r2
 8004218:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d008      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004226:	4b0e      	ldr	r3, [pc, #56]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004232:	490b      	ldr	r1, [pc, #44]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004234:	4313      	orrs	r3, r2
 8004236:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d008      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004248:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004250:	4903      	ldr	r1, [pc, #12]	@ (8004260 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004252:	4313      	orrs	r3, r2
 8004254:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3748      	adds	r7, #72	@ 0x48
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40021000 	.word	0x40021000

08004264 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e049      	b.n	800430a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d106      	bne.n	8004290 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7fd f900 	bl	8001490 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2202      	movs	r2, #2
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3304      	adds	r3, #4
 80042a0:	4619      	mov	r1, r3
 80042a2:	4610      	mov	r0, r2
 80042a4:	f000 fa4a 	bl	800473c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d109      	bne.n	8004338 <HAL_TIM_PWM_Start+0x24>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b01      	cmp	r3, #1
 800432e:	bf14      	ite	ne
 8004330:	2301      	movne	r3, #1
 8004332:	2300      	moveq	r3, #0
 8004334:	b2db      	uxtb	r3, r3
 8004336:	e03c      	b.n	80043b2 <HAL_TIM_PWM_Start+0x9e>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2b04      	cmp	r3, #4
 800433c:	d109      	bne.n	8004352 <HAL_TIM_PWM_Start+0x3e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b01      	cmp	r3, #1
 8004348:	bf14      	ite	ne
 800434a:	2301      	movne	r3, #1
 800434c:	2300      	moveq	r3, #0
 800434e:	b2db      	uxtb	r3, r3
 8004350:	e02f      	b.n	80043b2 <HAL_TIM_PWM_Start+0x9e>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	2b08      	cmp	r3, #8
 8004356:	d109      	bne.n	800436c <HAL_TIM_PWM_Start+0x58>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	bf14      	ite	ne
 8004364:	2301      	movne	r3, #1
 8004366:	2300      	moveq	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	e022      	b.n	80043b2 <HAL_TIM_PWM_Start+0x9e>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	2b0c      	cmp	r3, #12
 8004370:	d109      	bne.n	8004386 <HAL_TIM_PWM_Start+0x72>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b01      	cmp	r3, #1
 800437c:	bf14      	ite	ne
 800437e:	2301      	movne	r3, #1
 8004380:	2300      	moveq	r3, #0
 8004382:	b2db      	uxtb	r3, r3
 8004384:	e015      	b.n	80043b2 <HAL_TIM_PWM_Start+0x9e>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b10      	cmp	r3, #16
 800438a:	d109      	bne.n	80043a0 <HAL_TIM_PWM_Start+0x8c>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b01      	cmp	r3, #1
 8004396:	bf14      	ite	ne
 8004398:	2301      	movne	r3, #1
 800439a:	2300      	moveq	r3, #0
 800439c:	b2db      	uxtb	r3, r3
 800439e:	e008      	b.n	80043b2 <HAL_TIM_PWM_Start+0x9e>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	bf14      	ite	ne
 80043ac:	2301      	movne	r3, #1
 80043ae:	2300      	moveq	r3, #0
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e097      	b.n	80044ea <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d104      	bne.n	80043ca <HAL_TIM_PWM_Start+0xb6>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043c8:	e023      	b.n	8004412 <HAL_TIM_PWM_Start+0xfe>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d104      	bne.n	80043da <HAL_TIM_PWM_Start+0xc6>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043d8:	e01b      	b.n	8004412 <HAL_TIM_PWM_Start+0xfe>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d104      	bne.n	80043ea <HAL_TIM_PWM_Start+0xd6>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2202      	movs	r2, #2
 80043e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043e8:	e013      	b.n	8004412 <HAL_TIM_PWM_Start+0xfe>
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2b0c      	cmp	r3, #12
 80043ee:	d104      	bne.n	80043fa <HAL_TIM_PWM_Start+0xe6>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043f8:	e00b      	b.n	8004412 <HAL_TIM_PWM_Start+0xfe>
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b10      	cmp	r3, #16
 80043fe:	d104      	bne.n	800440a <HAL_TIM_PWM_Start+0xf6>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004408:	e003      	b.n	8004412 <HAL_TIM_PWM_Start+0xfe>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2202      	movs	r2, #2
 800440e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2201      	movs	r2, #1
 8004418:	6839      	ldr	r1, [r7, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f000 fd00 	bl	8004e20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a33      	ldr	r2, [pc, #204]	@ (80044f4 <HAL_TIM_PWM_Start+0x1e0>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d013      	beq.n	8004452 <HAL_TIM_PWM_Start+0x13e>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a32      	ldr	r2, [pc, #200]	@ (80044f8 <HAL_TIM_PWM_Start+0x1e4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d00e      	beq.n	8004452 <HAL_TIM_PWM_Start+0x13e>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a30      	ldr	r2, [pc, #192]	@ (80044fc <HAL_TIM_PWM_Start+0x1e8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d009      	beq.n	8004452 <HAL_TIM_PWM_Start+0x13e>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a2f      	ldr	r2, [pc, #188]	@ (8004500 <HAL_TIM_PWM_Start+0x1ec>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d004      	beq.n	8004452 <HAL_TIM_PWM_Start+0x13e>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a2d      	ldr	r2, [pc, #180]	@ (8004504 <HAL_TIM_PWM_Start+0x1f0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d101      	bne.n	8004456 <HAL_TIM_PWM_Start+0x142>
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <HAL_TIM_PWM_Start+0x144>
 8004456:	2300      	movs	r3, #0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d007      	beq.n	800446c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800446a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a20      	ldr	r2, [pc, #128]	@ (80044f4 <HAL_TIM_PWM_Start+0x1e0>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d018      	beq.n	80044a8 <HAL_TIM_PWM_Start+0x194>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800447e:	d013      	beq.n	80044a8 <HAL_TIM_PWM_Start+0x194>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a20      	ldr	r2, [pc, #128]	@ (8004508 <HAL_TIM_PWM_Start+0x1f4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00e      	beq.n	80044a8 <HAL_TIM_PWM_Start+0x194>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a1f      	ldr	r2, [pc, #124]	@ (800450c <HAL_TIM_PWM_Start+0x1f8>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d009      	beq.n	80044a8 <HAL_TIM_PWM_Start+0x194>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a17      	ldr	r2, [pc, #92]	@ (80044f8 <HAL_TIM_PWM_Start+0x1e4>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d004      	beq.n	80044a8 <HAL_TIM_PWM_Start+0x194>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a16      	ldr	r2, [pc, #88]	@ (80044fc <HAL_TIM_PWM_Start+0x1e8>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d115      	bne.n	80044d4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689a      	ldr	r2, [r3, #8]
 80044ae:	4b18      	ldr	r3, [pc, #96]	@ (8004510 <HAL_TIM_PWM_Start+0x1fc>)
 80044b0:	4013      	ands	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b06      	cmp	r3, #6
 80044b8:	d015      	beq.n	80044e6 <HAL_TIM_PWM_Start+0x1d2>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c0:	d011      	beq.n	80044e6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f042 0201 	orr.w	r2, r2, #1
 80044d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d2:	e008      	b.n	80044e6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0201 	orr.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	e000      	b.n	80044e8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	40012c00 	.word	0x40012c00
 80044f8:	40013400 	.word	0x40013400
 80044fc:	40014000 	.word	0x40014000
 8004500:	40014400 	.word	0x40014400
 8004504:	40014800 	.word	0x40014800
 8004508:	40000400 	.word	0x40000400
 800450c:	40000800 	.word	0x40000800
 8004510:	00010007 	.word	0x00010007

08004514 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b086      	sub	sp, #24
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004520:	2300      	movs	r3, #0
 8004522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800452a:	2b01      	cmp	r3, #1
 800452c:	d101      	bne.n	8004532 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800452e:	2302      	movs	r3, #2
 8004530:	e0ff      	b.n	8004732 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2b14      	cmp	r3, #20
 800453e:	f200 80f0 	bhi.w	8004722 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004542:	a201      	add	r2, pc, #4	@ (adr r2, 8004548 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004548:	0800459d 	.word	0x0800459d
 800454c:	08004723 	.word	0x08004723
 8004550:	08004723 	.word	0x08004723
 8004554:	08004723 	.word	0x08004723
 8004558:	080045dd 	.word	0x080045dd
 800455c:	08004723 	.word	0x08004723
 8004560:	08004723 	.word	0x08004723
 8004564:	08004723 	.word	0x08004723
 8004568:	0800461f 	.word	0x0800461f
 800456c:	08004723 	.word	0x08004723
 8004570:	08004723 	.word	0x08004723
 8004574:	08004723 	.word	0x08004723
 8004578:	0800465f 	.word	0x0800465f
 800457c:	08004723 	.word	0x08004723
 8004580:	08004723 	.word	0x08004723
 8004584:	08004723 	.word	0x08004723
 8004588:	080046a1 	.word	0x080046a1
 800458c:	08004723 	.word	0x08004723
 8004590:	08004723 	.word	0x08004723
 8004594:	08004723 	.word	0x08004723
 8004598:	080046e1 	.word	0x080046e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 f966 	bl	8004874 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	699a      	ldr	r2, [r3, #24]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0208 	orr.w	r2, r2, #8
 80045b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699a      	ldr	r2, [r3, #24]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0204 	bic.w	r2, r2, #4
 80045c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6999      	ldr	r1, [r3, #24]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	691a      	ldr	r2, [r3, #16]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	619a      	str	r2, [r3, #24]
      break;
 80045da:	e0a5      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68b9      	ldr	r1, [r7, #8]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 f9d6 	bl	8004994 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699a      	ldr	r2, [r3, #24]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6999      	ldr	r1, [r3, #24]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	021a      	lsls	r2, r3, #8
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	619a      	str	r2, [r3, #24]
      break;
 800461c:	e084      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68b9      	ldr	r1, [r7, #8]
 8004624:	4618      	mov	r0, r3
 8004626:	f000 fa3f 	bl	8004aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	69da      	ldr	r2, [r3, #28]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f042 0208 	orr.w	r2, r2, #8
 8004638:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69da      	ldr	r2, [r3, #28]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0204 	bic.w	r2, r2, #4
 8004648:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	69d9      	ldr	r1, [r3, #28]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	691a      	ldr	r2, [r3, #16]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	61da      	str	r2, [r3, #28]
      break;
 800465c:	e064      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68b9      	ldr	r1, [r7, #8]
 8004664:	4618      	mov	r0, r3
 8004666:	f000 faa7 	bl	8004bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69da      	ldr	r2, [r3, #28]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	69da      	ldr	r2, [r3, #28]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69d9      	ldr	r1, [r3, #28]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	021a      	lsls	r2, r3, #8
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	61da      	str	r2, [r3, #28]
      break;
 800469e:	e043      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 faf0 	bl	8004c8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0208 	orr.w	r2, r2, #8
 80046ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0204 	bic.w	r2, r2, #4
 80046ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80046de:	e023      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68b9      	ldr	r1, [r7, #8]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 fb34 	bl	8004d54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800470a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	021a      	lsls	r2, r3, #8
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004720:	e002      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
      break;
 8004726:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004730:	7dfb      	ldrb	r3, [r7, #23]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3718      	adds	r7, #24
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop

0800473c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a42      	ldr	r2, [pc, #264]	@ (8004858 <TIM_Base_SetConfig+0x11c>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00f      	beq.n	8004774 <TIM_Base_SetConfig+0x38>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800475a:	d00b      	beq.n	8004774 <TIM_Base_SetConfig+0x38>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a3f      	ldr	r2, [pc, #252]	@ (800485c <TIM_Base_SetConfig+0x120>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d007      	beq.n	8004774 <TIM_Base_SetConfig+0x38>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a3e      	ldr	r2, [pc, #248]	@ (8004860 <TIM_Base_SetConfig+0x124>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d003      	beq.n	8004774 <TIM_Base_SetConfig+0x38>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a3d      	ldr	r2, [pc, #244]	@ (8004864 <TIM_Base_SetConfig+0x128>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d108      	bne.n	8004786 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a33      	ldr	r2, [pc, #204]	@ (8004858 <TIM_Base_SetConfig+0x11c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d01b      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004794:	d017      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a30      	ldr	r2, [pc, #192]	@ (800485c <TIM_Base_SetConfig+0x120>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d013      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a2f      	ldr	r2, [pc, #188]	@ (8004860 <TIM_Base_SetConfig+0x124>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d00f      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a2e      	ldr	r2, [pc, #184]	@ (8004864 <TIM_Base_SetConfig+0x128>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d00b      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004868 <TIM_Base_SetConfig+0x12c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d007      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a2c      	ldr	r2, [pc, #176]	@ (800486c <TIM_Base_SetConfig+0x130>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d003      	beq.n	80047c6 <TIM_Base_SetConfig+0x8a>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004870 <TIM_Base_SetConfig+0x134>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d108      	bne.n	80047d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a16      	ldr	r2, [pc, #88]	@ (8004858 <TIM_Base_SetConfig+0x11c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d00f      	beq.n	8004824 <TIM_Base_SetConfig+0xe8>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a17      	ldr	r2, [pc, #92]	@ (8004864 <TIM_Base_SetConfig+0x128>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d00b      	beq.n	8004824 <TIM_Base_SetConfig+0xe8>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a16      	ldr	r2, [pc, #88]	@ (8004868 <TIM_Base_SetConfig+0x12c>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d007      	beq.n	8004824 <TIM_Base_SetConfig+0xe8>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a15      	ldr	r2, [pc, #84]	@ (800486c <TIM_Base_SetConfig+0x130>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d003      	beq.n	8004824 <TIM_Base_SetConfig+0xe8>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a14      	ldr	r2, [pc, #80]	@ (8004870 <TIM_Base_SetConfig+0x134>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d103      	bne.n	800482c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b01      	cmp	r3, #1
 800483c:	d105      	bne.n	800484a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	f023 0201 	bic.w	r2, r3, #1
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	611a      	str	r2, [r3, #16]
  }
}
 800484a:	bf00      	nop
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40012c00 	.word	0x40012c00
 800485c:	40000400 	.word	0x40000400
 8004860:	40000800 	.word	0x40000800
 8004864:	40013400 	.word	0x40013400
 8004868:	40014000 	.word	0x40014000
 800486c:	40014400 	.word	0x40014400
 8004870:	40014800 	.word	0x40014800

08004874 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f023 0201 	bic.w	r2, r3, #1
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0303 	bic.w	r3, r3, #3
 80048ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f023 0302 	bic.w	r3, r3, #2
 80048c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004980 <TIM_OC1_SetConfig+0x10c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d00f      	beq.n	80048f4 <TIM_OC1_SetConfig+0x80>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004984 <TIM_OC1_SetConfig+0x110>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00b      	beq.n	80048f4 <TIM_OC1_SetConfig+0x80>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a2a      	ldr	r2, [pc, #168]	@ (8004988 <TIM_OC1_SetConfig+0x114>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d007      	beq.n	80048f4 <TIM_OC1_SetConfig+0x80>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a29      	ldr	r2, [pc, #164]	@ (800498c <TIM_OC1_SetConfig+0x118>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d003      	beq.n	80048f4 <TIM_OC1_SetConfig+0x80>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a28      	ldr	r2, [pc, #160]	@ (8004990 <TIM_OC1_SetConfig+0x11c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d10c      	bne.n	800490e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f023 0308 	bic.w	r3, r3, #8
 80048fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	f023 0304 	bic.w	r3, r3, #4
 800490c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a1b      	ldr	r2, [pc, #108]	@ (8004980 <TIM_OC1_SetConfig+0x10c>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d00f      	beq.n	8004936 <TIM_OC1_SetConfig+0xc2>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a1a      	ldr	r2, [pc, #104]	@ (8004984 <TIM_OC1_SetConfig+0x110>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_OC1_SetConfig+0xc2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a19      	ldr	r2, [pc, #100]	@ (8004988 <TIM_OC1_SetConfig+0x114>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_OC1_SetConfig+0xc2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a18      	ldr	r2, [pc, #96]	@ (800498c <TIM_OC1_SetConfig+0x118>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_OC1_SetConfig+0xc2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a17      	ldr	r2, [pc, #92]	@ (8004990 <TIM_OC1_SetConfig+0x11c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d111      	bne.n	800495a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800493c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	621a      	str	r2, [r3, #32]
}
 8004974:	bf00      	nop
 8004976:	371c      	adds	r7, #28
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	40012c00 	.word	0x40012c00
 8004984:	40013400 	.word	0x40013400
 8004988:	40014000 	.word	0x40014000
 800498c:	40014400 	.word	0x40014400
 8004990:	40014800 	.word	0x40014800

08004994 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004994:	b480      	push	{r7}
 8004996:	b087      	sub	sp, #28
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f023 0210 	bic.w	r2, r3, #16
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	021b      	lsls	r3, r3, #8
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	4313      	orrs	r3, r2
 80049da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	f023 0320 	bic.w	r3, r3, #32
 80049e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	011b      	lsls	r3, r3, #4
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a28      	ldr	r2, [pc, #160]	@ (8004a94 <TIM_OC2_SetConfig+0x100>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d003      	beq.n	8004a00 <TIM_OC2_SetConfig+0x6c>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a27      	ldr	r2, [pc, #156]	@ (8004a98 <TIM_OC2_SetConfig+0x104>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d10d      	bne.n	8004a1c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004a94 <TIM_OC2_SetConfig+0x100>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d00f      	beq.n	8004a44 <TIM_OC2_SetConfig+0xb0>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a1c      	ldr	r2, [pc, #112]	@ (8004a98 <TIM_OC2_SetConfig+0x104>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d00b      	beq.n	8004a44 <TIM_OC2_SetConfig+0xb0>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8004a9c <TIM_OC2_SetConfig+0x108>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d007      	beq.n	8004a44 <TIM_OC2_SetConfig+0xb0>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a1a      	ldr	r2, [pc, #104]	@ (8004aa0 <TIM_OC2_SetConfig+0x10c>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d003      	beq.n	8004a44 <TIM_OC2_SetConfig+0xb0>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a19      	ldr	r2, [pc, #100]	@ (8004aa4 <TIM_OC2_SetConfig+0x110>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d113      	bne.n	8004a6c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a4a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a52:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	621a      	str	r2, [r3, #32]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	40012c00 	.word	0x40012c00
 8004a98:	40013400 	.word	0x40013400
 8004a9c:	40014000 	.word	0x40014000
 8004aa0:	40014400 	.word	0x40014400
 8004aa4:	40014800 	.word	0x40014800

08004aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 0303 	bic.w	r3, r3, #3
 8004ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004af4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	021b      	lsls	r3, r3, #8
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a27      	ldr	r2, [pc, #156]	@ (8004ba4 <TIM_OC3_SetConfig+0xfc>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d003      	beq.n	8004b12 <TIM_OC3_SetConfig+0x6a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a26      	ldr	r2, [pc, #152]	@ (8004ba8 <TIM_OC3_SetConfig+0x100>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10d      	bne.n	8004b2e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	021b      	lsls	r3, r3, #8
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b2c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a1c      	ldr	r2, [pc, #112]	@ (8004ba4 <TIM_OC3_SetConfig+0xfc>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00f      	beq.n	8004b56 <TIM_OC3_SetConfig+0xae>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba8 <TIM_OC3_SetConfig+0x100>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00b      	beq.n	8004b56 <TIM_OC3_SetConfig+0xae>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a1a      	ldr	r2, [pc, #104]	@ (8004bac <TIM_OC3_SetConfig+0x104>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d007      	beq.n	8004b56 <TIM_OC3_SetConfig+0xae>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a19      	ldr	r2, [pc, #100]	@ (8004bb0 <TIM_OC3_SetConfig+0x108>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d003      	beq.n	8004b56 <TIM_OC3_SetConfig+0xae>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a18      	ldr	r2, [pc, #96]	@ (8004bb4 <TIM_OC3_SetConfig+0x10c>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d113      	bne.n	8004b7e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	011b      	lsls	r3, r3, #4
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	621a      	str	r2, [r3, #32]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	40012c00 	.word	0x40012c00
 8004ba8:	40013400 	.word	0x40013400
 8004bac:	40014000 	.word	0x40014000
 8004bb0:	40014400 	.word	0x40014400
 8004bb4:	40014800 	.word	0x40014800

08004bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b087      	sub	sp, #28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	021b      	lsls	r3, r3, #8
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	031b      	lsls	r3, r3, #12
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a18      	ldr	r2, [pc, #96]	@ (8004c78 <TIM_OC4_SetConfig+0xc0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00f      	beq.n	8004c3c <TIM_OC4_SetConfig+0x84>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a17      	ldr	r2, [pc, #92]	@ (8004c7c <TIM_OC4_SetConfig+0xc4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d00b      	beq.n	8004c3c <TIM_OC4_SetConfig+0x84>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a16      	ldr	r2, [pc, #88]	@ (8004c80 <TIM_OC4_SetConfig+0xc8>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d007      	beq.n	8004c3c <TIM_OC4_SetConfig+0x84>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a15      	ldr	r2, [pc, #84]	@ (8004c84 <TIM_OC4_SetConfig+0xcc>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d003      	beq.n	8004c3c <TIM_OC4_SetConfig+0x84>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a14      	ldr	r2, [pc, #80]	@ (8004c88 <TIM_OC4_SetConfig+0xd0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d109      	bne.n	8004c50 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	019b      	lsls	r3, r3, #6
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	621a      	str	r2, [r3, #32]
}
 8004c6a:	bf00      	nop
 8004c6c:	371c      	adds	r7, #28
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	40012c00 	.word	0x40012c00
 8004c7c:	40013400 	.word	0x40013400
 8004c80:	40014000 	.word	0x40014000
 8004c84:	40014400 	.word	0x40014400
 8004c88:	40014800 	.word	0x40014800

08004c8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a1b      	ldr	r3, [r3, #32]
 8004ca0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004cd0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	041b      	lsls	r3, r3, #16
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a17      	ldr	r2, [pc, #92]	@ (8004d40 <TIM_OC5_SetConfig+0xb4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d00f      	beq.n	8004d06 <TIM_OC5_SetConfig+0x7a>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a16      	ldr	r2, [pc, #88]	@ (8004d44 <TIM_OC5_SetConfig+0xb8>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d00b      	beq.n	8004d06 <TIM_OC5_SetConfig+0x7a>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4a15      	ldr	r2, [pc, #84]	@ (8004d48 <TIM_OC5_SetConfig+0xbc>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d007      	beq.n	8004d06 <TIM_OC5_SetConfig+0x7a>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a14      	ldr	r2, [pc, #80]	@ (8004d4c <TIM_OC5_SetConfig+0xc0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d003      	beq.n	8004d06 <TIM_OC5_SetConfig+0x7a>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a13      	ldr	r2, [pc, #76]	@ (8004d50 <TIM_OC5_SetConfig+0xc4>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d109      	bne.n	8004d1a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	695b      	ldr	r3, [r3, #20]
 8004d12:	021b      	lsls	r3, r3, #8
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	621a      	str	r2, [r3, #32]
}
 8004d34:	bf00      	nop
 8004d36:	371c      	adds	r7, #28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	40012c00 	.word	0x40012c00
 8004d44:	40013400 	.word	0x40013400
 8004d48:	40014000 	.word	0x40014000
 8004d4c:	40014400 	.word	0x40014400
 8004d50:	40014800 	.word	0x40014800

08004d54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b087      	sub	sp, #28
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	051b      	lsls	r3, r3, #20
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a18      	ldr	r2, [pc, #96]	@ (8004e0c <TIM_OC6_SetConfig+0xb8>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00f      	beq.n	8004dd0 <TIM_OC6_SetConfig+0x7c>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a17      	ldr	r2, [pc, #92]	@ (8004e10 <TIM_OC6_SetConfig+0xbc>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d00b      	beq.n	8004dd0 <TIM_OC6_SetConfig+0x7c>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a16      	ldr	r2, [pc, #88]	@ (8004e14 <TIM_OC6_SetConfig+0xc0>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d007      	beq.n	8004dd0 <TIM_OC6_SetConfig+0x7c>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a15      	ldr	r2, [pc, #84]	@ (8004e18 <TIM_OC6_SetConfig+0xc4>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d003      	beq.n	8004dd0 <TIM_OC6_SetConfig+0x7c>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a14      	ldr	r2, [pc, #80]	@ (8004e1c <TIM_OC6_SetConfig+0xc8>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d109      	bne.n	8004de4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004dd6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	029b      	lsls	r3, r3, #10
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	40012c00 	.word	0x40012c00
 8004e10:	40013400 	.word	0x40013400
 8004e14:	40014000 	.word	0x40014000
 8004e18:	40014400 	.word	0x40014400
 8004e1c:	40014800 	.word	0x40014800

08004e20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b087      	sub	sp, #28
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	2201      	movs	r2, #1
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a1a      	ldr	r2, [r3, #32]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	43db      	mvns	r3, r3
 8004e42:	401a      	ands	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a1a      	ldr	r2, [r3, #32]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f003 031f 	and.w	r3, r3, #31
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	fa01 f303 	lsl.w	r3, r1, r3
 8004e58:	431a      	orrs	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	621a      	str	r2, [r3, #32]
}
 8004e5e:	bf00      	nop
 8004e60:	371c      	adds	r7, #28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d101      	bne.n	8004e84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e80:	2302      	movs	r3, #2
 8004e82:	e063      	b.n	8004f4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d004      	beq.n	8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d108      	bne.n	8004eca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004ebe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ed0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a1b      	ldr	r2, [pc, #108]	@ (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d018      	beq.n	8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef6:	d013      	beq.n	8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a18      	ldr	r2, [pc, #96]	@ (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d00e      	beq.n	8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a17      	ldr	r2, [pc, #92]	@ (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d009      	beq.n	8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a12      	ldr	r2, [pc, #72]	@ (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d004      	beq.n	8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a13      	ldr	r2, [pc, #76]	@ (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d10c      	bne.n	8004f3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr
 8004f58:	40012c00 	.word	0x40012c00
 8004f5c:	40013400 	.word	0x40013400
 8004f60:	40000400 	.word	0x40000400
 8004f64:	40000800 	.word	0x40000800
 8004f68:	40014000 	.word	0x40014000

08004f6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e065      	b.n	8005054 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	041b      	lsls	r3, r3, #16
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a16      	ldr	r2, [pc, #88]	@ (8005060 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d004      	beq.n	8005016 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a14      	ldr	r2, [pc, #80]	@ (8005064 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d115      	bne.n	8005042 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005020:	051b      	lsls	r3, r3, #20
 8005022:	4313      	orrs	r3, r2
 8005024:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	69db      	ldr	r3, [r3, #28]
 8005030:	4313      	orrs	r3, r2
 8005032:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	4313      	orrs	r3, r2
 8005040:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3714      	adds	r7, #20
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	40012c00 	.word	0x40012c00
 8005064:	40013400 	.word	0x40013400

08005068 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e040      	b.n	80050fc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fc fa58 	bl	8001540 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2224      	movs	r2, #36	@ 0x24
 8005094:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 0201 	bic.w	r2, r2, #1
 80050a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d002      	beq.n	80050b4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fa86 	bl	80055c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f8af 	bl	8005218 <UART_SetConfig>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d101      	bne.n	80050c4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e01b      	b.n	80050fc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 fb05 	bl	8005704 <UART_CheckIdleState>
 80050fa:	4603      	mov	r3, r0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3708      	adds	r7, #8
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08a      	sub	sp, #40	@ 0x28
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	4613      	mov	r3, r2
 8005112:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005118:	2b20      	cmp	r3, #32
 800511a:	d177      	bne.n	800520c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d002      	beq.n	8005128 <HAL_UART_Transmit+0x24>
 8005122:	88fb      	ldrh	r3, [r7, #6]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e070      	b.n	800520e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2221      	movs	r2, #33	@ 0x21
 8005138:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800513a:	f7fc fbd1 	bl	80018e0 <HAL_GetTick>
 800513e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	88fa      	ldrh	r2, [r7, #6]
 8005144:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	88fa      	ldrh	r2, [r7, #6]
 800514c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005158:	d108      	bne.n	800516c <HAL_UART_Transmit+0x68>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d104      	bne.n	800516c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	61bb      	str	r3, [r7, #24]
 800516a:	e003      	b.n	8005174 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005170:	2300      	movs	r3, #0
 8005172:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005174:	e02f      	b.n	80051d6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	9300      	str	r3, [sp, #0]
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2200      	movs	r2, #0
 800517e:	2180      	movs	r1, #128	@ 0x80
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 fb67 	bl	8005854 <UART_WaitOnFlagUntilTimeout>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d004      	beq.n	8005196 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2220      	movs	r2, #32
 8005190:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e03b      	b.n	800520e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d10b      	bne.n	80051b4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	881a      	ldrh	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051a8:	b292      	uxth	r2, r2
 80051aa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	3302      	adds	r3, #2
 80051b0:	61bb      	str	r3, [r7, #24]
 80051b2:	e007      	b.n	80051c4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	3301      	adds	r3, #1
 80051c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051dc:	b29b      	uxth	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1c9      	bne.n	8005176 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	2200      	movs	r2, #0
 80051ea:	2140      	movs	r1, #64	@ 0x40
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f000 fb31 	bl	8005854 <UART_WaitOnFlagUntilTimeout>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d004      	beq.n	8005202 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2220      	movs	r2, #32
 80051fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e005      	b.n	800520e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2220      	movs	r2, #32
 8005206:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005208:	2300      	movs	r3, #0
 800520a:	e000      	b.n	800520e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
  }
}
 800520e:	4618      	mov	r0, r3
 8005210:	3720      	adds	r7, #32
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
	...

08005218 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b088      	sub	sp, #32
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005220:	2300      	movs	r3, #0
 8005222:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689a      	ldr	r2, [r3, #8]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	431a      	orrs	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	431a      	orrs	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	4313      	orrs	r3, r2
 800523a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005246:	f023 030c 	bic.w	r3, r3, #12
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	6812      	ldr	r2, [r2, #0]
 800524e:	6979      	ldr	r1, [r7, #20]
 8005250:	430b      	orrs	r3, r1
 8005252:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68da      	ldr	r2, [r3, #12]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	430a      	orrs	r2, r1
 8005268:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a1b      	ldr	r3, [r3, #32]
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	4313      	orrs	r3, r2
 8005278:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	430a      	orrs	r2, r1
 800528c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4aa7      	ldr	r2, [pc, #668]	@ (8005530 <UART_SetConfig+0x318>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d120      	bne.n	80052da <UART_SetConfig+0xc2>
 8005298:	4ba6      	ldr	r3, [pc, #664]	@ (8005534 <UART_SetConfig+0x31c>)
 800529a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800529c:	f003 0303 	and.w	r3, r3, #3
 80052a0:	2b03      	cmp	r3, #3
 80052a2:	d817      	bhi.n	80052d4 <UART_SetConfig+0xbc>
 80052a4:	a201      	add	r2, pc, #4	@ (adr r2, 80052ac <UART_SetConfig+0x94>)
 80052a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052aa:	bf00      	nop
 80052ac:	080052bd 	.word	0x080052bd
 80052b0:	080052c9 	.word	0x080052c9
 80052b4:	080052cf 	.word	0x080052cf
 80052b8:	080052c3 	.word	0x080052c3
 80052bc:	2301      	movs	r3, #1
 80052be:	77fb      	strb	r3, [r7, #31]
 80052c0:	e0b5      	b.n	800542e <UART_SetConfig+0x216>
 80052c2:	2302      	movs	r3, #2
 80052c4:	77fb      	strb	r3, [r7, #31]
 80052c6:	e0b2      	b.n	800542e <UART_SetConfig+0x216>
 80052c8:	2304      	movs	r3, #4
 80052ca:	77fb      	strb	r3, [r7, #31]
 80052cc:	e0af      	b.n	800542e <UART_SetConfig+0x216>
 80052ce:	2308      	movs	r3, #8
 80052d0:	77fb      	strb	r3, [r7, #31]
 80052d2:	e0ac      	b.n	800542e <UART_SetConfig+0x216>
 80052d4:	2310      	movs	r3, #16
 80052d6:	77fb      	strb	r3, [r7, #31]
 80052d8:	e0a9      	b.n	800542e <UART_SetConfig+0x216>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a96      	ldr	r2, [pc, #600]	@ (8005538 <UART_SetConfig+0x320>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d124      	bne.n	800532e <UART_SetConfig+0x116>
 80052e4:	4b93      	ldr	r3, [pc, #588]	@ (8005534 <UART_SetConfig+0x31c>)
 80052e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80052ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052f0:	d011      	beq.n	8005316 <UART_SetConfig+0xfe>
 80052f2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052f6:	d817      	bhi.n	8005328 <UART_SetConfig+0x110>
 80052f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052fc:	d011      	beq.n	8005322 <UART_SetConfig+0x10a>
 80052fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005302:	d811      	bhi.n	8005328 <UART_SetConfig+0x110>
 8005304:	2b00      	cmp	r3, #0
 8005306:	d003      	beq.n	8005310 <UART_SetConfig+0xf8>
 8005308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800530c:	d006      	beq.n	800531c <UART_SetConfig+0x104>
 800530e:	e00b      	b.n	8005328 <UART_SetConfig+0x110>
 8005310:	2300      	movs	r3, #0
 8005312:	77fb      	strb	r3, [r7, #31]
 8005314:	e08b      	b.n	800542e <UART_SetConfig+0x216>
 8005316:	2302      	movs	r3, #2
 8005318:	77fb      	strb	r3, [r7, #31]
 800531a:	e088      	b.n	800542e <UART_SetConfig+0x216>
 800531c:	2304      	movs	r3, #4
 800531e:	77fb      	strb	r3, [r7, #31]
 8005320:	e085      	b.n	800542e <UART_SetConfig+0x216>
 8005322:	2308      	movs	r3, #8
 8005324:	77fb      	strb	r3, [r7, #31]
 8005326:	e082      	b.n	800542e <UART_SetConfig+0x216>
 8005328:	2310      	movs	r3, #16
 800532a:	77fb      	strb	r3, [r7, #31]
 800532c:	e07f      	b.n	800542e <UART_SetConfig+0x216>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a82      	ldr	r2, [pc, #520]	@ (800553c <UART_SetConfig+0x324>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d124      	bne.n	8005382 <UART_SetConfig+0x16a>
 8005338:	4b7e      	ldr	r3, [pc, #504]	@ (8005534 <UART_SetConfig+0x31c>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005340:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005344:	d011      	beq.n	800536a <UART_SetConfig+0x152>
 8005346:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800534a:	d817      	bhi.n	800537c <UART_SetConfig+0x164>
 800534c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005350:	d011      	beq.n	8005376 <UART_SetConfig+0x15e>
 8005352:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005356:	d811      	bhi.n	800537c <UART_SetConfig+0x164>
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <UART_SetConfig+0x14c>
 800535c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005360:	d006      	beq.n	8005370 <UART_SetConfig+0x158>
 8005362:	e00b      	b.n	800537c <UART_SetConfig+0x164>
 8005364:	2300      	movs	r3, #0
 8005366:	77fb      	strb	r3, [r7, #31]
 8005368:	e061      	b.n	800542e <UART_SetConfig+0x216>
 800536a:	2302      	movs	r3, #2
 800536c:	77fb      	strb	r3, [r7, #31]
 800536e:	e05e      	b.n	800542e <UART_SetConfig+0x216>
 8005370:	2304      	movs	r3, #4
 8005372:	77fb      	strb	r3, [r7, #31]
 8005374:	e05b      	b.n	800542e <UART_SetConfig+0x216>
 8005376:	2308      	movs	r3, #8
 8005378:	77fb      	strb	r3, [r7, #31]
 800537a:	e058      	b.n	800542e <UART_SetConfig+0x216>
 800537c:	2310      	movs	r3, #16
 800537e:	77fb      	strb	r3, [r7, #31]
 8005380:	e055      	b.n	800542e <UART_SetConfig+0x216>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a6e      	ldr	r2, [pc, #440]	@ (8005540 <UART_SetConfig+0x328>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d124      	bne.n	80053d6 <UART_SetConfig+0x1be>
 800538c:	4b69      	ldr	r3, [pc, #420]	@ (8005534 <UART_SetConfig+0x31c>)
 800538e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005390:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005394:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005398:	d011      	beq.n	80053be <UART_SetConfig+0x1a6>
 800539a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800539e:	d817      	bhi.n	80053d0 <UART_SetConfig+0x1b8>
 80053a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053a4:	d011      	beq.n	80053ca <UART_SetConfig+0x1b2>
 80053a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053aa:	d811      	bhi.n	80053d0 <UART_SetConfig+0x1b8>
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d003      	beq.n	80053b8 <UART_SetConfig+0x1a0>
 80053b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053b4:	d006      	beq.n	80053c4 <UART_SetConfig+0x1ac>
 80053b6:	e00b      	b.n	80053d0 <UART_SetConfig+0x1b8>
 80053b8:	2300      	movs	r3, #0
 80053ba:	77fb      	strb	r3, [r7, #31]
 80053bc:	e037      	b.n	800542e <UART_SetConfig+0x216>
 80053be:	2302      	movs	r3, #2
 80053c0:	77fb      	strb	r3, [r7, #31]
 80053c2:	e034      	b.n	800542e <UART_SetConfig+0x216>
 80053c4:	2304      	movs	r3, #4
 80053c6:	77fb      	strb	r3, [r7, #31]
 80053c8:	e031      	b.n	800542e <UART_SetConfig+0x216>
 80053ca:	2308      	movs	r3, #8
 80053cc:	77fb      	strb	r3, [r7, #31]
 80053ce:	e02e      	b.n	800542e <UART_SetConfig+0x216>
 80053d0:	2310      	movs	r3, #16
 80053d2:	77fb      	strb	r3, [r7, #31]
 80053d4:	e02b      	b.n	800542e <UART_SetConfig+0x216>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a5a      	ldr	r2, [pc, #360]	@ (8005544 <UART_SetConfig+0x32c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d124      	bne.n	800542a <UART_SetConfig+0x212>
 80053e0:	4b54      	ldr	r3, [pc, #336]	@ (8005534 <UART_SetConfig+0x31c>)
 80053e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80053e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80053ec:	d011      	beq.n	8005412 <UART_SetConfig+0x1fa>
 80053ee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80053f2:	d817      	bhi.n	8005424 <UART_SetConfig+0x20c>
 80053f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053f8:	d011      	beq.n	800541e <UART_SetConfig+0x206>
 80053fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053fe:	d811      	bhi.n	8005424 <UART_SetConfig+0x20c>
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <UART_SetConfig+0x1f4>
 8005404:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005408:	d006      	beq.n	8005418 <UART_SetConfig+0x200>
 800540a:	e00b      	b.n	8005424 <UART_SetConfig+0x20c>
 800540c:	2300      	movs	r3, #0
 800540e:	77fb      	strb	r3, [r7, #31]
 8005410:	e00d      	b.n	800542e <UART_SetConfig+0x216>
 8005412:	2302      	movs	r3, #2
 8005414:	77fb      	strb	r3, [r7, #31]
 8005416:	e00a      	b.n	800542e <UART_SetConfig+0x216>
 8005418:	2304      	movs	r3, #4
 800541a:	77fb      	strb	r3, [r7, #31]
 800541c:	e007      	b.n	800542e <UART_SetConfig+0x216>
 800541e:	2308      	movs	r3, #8
 8005420:	77fb      	strb	r3, [r7, #31]
 8005422:	e004      	b.n	800542e <UART_SetConfig+0x216>
 8005424:	2310      	movs	r3, #16
 8005426:	77fb      	strb	r3, [r7, #31]
 8005428:	e001      	b.n	800542e <UART_SetConfig+0x216>
 800542a:	2310      	movs	r3, #16
 800542c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005436:	d15b      	bne.n	80054f0 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8005438:	7ffb      	ldrb	r3, [r7, #31]
 800543a:	2b08      	cmp	r3, #8
 800543c:	d827      	bhi.n	800548e <UART_SetConfig+0x276>
 800543e:	a201      	add	r2, pc, #4	@ (adr r2, 8005444 <UART_SetConfig+0x22c>)
 8005440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005444:	08005469 	.word	0x08005469
 8005448:	08005471 	.word	0x08005471
 800544c:	08005479 	.word	0x08005479
 8005450:	0800548f 	.word	0x0800548f
 8005454:	0800547f 	.word	0x0800547f
 8005458:	0800548f 	.word	0x0800548f
 800545c:	0800548f 	.word	0x0800548f
 8005460:	0800548f 	.word	0x0800548f
 8005464:	08005487 	.word	0x08005487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005468:	f7fe fd08 	bl	8003e7c <HAL_RCC_GetPCLK1Freq>
 800546c:	61b8      	str	r0, [r7, #24]
        break;
 800546e:	e013      	b.n	8005498 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005470:	f7fe fd26 	bl	8003ec0 <HAL_RCC_GetPCLK2Freq>
 8005474:	61b8      	str	r0, [r7, #24]
        break;
 8005476:	e00f      	b.n	8005498 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005478:	4b33      	ldr	r3, [pc, #204]	@ (8005548 <UART_SetConfig+0x330>)
 800547a:	61bb      	str	r3, [r7, #24]
        break;
 800547c:	e00c      	b.n	8005498 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800547e:	f7fe fc9d 	bl	8003dbc <HAL_RCC_GetSysClockFreq>
 8005482:	61b8      	str	r0, [r7, #24]
        break;
 8005484:	e008      	b.n	8005498 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005486:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800548a:	61bb      	str	r3, [r7, #24]
        break;
 800548c:	e004      	b.n	8005498 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800548e:	2300      	movs	r3, #0
 8005490:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	77bb      	strb	r3, [r7, #30]
        break;
 8005496:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 8082 	beq.w	80055a4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	005a      	lsls	r2, r3, #1
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	085b      	lsrs	r3, r3, #1
 80054aa:	441a      	add	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	2b0f      	cmp	r3, #15
 80054ba:	d916      	bls.n	80054ea <UART_SetConfig+0x2d2>
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c2:	d212      	bcs.n	80054ea <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	f023 030f 	bic.w	r3, r3, #15
 80054cc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	085b      	lsrs	r3, r3, #1
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	b29a      	uxth	r2, r3
 80054da:	89fb      	ldrh	r3, [r7, #14]
 80054dc:	4313      	orrs	r3, r2
 80054de:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	89fa      	ldrh	r2, [r7, #14]
 80054e6:	60da      	str	r2, [r3, #12]
 80054e8:	e05c      	b.n	80055a4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	77bb      	strb	r3, [r7, #30]
 80054ee:	e059      	b.n	80055a4 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054f0:	7ffb      	ldrb	r3, [r7, #31]
 80054f2:	2b08      	cmp	r3, #8
 80054f4:	d835      	bhi.n	8005562 <UART_SetConfig+0x34a>
 80054f6:	a201      	add	r2, pc, #4	@ (adr r2, 80054fc <UART_SetConfig+0x2e4>)
 80054f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fc:	08005521 	.word	0x08005521
 8005500:	08005529 	.word	0x08005529
 8005504:	0800554d 	.word	0x0800554d
 8005508:	08005563 	.word	0x08005563
 800550c:	08005553 	.word	0x08005553
 8005510:	08005563 	.word	0x08005563
 8005514:	08005563 	.word	0x08005563
 8005518:	08005563 	.word	0x08005563
 800551c:	0800555b 	.word	0x0800555b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005520:	f7fe fcac 	bl	8003e7c <HAL_RCC_GetPCLK1Freq>
 8005524:	61b8      	str	r0, [r7, #24]
        break;
 8005526:	e021      	b.n	800556c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005528:	f7fe fcca 	bl	8003ec0 <HAL_RCC_GetPCLK2Freq>
 800552c:	61b8      	str	r0, [r7, #24]
        break;
 800552e:	e01d      	b.n	800556c <UART_SetConfig+0x354>
 8005530:	40013800 	.word	0x40013800
 8005534:	40021000 	.word	0x40021000
 8005538:	40004400 	.word	0x40004400
 800553c:	40004800 	.word	0x40004800
 8005540:	40004c00 	.word	0x40004c00
 8005544:	40005000 	.word	0x40005000
 8005548:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800554c:	4b1b      	ldr	r3, [pc, #108]	@ (80055bc <UART_SetConfig+0x3a4>)
 800554e:	61bb      	str	r3, [r7, #24]
        break;
 8005550:	e00c      	b.n	800556c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005552:	f7fe fc33 	bl	8003dbc <HAL_RCC_GetSysClockFreq>
 8005556:	61b8      	str	r0, [r7, #24]
        break;
 8005558:	e008      	b.n	800556c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800555a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800555e:	61bb      	str	r3, [r7, #24]
        break;
 8005560:	e004      	b.n	800556c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	77bb      	strb	r3, [r7, #30]
        break;
 800556a:	bf00      	nop
    }

    if (pclk != 0U)
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d018      	beq.n	80055a4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	085a      	lsrs	r2, r3, #1
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	441a      	add	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	fbb2 f3f3 	udiv	r3, r2, r3
 8005584:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	2b0f      	cmp	r3, #15
 800558a:	d909      	bls.n	80055a0 <UART_SetConfig+0x388>
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005592:	d205      	bcs.n	80055a0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	b29a      	uxth	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60da      	str	r2, [r3, #12]
 800559e:	e001      	b.n	80055a4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3720      	adds	r7, #32
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	007a1200 	.word	0x007a1200

080055c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d00a      	beq.n	80055ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00a      	beq.n	800560c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d00a      	beq.n	800562e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005632:	f003 0304 	and.w	r3, r3, #4
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00a      	beq.n	8005650 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	430a      	orrs	r2, r1
 800564e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005654:	f003 0310 	and.w	r3, r3, #16
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00a      	beq.n	8005672 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	f003 0320 	and.w	r3, r3, #32
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569c:	2b00      	cmp	r3, #0
 800569e:	d01a      	beq.n	80056d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	430a      	orrs	r2, r1
 80056b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056be:	d10a      	bne.n	80056d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	605a      	str	r2, [r3, #4]
  }
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b098      	sub	sp, #96	@ 0x60
 8005708:	af02      	add	r7, sp, #8
 800570a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005714:	f7fc f8e4 	bl	80018e0 <HAL_GetTick>
 8005718:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0308 	and.w	r3, r3, #8
 8005724:	2b08      	cmp	r3, #8
 8005726:	d12e      	bne.n	8005786 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005728:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005730:	2200      	movs	r2, #0
 8005732:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f88c 	bl	8005854 <UART_WaitOnFlagUntilTimeout>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	d021      	beq.n	8005786 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574a:	e853 3f00 	ldrex	r3, [r3]
 800574e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005752:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005756:	653b      	str	r3, [r7, #80]	@ 0x50
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	461a      	mov	r2, r3
 800575e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005760:	647b      	str	r3, [r7, #68]	@ 0x44
 8005762:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005764:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005766:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005768:	e841 2300 	strex	r3, r2, [r1]
 800576c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800576e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1e6      	bne.n	8005742 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2220      	movs	r2, #32
 8005778:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e062      	b.n	800584c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0304 	and.w	r3, r3, #4
 8005790:	2b04      	cmp	r3, #4
 8005792:	d149      	bne.n	8005828 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005794:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005798:	9300      	str	r3, [sp, #0]
 800579a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800579c:	2200      	movs	r2, #0
 800579e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f856 	bl	8005854 <UART_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d03c      	beq.n	8005828 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b6:	e853 3f00 	ldrex	r3, [r3]
 80057ba:	623b      	str	r3, [r7, #32]
   return(result);
 80057bc:	6a3b      	ldr	r3, [r7, #32]
 80057be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	461a      	mov	r2, r3
 80057ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80057ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d4:	e841 2300 	strex	r3, r2, [r1]
 80057d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e6      	bne.n	80057ae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3308      	adds	r3, #8
 80057e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	e853 3f00 	ldrex	r3, [r3]
 80057ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f023 0301 	bic.w	r3, r3, #1
 80057f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	3308      	adds	r3, #8
 80057fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005800:	61fa      	str	r2, [r7, #28]
 8005802:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005804:	69b9      	ldr	r1, [r7, #24]
 8005806:	69fa      	ldr	r2, [r7, #28]
 8005808:	e841 2300 	strex	r3, r2, [r1]
 800580c:	617b      	str	r3, [r7, #20]
   return(result);
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1e5      	bne.n	80057e0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2220      	movs	r2, #32
 8005818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e011      	b.n	800584c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2220      	movs	r2, #32
 800582c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2220      	movs	r2, #32
 8005832:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3758      	adds	r7, #88	@ 0x58
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	603b      	str	r3, [r7, #0]
 8005860:	4613      	mov	r3, r2
 8005862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005864:	e04f      	b.n	8005906 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586c:	d04b      	beq.n	8005906 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800586e:	f7fc f837 	bl	80018e0 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	69ba      	ldr	r2, [r7, #24]
 800587a:	429a      	cmp	r2, r3
 800587c:	d302      	bcc.n	8005884 <UART_WaitOnFlagUntilTimeout+0x30>
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e04e      	b.n	8005926 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0304 	and.w	r3, r3, #4
 8005892:	2b00      	cmp	r3, #0
 8005894:	d037      	beq.n	8005906 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	2b80      	cmp	r3, #128	@ 0x80
 800589a:	d034      	beq.n	8005906 <UART_WaitOnFlagUntilTimeout+0xb2>
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b40      	cmp	r3, #64	@ 0x40
 80058a0:	d031      	beq.n	8005906 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69db      	ldr	r3, [r3, #28]
 80058a8:	f003 0308 	and.w	r3, r3, #8
 80058ac:	2b08      	cmp	r3, #8
 80058ae:	d110      	bne.n	80058d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2208      	movs	r2, #8
 80058b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f000 f838 	bl	800592e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2208      	movs	r2, #8
 80058c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e029      	b.n	8005926 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	69db      	ldr	r3, [r3, #28]
 80058d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e0:	d111      	bne.n	8005906 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 f81e 	bl	800592e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e00f      	b.n	8005926 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4013      	ands	r3, r2
 8005910:	68ba      	ldr	r2, [r7, #8]
 8005912:	429a      	cmp	r2, r3
 8005914:	bf0c      	ite	eq
 8005916:	2301      	moveq	r3, #1
 8005918:	2300      	movne	r3, #0
 800591a:	b2db      	uxtb	r3, r3
 800591c:	461a      	mov	r2, r3
 800591e:	79fb      	ldrb	r3, [r7, #7]
 8005920:	429a      	cmp	r2, r3
 8005922:	d0a0      	beq.n	8005866 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800592e:	b480      	push	{r7}
 8005930:	b095      	sub	sp, #84	@ 0x54
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800593e:	e853 3f00 	ldrex	r3, [r3]
 8005942:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005946:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800594a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	461a      	mov	r2, r3
 8005952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005954:	643b      	str	r3, [r7, #64]	@ 0x40
 8005956:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005958:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800595a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800595c:	e841 2300 	strex	r3, r2, [r1]
 8005960:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1e6      	bne.n	8005936 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3308      	adds	r3, #8
 800596e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	6a3b      	ldr	r3, [r7, #32]
 8005972:	e853 3f00 	ldrex	r3, [r3]
 8005976:	61fb      	str	r3, [r7, #28]
   return(result);
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	f023 0301 	bic.w	r3, r3, #1
 800597e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	3308      	adds	r3, #8
 8005986:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005988:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800598a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800598e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005990:	e841 2300 	strex	r3, r2, [r1]
 8005994:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e5      	bne.n	8005968 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d118      	bne.n	80059d6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f023 0310 	bic.w	r3, r3, #16
 80059b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059c2:	61bb      	str	r3, [r7, #24]
 80059c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6979      	ldr	r1, [r7, #20]
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	613b      	str	r3, [r7, #16]
   return(result);
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e6      	bne.n	80059a4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2220      	movs	r2, #32
 80059da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80059ea:	bf00      	nop
 80059ec:	3754      	adds	r7, #84	@ 0x54
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <__cvt>:
 80059f6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059fa:	ec57 6b10 	vmov	r6, r7, d0
 80059fe:	2f00      	cmp	r7, #0
 8005a00:	460c      	mov	r4, r1
 8005a02:	4619      	mov	r1, r3
 8005a04:	463b      	mov	r3, r7
 8005a06:	bfbb      	ittet	lt
 8005a08:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005a0c:	461f      	movlt	r7, r3
 8005a0e:	2300      	movge	r3, #0
 8005a10:	232d      	movlt	r3, #45	@ 0x2d
 8005a12:	700b      	strb	r3, [r1, #0]
 8005a14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a16:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005a1a:	4691      	mov	r9, r2
 8005a1c:	f023 0820 	bic.w	r8, r3, #32
 8005a20:	bfbc      	itt	lt
 8005a22:	4632      	movlt	r2, r6
 8005a24:	4616      	movlt	r6, r2
 8005a26:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a2a:	d005      	beq.n	8005a38 <__cvt+0x42>
 8005a2c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a30:	d100      	bne.n	8005a34 <__cvt+0x3e>
 8005a32:	3401      	adds	r4, #1
 8005a34:	2102      	movs	r1, #2
 8005a36:	e000      	b.n	8005a3a <__cvt+0x44>
 8005a38:	2103      	movs	r1, #3
 8005a3a:	ab03      	add	r3, sp, #12
 8005a3c:	9301      	str	r3, [sp, #4]
 8005a3e:	ab02      	add	r3, sp, #8
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	ec47 6b10 	vmov	d0, r6, r7
 8005a46:	4653      	mov	r3, sl
 8005a48:	4622      	mov	r2, r4
 8005a4a:	f001 f875 	bl	8006b38 <_dtoa_r>
 8005a4e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a52:	4605      	mov	r5, r0
 8005a54:	d119      	bne.n	8005a8a <__cvt+0x94>
 8005a56:	f019 0f01 	tst.w	r9, #1
 8005a5a:	d00e      	beq.n	8005a7a <__cvt+0x84>
 8005a5c:	eb00 0904 	add.w	r9, r0, r4
 8005a60:	2200      	movs	r2, #0
 8005a62:	2300      	movs	r3, #0
 8005a64:	4630      	mov	r0, r6
 8005a66:	4639      	mov	r1, r7
 8005a68:	f7fb f82e 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a6c:	b108      	cbz	r0, 8005a72 <__cvt+0x7c>
 8005a6e:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a72:	2230      	movs	r2, #48	@ 0x30
 8005a74:	9b03      	ldr	r3, [sp, #12]
 8005a76:	454b      	cmp	r3, r9
 8005a78:	d31e      	bcc.n	8005ab8 <__cvt+0xc2>
 8005a7a:	9b03      	ldr	r3, [sp, #12]
 8005a7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a7e:	1b5b      	subs	r3, r3, r5
 8005a80:	4628      	mov	r0, r5
 8005a82:	6013      	str	r3, [r2, #0]
 8005a84:	b004      	add	sp, #16
 8005a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a8a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a8e:	eb00 0904 	add.w	r9, r0, r4
 8005a92:	d1e5      	bne.n	8005a60 <__cvt+0x6a>
 8005a94:	7803      	ldrb	r3, [r0, #0]
 8005a96:	2b30      	cmp	r3, #48	@ 0x30
 8005a98:	d10a      	bne.n	8005ab0 <__cvt+0xba>
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4630      	mov	r0, r6
 8005aa0:	4639      	mov	r1, r7
 8005aa2:	f7fb f811 	bl	8000ac8 <__aeabi_dcmpeq>
 8005aa6:	b918      	cbnz	r0, 8005ab0 <__cvt+0xba>
 8005aa8:	f1c4 0401 	rsb	r4, r4, #1
 8005aac:	f8ca 4000 	str.w	r4, [sl]
 8005ab0:	f8da 3000 	ldr.w	r3, [sl]
 8005ab4:	4499      	add	r9, r3
 8005ab6:	e7d3      	b.n	8005a60 <__cvt+0x6a>
 8005ab8:	1c59      	adds	r1, r3, #1
 8005aba:	9103      	str	r1, [sp, #12]
 8005abc:	701a      	strb	r2, [r3, #0]
 8005abe:	e7d9      	b.n	8005a74 <__cvt+0x7e>

08005ac0 <__exponent>:
 8005ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ac2:	2900      	cmp	r1, #0
 8005ac4:	bfba      	itte	lt
 8005ac6:	4249      	neglt	r1, r1
 8005ac8:	232d      	movlt	r3, #45	@ 0x2d
 8005aca:	232b      	movge	r3, #43	@ 0x2b
 8005acc:	2909      	cmp	r1, #9
 8005ace:	7002      	strb	r2, [r0, #0]
 8005ad0:	7043      	strb	r3, [r0, #1]
 8005ad2:	dd29      	ble.n	8005b28 <__exponent+0x68>
 8005ad4:	f10d 0307 	add.w	r3, sp, #7
 8005ad8:	461d      	mov	r5, r3
 8005ada:	270a      	movs	r7, #10
 8005adc:	461a      	mov	r2, r3
 8005ade:	fbb1 f6f7 	udiv	r6, r1, r7
 8005ae2:	fb07 1416 	mls	r4, r7, r6, r1
 8005ae6:	3430      	adds	r4, #48	@ 0x30
 8005ae8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005aec:	460c      	mov	r4, r1
 8005aee:	2c63      	cmp	r4, #99	@ 0x63
 8005af0:	f103 33ff 	add.w	r3, r3, #4294967295
 8005af4:	4631      	mov	r1, r6
 8005af6:	dcf1      	bgt.n	8005adc <__exponent+0x1c>
 8005af8:	3130      	adds	r1, #48	@ 0x30
 8005afa:	1e94      	subs	r4, r2, #2
 8005afc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b00:	1c41      	adds	r1, r0, #1
 8005b02:	4623      	mov	r3, r4
 8005b04:	42ab      	cmp	r3, r5
 8005b06:	d30a      	bcc.n	8005b1e <__exponent+0x5e>
 8005b08:	f10d 0309 	add.w	r3, sp, #9
 8005b0c:	1a9b      	subs	r3, r3, r2
 8005b0e:	42ac      	cmp	r4, r5
 8005b10:	bf88      	it	hi
 8005b12:	2300      	movhi	r3, #0
 8005b14:	3302      	adds	r3, #2
 8005b16:	4403      	add	r3, r0
 8005b18:	1a18      	subs	r0, r3, r0
 8005b1a:	b003      	add	sp, #12
 8005b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b22:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005b26:	e7ed      	b.n	8005b04 <__exponent+0x44>
 8005b28:	2330      	movs	r3, #48	@ 0x30
 8005b2a:	3130      	adds	r1, #48	@ 0x30
 8005b2c:	7083      	strb	r3, [r0, #2]
 8005b2e:	70c1      	strb	r1, [r0, #3]
 8005b30:	1d03      	adds	r3, r0, #4
 8005b32:	e7f1      	b.n	8005b18 <__exponent+0x58>

08005b34 <_printf_float>:
 8005b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b38:	b08d      	sub	sp, #52	@ 0x34
 8005b3a:	460c      	mov	r4, r1
 8005b3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b40:	4616      	mov	r6, r2
 8005b42:	461f      	mov	r7, r3
 8005b44:	4605      	mov	r5, r0
 8005b46:	f000 feef 	bl	8006928 <_localeconv_r>
 8005b4a:	6803      	ldr	r3, [r0, #0]
 8005b4c:	9304      	str	r3, [sp, #16]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7fa fb8e 	bl	8000270 <strlen>
 8005b54:	2300      	movs	r3, #0
 8005b56:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b58:	f8d8 3000 	ldr.w	r3, [r8]
 8005b5c:	9005      	str	r0, [sp, #20]
 8005b5e:	3307      	adds	r3, #7
 8005b60:	f023 0307 	bic.w	r3, r3, #7
 8005b64:	f103 0208 	add.w	r2, r3, #8
 8005b68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b6c:	f8d4 b000 	ldr.w	fp, [r4]
 8005b70:	f8c8 2000 	str.w	r2, [r8]
 8005b74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b7c:	9307      	str	r3, [sp, #28]
 8005b7e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b8a:	4b9c      	ldr	r3, [pc, #624]	@ (8005dfc <_printf_float+0x2c8>)
 8005b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b90:	f7fa ffcc 	bl	8000b2c <__aeabi_dcmpun>
 8005b94:	bb70      	cbnz	r0, 8005bf4 <_printf_float+0xc0>
 8005b96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b9a:	4b98      	ldr	r3, [pc, #608]	@ (8005dfc <_printf_float+0x2c8>)
 8005b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba0:	f7fa ffa6 	bl	8000af0 <__aeabi_dcmple>
 8005ba4:	bb30      	cbnz	r0, 8005bf4 <_printf_float+0xc0>
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4640      	mov	r0, r8
 8005bac:	4649      	mov	r1, r9
 8005bae:	f7fa ff95 	bl	8000adc <__aeabi_dcmplt>
 8005bb2:	b110      	cbz	r0, 8005bba <_printf_float+0x86>
 8005bb4:	232d      	movs	r3, #45	@ 0x2d
 8005bb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bba:	4a91      	ldr	r2, [pc, #580]	@ (8005e00 <_printf_float+0x2cc>)
 8005bbc:	4b91      	ldr	r3, [pc, #580]	@ (8005e04 <_printf_float+0x2d0>)
 8005bbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005bc2:	bf94      	ite	ls
 8005bc4:	4690      	movls	r8, r2
 8005bc6:	4698      	movhi	r8, r3
 8005bc8:	2303      	movs	r3, #3
 8005bca:	6123      	str	r3, [r4, #16]
 8005bcc:	f02b 0304 	bic.w	r3, fp, #4
 8005bd0:	6023      	str	r3, [r4, #0]
 8005bd2:	f04f 0900 	mov.w	r9, #0
 8005bd6:	9700      	str	r7, [sp, #0]
 8005bd8:	4633      	mov	r3, r6
 8005bda:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005bdc:	4621      	mov	r1, r4
 8005bde:	4628      	mov	r0, r5
 8005be0:	f000 f9d2 	bl	8005f88 <_printf_common>
 8005be4:	3001      	adds	r0, #1
 8005be6:	f040 808d 	bne.w	8005d04 <_printf_float+0x1d0>
 8005bea:	f04f 30ff 	mov.w	r0, #4294967295
 8005bee:	b00d      	add	sp, #52	@ 0x34
 8005bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf4:	4642      	mov	r2, r8
 8005bf6:	464b      	mov	r3, r9
 8005bf8:	4640      	mov	r0, r8
 8005bfa:	4649      	mov	r1, r9
 8005bfc:	f7fa ff96 	bl	8000b2c <__aeabi_dcmpun>
 8005c00:	b140      	cbz	r0, 8005c14 <_printf_float+0xe0>
 8005c02:	464b      	mov	r3, r9
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	bfbc      	itt	lt
 8005c08:	232d      	movlt	r3, #45	@ 0x2d
 8005c0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005c0e:	4a7e      	ldr	r2, [pc, #504]	@ (8005e08 <_printf_float+0x2d4>)
 8005c10:	4b7e      	ldr	r3, [pc, #504]	@ (8005e0c <_printf_float+0x2d8>)
 8005c12:	e7d4      	b.n	8005bbe <_printf_float+0x8a>
 8005c14:	6863      	ldr	r3, [r4, #4]
 8005c16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005c1a:	9206      	str	r2, [sp, #24]
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	d13b      	bne.n	8005c98 <_printf_float+0x164>
 8005c20:	2306      	movs	r3, #6
 8005c22:	6063      	str	r3, [r4, #4]
 8005c24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005c28:	2300      	movs	r3, #0
 8005c2a:	6022      	str	r2, [r4, #0]
 8005c2c:	9303      	str	r3, [sp, #12]
 8005c2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c30:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005c34:	ab09      	add	r3, sp, #36	@ 0x24
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	6861      	ldr	r1, [r4, #4]
 8005c3a:	ec49 8b10 	vmov	d0, r8, r9
 8005c3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c42:	4628      	mov	r0, r5
 8005c44:	f7ff fed7 	bl	80059f6 <__cvt>
 8005c48:	9b06      	ldr	r3, [sp, #24]
 8005c4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c4c:	2b47      	cmp	r3, #71	@ 0x47
 8005c4e:	4680      	mov	r8, r0
 8005c50:	d129      	bne.n	8005ca6 <_printf_float+0x172>
 8005c52:	1cc8      	adds	r0, r1, #3
 8005c54:	db02      	blt.n	8005c5c <_printf_float+0x128>
 8005c56:	6863      	ldr	r3, [r4, #4]
 8005c58:	4299      	cmp	r1, r3
 8005c5a:	dd41      	ble.n	8005ce0 <_printf_float+0x1ac>
 8005c5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c60:	fa5f fa8a 	uxtb.w	sl, sl
 8005c64:	3901      	subs	r1, #1
 8005c66:	4652      	mov	r2, sl
 8005c68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c6c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c6e:	f7ff ff27 	bl	8005ac0 <__exponent>
 8005c72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c74:	1813      	adds	r3, r2, r0
 8005c76:	2a01      	cmp	r2, #1
 8005c78:	4681      	mov	r9, r0
 8005c7a:	6123      	str	r3, [r4, #16]
 8005c7c:	dc02      	bgt.n	8005c84 <_printf_float+0x150>
 8005c7e:	6822      	ldr	r2, [r4, #0]
 8005c80:	07d2      	lsls	r2, r2, #31
 8005c82:	d501      	bpl.n	8005c88 <_printf_float+0x154>
 8005c84:	3301      	adds	r3, #1
 8005c86:	6123      	str	r3, [r4, #16]
 8005c88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d0a2      	beq.n	8005bd6 <_printf_float+0xa2>
 8005c90:	232d      	movs	r3, #45	@ 0x2d
 8005c92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c96:	e79e      	b.n	8005bd6 <_printf_float+0xa2>
 8005c98:	9a06      	ldr	r2, [sp, #24]
 8005c9a:	2a47      	cmp	r2, #71	@ 0x47
 8005c9c:	d1c2      	bne.n	8005c24 <_printf_float+0xf0>
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1c0      	bne.n	8005c24 <_printf_float+0xf0>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e7bd      	b.n	8005c22 <_printf_float+0xee>
 8005ca6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005caa:	d9db      	bls.n	8005c64 <_printf_float+0x130>
 8005cac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005cb0:	d118      	bne.n	8005ce4 <_printf_float+0x1b0>
 8005cb2:	2900      	cmp	r1, #0
 8005cb4:	6863      	ldr	r3, [r4, #4]
 8005cb6:	dd0b      	ble.n	8005cd0 <_printf_float+0x19c>
 8005cb8:	6121      	str	r1, [r4, #16]
 8005cba:	b913      	cbnz	r3, 8005cc2 <_printf_float+0x18e>
 8005cbc:	6822      	ldr	r2, [r4, #0]
 8005cbe:	07d0      	lsls	r0, r2, #31
 8005cc0:	d502      	bpl.n	8005cc8 <_printf_float+0x194>
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	440b      	add	r3, r1
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005cca:	f04f 0900 	mov.w	r9, #0
 8005cce:	e7db      	b.n	8005c88 <_printf_float+0x154>
 8005cd0:	b913      	cbnz	r3, 8005cd8 <_printf_float+0x1a4>
 8005cd2:	6822      	ldr	r2, [r4, #0]
 8005cd4:	07d2      	lsls	r2, r2, #31
 8005cd6:	d501      	bpl.n	8005cdc <_printf_float+0x1a8>
 8005cd8:	3302      	adds	r3, #2
 8005cda:	e7f4      	b.n	8005cc6 <_printf_float+0x192>
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e7f2      	b.n	8005cc6 <_printf_float+0x192>
 8005ce0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005ce4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ce6:	4299      	cmp	r1, r3
 8005ce8:	db05      	blt.n	8005cf6 <_printf_float+0x1c2>
 8005cea:	6823      	ldr	r3, [r4, #0]
 8005cec:	6121      	str	r1, [r4, #16]
 8005cee:	07d8      	lsls	r0, r3, #31
 8005cf0:	d5ea      	bpl.n	8005cc8 <_printf_float+0x194>
 8005cf2:	1c4b      	adds	r3, r1, #1
 8005cf4:	e7e7      	b.n	8005cc6 <_printf_float+0x192>
 8005cf6:	2900      	cmp	r1, #0
 8005cf8:	bfd4      	ite	le
 8005cfa:	f1c1 0202 	rsble	r2, r1, #2
 8005cfe:	2201      	movgt	r2, #1
 8005d00:	4413      	add	r3, r2
 8005d02:	e7e0      	b.n	8005cc6 <_printf_float+0x192>
 8005d04:	6823      	ldr	r3, [r4, #0]
 8005d06:	055a      	lsls	r2, r3, #21
 8005d08:	d407      	bmi.n	8005d1a <_printf_float+0x1e6>
 8005d0a:	6923      	ldr	r3, [r4, #16]
 8005d0c:	4642      	mov	r2, r8
 8005d0e:	4631      	mov	r1, r6
 8005d10:	4628      	mov	r0, r5
 8005d12:	47b8      	blx	r7
 8005d14:	3001      	adds	r0, #1
 8005d16:	d12b      	bne.n	8005d70 <_printf_float+0x23c>
 8005d18:	e767      	b.n	8005bea <_printf_float+0xb6>
 8005d1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d1e:	f240 80dd 	bls.w	8005edc <_printf_float+0x3a8>
 8005d22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d26:	2200      	movs	r2, #0
 8005d28:	2300      	movs	r3, #0
 8005d2a:	f7fa fecd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d2e:	2800      	cmp	r0, #0
 8005d30:	d033      	beq.n	8005d9a <_printf_float+0x266>
 8005d32:	4a37      	ldr	r2, [pc, #220]	@ (8005e10 <_printf_float+0x2dc>)
 8005d34:	2301      	movs	r3, #1
 8005d36:	4631      	mov	r1, r6
 8005d38:	4628      	mov	r0, r5
 8005d3a:	47b8      	blx	r7
 8005d3c:	3001      	adds	r0, #1
 8005d3e:	f43f af54 	beq.w	8005bea <_printf_float+0xb6>
 8005d42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d46:	4543      	cmp	r3, r8
 8005d48:	db02      	blt.n	8005d50 <_printf_float+0x21c>
 8005d4a:	6823      	ldr	r3, [r4, #0]
 8005d4c:	07d8      	lsls	r0, r3, #31
 8005d4e:	d50f      	bpl.n	8005d70 <_printf_float+0x23c>
 8005d50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d54:	4631      	mov	r1, r6
 8005d56:	4628      	mov	r0, r5
 8005d58:	47b8      	blx	r7
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	f43f af45 	beq.w	8005bea <_printf_float+0xb6>
 8005d60:	f04f 0900 	mov.w	r9, #0
 8005d64:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d68:	f104 0a1a 	add.w	sl, r4, #26
 8005d6c:	45c8      	cmp	r8, r9
 8005d6e:	dc09      	bgt.n	8005d84 <_printf_float+0x250>
 8005d70:	6823      	ldr	r3, [r4, #0]
 8005d72:	079b      	lsls	r3, r3, #30
 8005d74:	f100 8103 	bmi.w	8005f7e <_printf_float+0x44a>
 8005d78:	68e0      	ldr	r0, [r4, #12]
 8005d7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d7c:	4298      	cmp	r0, r3
 8005d7e:	bfb8      	it	lt
 8005d80:	4618      	movlt	r0, r3
 8005d82:	e734      	b.n	8005bee <_printf_float+0xba>
 8005d84:	2301      	movs	r3, #1
 8005d86:	4652      	mov	r2, sl
 8005d88:	4631      	mov	r1, r6
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	47b8      	blx	r7
 8005d8e:	3001      	adds	r0, #1
 8005d90:	f43f af2b 	beq.w	8005bea <_printf_float+0xb6>
 8005d94:	f109 0901 	add.w	r9, r9, #1
 8005d98:	e7e8      	b.n	8005d6c <_printf_float+0x238>
 8005d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	dc39      	bgt.n	8005e14 <_printf_float+0x2e0>
 8005da0:	4a1b      	ldr	r2, [pc, #108]	@ (8005e10 <_printf_float+0x2dc>)
 8005da2:	2301      	movs	r3, #1
 8005da4:	4631      	mov	r1, r6
 8005da6:	4628      	mov	r0, r5
 8005da8:	47b8      	blx	r7
 8005daa:	3001      	adds	r0, #1
 8005dac:	f43f af1d 	beq.w	8005bea <_printf_float+0xb6>
 8005db0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005db4:	ea59 0303 	orrs.w	r3, r9, r3
 8005db8:	d102      	bne.n	8005dc0 <_printf_float+0x28c>
 8005dba:	6823      	ldr	r3, [r4, #0]
 8005dbc:	07d9      	lsls	r1, r3, #31
 8005dbe:	d5d7      	bpl.n	8005d70 <_printf_float+0x23c>
 8005dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dc4:	4631      	mov	r1, r6
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	47b8      	blx	r7
 8005dca:	3001      	adds	r0, #1
 8005dcc:	f43f af0d 	beq.w	8005bea <_printf_float+0xb6>
 8005dd0:	f04f 0a00 	mov.w	sl, #0
 8005dd4:	f104 0b1a 	add.w	fp, r4, #26
 8005dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dda:	425b      	negs	r3, r3
 8005ddc:	4553      	cmp	r3, sl
 8005dde:	dc01      	bgt.n	8005de4 <_printf_float+0x2b0>
 8005de0:	464b      	mov	r3, r9
 8005de2:	e793      	b.n	8005d0c <_printf_float+0x1d8>
 8005de4:	2301      	movs	r3, #1
 8005de6:	465a      	mov	r2, fp
 8005de8:	4631      	mov	r1, r6
 8005dea:	4628      	mov	r0, r5
 8005dec:	47b8      	blx	r7
 8005dee:	3001      	adds	r0, #1
 8005df0:	f43f aefb 	beq.w	8005bea <_printf_float+0xb6>
 8005df4:	f10a 0a01 	add.w	sl, sl, #1
 8005df8:	e7ee      	b.n	8005dd8 <_printf_float+0x2a4>
 8005dfa:	bf00      	nop
 8005dfc:	7fefffff 	.word	0x7fefffff
 8005e00:	0800a3a0 	.word	0x0800a3a0
 8005e04:	0800a3a4 	.word	0x0800a3a4
 8005e08:	0800a3a8 	.word	0x0800a3a8
 8005e0c:	0800a3ac 	.word	0x0800a3ac
 8005e10:	0800a3b0 	.word	0x0800a3b0
 8005e14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e1a:	4553      	cmp	r3, sl
 8005e1c:	bfa8      	it	ge
 8005e1e:	4653      	movge	r3, sl
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	4699      	mov	r9, r3
 8005e24:	dc36      	bgt.n	8005e94 <_printf_float+0x360>
 8005e26:	f04f 0b00 	mov.w	fp, #0
 8005e2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e2e:	f104 021a 	add.w	r2, r4, #26
 8005e32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e34:	9306      	str	r3, [sp, #24]
 8005e36:	eba3 0309 	sub.w	r3, r3, r9
 8005e3a:	455b      	cmp	r3, fp
 8005e3c:	dc31      	bgt.n	8005ea2 <_printf_float+0x36e>
 8005e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e40:	459a      	cmp	sl, r3
 8005e42:	dc3a      	bgt.n	8005eba <_printf_float+0x386>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	07da      	lsls	r2, r3, #31
 8005e48:	d437      	bmi.n	8005eba <_printf_float+0x386>
 8005e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e4c:	ebaa 0903 	sub.w	r9, sl, r3
 8005e50:	9b06      	ldr	r3, [sp, #24]
 8005e52:	ebaa 0303 	sub.w	r3, sl, r3
 8005e56:	4599      	cmp	r9, r3
 8005e58:	bfa8      	it	ge
 8005e5a:	4699      	movge	r9, r3
 8005e5c:	f1b9 0f00 	cmp.w	r9, #0
 8005e60:	dc33      	bgt.n	8005eca <_printf_float+0x396>
 8005e62:	f04f 0800 	mov.w	r8, #0
 8005e66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e6a:	f104 0b1a 	add.w	fp, r4, #26
 8005e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e70:	ebaa 0303 	sub.w	r3, sl, r3
 8005e74:	eba3 0309 	sub.w	r3, r3, r9
 8005e78:	4543      	cmp	r3, r8
 8005e7a:	f77f af79 	ble.w	8005d70 <_printf_float+0x23c>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	465a      	mov	r2, fp
 8005e82:	4631      	mov	r1, r6
 8005e84:	4628      	mov	r0, r5
 8005e86:	47b8      	blx	r7
 8005e88:	3001      	adds	r0, #1
 8005e8a:	f43f aeae 	beq.w	8005bea <_printf_float+0xb6>
 8005e8e:	f108 0801 	add.w	r8, r8, #1
 8005e92:	e7ec      	b.n	8005e6e <_printf_float+0x33a>
 8005e94:	4642      	mov	r2, r8
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d1c2      	bne.n	8005e26 <_printf_float+0x2f2>
 8005ea0:	e6a3      	b.n	8005bea <_printf_float+0xb6>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4631      	mov	r1, r6
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	9206      	str	r2, [sp, #24]
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	f43f ae9c 	beq.w	8005bea <_printf_float+0xb6>
 8005eb2:	9a06      	ldr	r2, [sp, #24]
 8005eb4:	f10b 0b01 	add.w	fp, fp, #1
 8005eb8:	e7bb      	b.n	8005e32 <_printf_float+0x2fe>
 8005eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	47b8      	blx	r7
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	d1c0      	bne.n	8005e4a <_printf_float+0x316>
 8005ec8:	e68f      	b.n	8005bea <_printf_float+0xb6>
 8005eca:	9a06      	ldr	r2, [sp, #24]
 8005ecc:	464b      	mov	r3, r9
 8005ece:	4442      	add	r2, r8
 8005ed0:	4631      	mov	r1, r6
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b8      	blx	r7
 8005ed6:	3001      	adds	r0, #1
 8005ed8:	d1c3      	bne.n	8005e62 <_printf_float+0x32e>
 8005eda:	e686      	b.n	8005bea <_printf_float+0xb6>
 8005edc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ee0:	f1ba 0f01 	cmp.w	sl, #1
 8005ee4:	dc01      	bgt.n	8005eea <_printf_float+0x3b6>
 8005ee6:	07db      	lsls	r3, r3, #31
 8005ee8:	d536      	bpl.n	8005f58 <_printf_float+0x424>
 8005eea:	2301      	movs	r3, #1
 8005eec:	4642      	mov	r2, r8
 8005eee:	4631      	mov	r1, r6
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	47b8      	blx	r7
 8005ef4:	3001      	adds	r0, #1
 8005ef6:	f43f ae78 	beq.w	8005bea <_printf_float+0xb6>
 8005efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005efe:	4631      	mov	r1, r6
 8005f00:	4628      	mov	r0, r5
 8005f02:	47b8      	blx	r7
 8005f04:	3001      	adds	r0, #1
 8005f06:	f43f ae70 	beq.w	8005bea <_printf_float+0xb6>
 8005f0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f0e:	2200      	movs	r2, #0
 8005f10:	2300      	movs	r3, #0
 8005f12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f16:	f7fa fdd7 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f1a:	b9c0      	cbnz	r0, 8005f4e <_printf_float+0x41a>
 8005f1c:	4653      	mov	r3, sl
 8005f1e:	f108 0201 	add.w	r2, r8, #1
 8005f22:	4631      	mov	r1, r6
 8005f24:	4628      	mov	r0, r5
 8005f26:	47b8      	blx	r7
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d10c      	bne.n	8005f46 <_printf_float+0x412>
 8005f2c:	e65d      	b.n	8005bea <_printf_float+0xb6>
 8005f2e:	2301      	movs	r3, #1
 8005f30:	465a      	mov	r2, fp
 8005f32:	4631      	mov	r1, r6
 8005f34:	4628      	mov	r0, r5
 8005f36:	47b8      	blx	r7
 8005f38:	3001      	adds	r0, #1
 8005f3a:	f43f ae56 	beq.w	8005bea <_printf_float+0xb6>
 8005f3e:	f108 0801 	add.w	r8, r8, #1
 8005f42:	45d0      	cmp	r8, sl
 8005f44:	dbf3      	blt.n	8005f2e <_printf_float+0x3fa>
 8005f46:	464b      	mov	r3, r9
 8005f48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f4c:	e6df      	b.n	8005d0e <_printf_float+0x1da>
 8005f4e:	f04f 0800 	mov.w	r8, #0
 8005f52:	f104 0b1a 	add.w	fp, r4, #26
 8005f56:	e7f4      	b.n	8005f42 <_printf_float+0x40e>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	4642      	mov	r2, r8
 8005f5c:	e7e1      	b.n	8005f22 <_printf_float+0x3ee>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	464a      	mov	r2, r9
 8005f62:	4631      	mov	r1, r6
 8005f64:	4628      	mov	r0, r5
 8005f66:	47b8      	blx	r7
 8005f68:	3001      	adds	r0, #1
 8005f6a:	f43f ae3e 	beq.w	8005bea <_printf_float+0xb6>
 8005f6e:	f108 0801 	add.w	r8, r8, #1
 8005f72:	68e3      	ldr	r3, [r4, #12]
 8005f74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f76:	1a5b      	subs	r3, r3, r1
 8005f78:	4543      	cmp	r3, r8
 8005f7a:	dcf0      	bgt.n	8005f5e <_printf_float+0x42a>
 8005f7c:	e6fc      	b.n	8005d78 <_printf_float+0x244>
 8005f7e:	f04f 0800 	mov.w	r8, #0
 8005f82:	f104 0919 	add.w	r9, r4, #25
 8005f86:	e7f4      	b.n	8005f72 <_printf_float+0x43e>

08005f88 <_printf_common>:
 8005f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f8c:	4616      	mov	r6, r2
 8005f8e:	4698      	mov	r8, r3
 8005f90:	688a      	ldr	r2, [r1, #8]
 8005f92:	690b      	ldr	r3, [r1, #16]
 8005f94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	bfb8      	it	lt
 8005f9c:	4613      	movlt	r3, r2
 8005f9e:	6033      	str	r3, [r6, #0]
 8005fa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fa4:	4607      	mov	r7, r0
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	b10a      	cbz	r2, 8005fae <_printf_common+0x26>
 8005faa:	3301      	adds	r3, #1
 8005fac:	6033      	str	r3, [r6, #0]
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	0699      	lsls	r1, r3, #26
 8005fb2:	bf42      	ittt	mi
 8005fb4:	6833      	ldrmi	r3, [r6, #0]
 8005fb6:	3302      	addmi	r3, #2
 8005fb8:	6033      	strmi	r3, [r6, #0]
 8005fba:	6825      	ldr	r5, [r4, #0]
 8005fbc:	f015 0506 	ands.w	r5, r5, #6
 8005fc0:	d106      	bne.n	8005fd0 <_printf_common+0x48>
 8005fc2:	f104 0a19 	add.w	sl, r4, #25
 8005fc6:	68e3      	ldr	r3, [r4, #12]
 8005fc8:	6832      	ldr	r2, [r6, #0]
 8005fca:	1a9b      	subs	r3, r3, r2
 8005fcc:	42ab      	cmp	r3, r5
 8005fce:	dc26      	bgt.n	800601e <_printf_common+0x96>
 8005fd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005fd4:	6822      	ldr	r2, [r4, #0]
 8005fd6:	3b00      	subs	r3, #0
 8005fd8:	bf18      	it	ne
 8005fda:	2301      	movne	r3, #1
 8005fdc:	0692      	lsls	r2, r2, #26
 8005fde:	d42b      	bmi.n	8006038 <_printf_common+0xb0>
 8005fe0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	4638      	mov	r0, r7
 8005fe8:	47c8      	blx	r9
 8005fea:	3001      	adds	r0, #1
 8005fec:	d01e      	beq.n	800602c <_printf_common+0xa4>
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	6922      	ldr	r2, [r4, #16]
 8005ff2:	f003 0306 	and.w	r3, r3, #6
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	bf02      	ittt	eq
 8005ffa:	68e5      	ldreq	r5, [r4, #12]
 8005ffc:	6833      	ldreq	r3, [r6, #0]
 8005ffe:	1aed      	subeq	r5, r5, r3
 8006000:	68a3      	ldr	r3, [r4, #8]
 8006002:	bf0c      	ite	eq
 8006004:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006008:	2500      	movne	r5, #0
 800600a:	4293      	cmp	r3, r2
 800600c:	bfc4      	itt	gt
 800600e:	1a9b      	subgt	r3, r3, r2
 8006010:	18ed      	addgt	r5, r5, r3
 8006012:	2600      	movs	r6, #0
 8006014:	341a      	adds	r4, #26
 8006016:	42b5      	cmp	r5, r6
 8006018:	d11a      	bne.n	8006050 <_printf_common+0xc8>
 800601a:	2000      	movs	r0, #0
 800601c:	e008      	b.n	8006030 <_printf_common+0xa8>
 800601e:	2301      	movs	r3, #1
 8006020:	4652      	mov	r2, sl
 8006022:	4641      	mov	r1, r8
 8006024:	4638      	mov	r0, r7
 8006026:	47c8      	blx	r9
 8006028:	3001      	adds	r0, #1
 800602a:	d103      	bne.n	8006034 <_printf_common+0xac>
 800602c:	f04f 30ff 	mov.w	r0, #4294967295
 8006030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006034:	3501      	adds	r5, #1
 8006036:	e7c6      	b.n	8005fc6 <_printf_common+0x3e>
 8006038:	18e1      	adds	r1, r4, r3
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	2030      	movs	r0, #48	@ 0x30
 800603e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006042:	4422      	add	r2, r4
 8006044:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006048:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800604c:	3302      	adds	r3, #2
 800604e:	e7c7      	b.n	8005fe0 <_printf_common+0x58>
 8006050:	2301      	movs	r3, #1
 8006052:	4622      	mov	r2, r4
 8006054:	4641      	mov	r1, r8
 8006056:	4638      	mov	r0, r7
 8006058:	47c8      	blx	r9
 800605a:	3001      	adds	r0, #1
 800605c:	d0e6      	beq.n	800602c <_printf_common+0xa4>
 800605e:	3601      	adds	r6, #1
 8006060:	e7d9      	b.n	8006016 <_printf_common+0x8e>
	...

08006064 <_printf_i>:
 8006064:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006068:	7e0f      	ldrb	r7, [r1, #24]
 800606a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800606c:	2f78      	cmp	r7, #120	@ 0x78
 800606e:	4691      	mov	r9, r2
 8006070:	4680      	mov	r8, r0
 8006072:	460c      	mov	r4, r1
 8006074:	469a      	mov	sl, r3
 8006076:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800607a:	d807      	bhi.n	800608c <_printf_i+0x28>
 800607c:	2f62      	cmp	r7, #98	@ 0x62
 800607e:	d80a      	bhi.n	8006096 <_printf_i+0x32>
 8006080:	2f00      	cmp	r7, #0
 8006082:	f000 80d2 	beq.w	800622a <_printf_i+0x1c6>
 8006086:	2f58      	cmp	r7, #88	@ 0x58
 8006088:	f000 80b9 	beq.w	80061fe <_printf_i+0x19a>
 800608c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006090:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006094:	e03a      	b.n	800610c <_printf_i+0xa8>
 8006096:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800609a:	2b15      	cmp	r3, #21
 800609c:	d8f6      	bhi.n	800608c <_printf_i+0x28>
 800609e:	a101      	add	r1, pc, #4	@ (adr r1, 80060a4 <_printf_i+0x40>)
 80060a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060a4:	080060fd 	.word	0x080060fd
 80060a8:	08006111 	.word	0x08006111
 80060ac:	0800608d 	.word	0x0800608d
 80060b0:	0800608d 	.word	0x0800608d
 80060b4:	0800608d 	.word	0x0800608d
 80060b8:	0800608d 	.word	0x0800608d
 80060bc:	08006111 	.word	0x08006111
 80060c0:	0800608d 	.word	0x0800608d
 80060c4:	0800608d 	.word	0x0800608d
 80060c8:	0800608d 	.word	0x0800608d
 80060cc:	0800608d 	.word	0x0800608d
 80060d0:	08006211 	.word	0x08006211
 80060d4:	0800613b 	.word	0x0800613b
 80060d8:	080061cb 	.word	0x080061cb
 80060dc:	0800608d 	.word	0x0800608d
 80060e0:	0800608d 	.word	0x0800608d
 80060e4:	08006233 	.word	0x08006233
 80060e8:	0800608d 	.word	0x0800608d
 80060ec:	0800613b 	.word	0x0800613b
 80060f0:	0800608d 	.word	0x0800608d
 80060f4:	0800608d 	.word	0x0800608d
 80060f8:	080061d3 	.word	0x080061d3
 80060fc:	6833      	ldr	r3, [r6, #0]
 80060fe:	1d1a      	adds	r2, r3, #4
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6032      	str	r2, [r6, #0]
 8006104:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006108:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800610c:	2301      	movs	r3, #1
 800610e:	e09d      	b.n	800624c <_printf_i+0x1e8>
 8006110:	6833      	ldr	r3, [r6, #0]
 8006112:	6820      	ldr	r0, [r4, #0]
 8006114:	1d19      	adds	r1, r3, #4
 8006116:	6031      	str	r1, [r6, #0]
 8006118:	0606      	lsls	r6, r0, #24
 800611a:	d501      	bpl.n	8006120 <_printf_i+0xbc>
 800611c:	681d      	ldr	r5, [r3, #0]
 800611e:	e003      	b.n	8006128 <_printf_i+0xc4>
 8006120:	0645      	lsls	r5, r0, #25
 8006122:	d5fb      	bpl.n	800611c <_printf_i+0xb8>
 8006124:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006128:	2d00      	cmp	r5, #0
 800612a:	da03      	bge.n	8006134 <_printf_i+0xd0>
 800612c:	232d      	movs	r3, #45	@ 0x2d
 800612e:	426d      	negs	r5, r5
 8006130:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006134:	4859      	ldr	r0, [pc, #356]	@ (800629c <_printf_i+0x238>)
 8006136:	230a      	movs	r3, #10
 8006138:	e011      	b.n	800615e <_printf_i+0xfa>
 800613a:	6821      	ldr	r1, [r4, #0]
 800613c:	6833      	ldr	r3, [r6, #0]
 800613e:	0608      	lsls	r0, r1, #24
 8006140:	f853 5b04 	ldr.w	r5, [r3], #4
 8006144:	d402      	bmi.n	800614c <_printf_i+0xe8>
 8006146:	0649      	lsls	r1, r1, #25
 8006148:	bf48      	it	mi
 800614a:	b2ad      	uxthmi	r5, r5
 800614c:	2f6f      	cmp	r7, #111	@ 0x6f
 800614e:	4853      	ldr	r0, [pc, #332]	@ (800629c <_printf_i+0x238>)
 8006150:	6033      	str	r3, [r6, #0]
 8006152:	bf14      	ite	ne
 8006154:	230a      	movne	r3, #10
 8006156:	2308      	moveq	r3, #8
 8006158:	2100      	movs	r1, #0
 800615a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800615e:	6866      	ldr	r6, [r4, #4]
 8006160:	60a6      	str	r6, [r4, #8]
 8006162:	2e00      	cmp	r6, #0
 8006164:	bfa2      	ittt	ge
 8006166:	6821      	ldrge	r1, [r4, #0]
 8006168:	f021 0104 	bicge.w	r1, r1, #4
 800616c:	6021      	strge	r1, [r4, #0]
 800616e:	b90d      	cbnz	r5, 8006174 <_printf_i+0x110>
 8006170:	2e00      	cmp	r6, #0
 8006172:	d04b      	beq.n	800620c <_printf_i+0x1a8>
 8006174:	4616      	mov	r6, r2
 8006176:	fbb5 f1f3 	udiv	r1, r5, r3
 800617a:	fb03 5711 	mls	r7, r3, r1, r5
 800617e:	5dc7      	ldrb	r7, [r0, r7]
 8006180:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006184:	462f      	mov	r7, r5
 8006186:	42bb      	cmp	r3, r7
 8006188:	460d      	mov	r5, r1
 800618a:	d9f4      	bls.n	8006176 <_printf_i+0x112>
 800618c:	2b08      	cmp	r3, #8
 800618e:	d10b      	bne.n	80061a8 <_printf_i+0x144>
 8006190:	6823      	ldr	r3, [r4, #0]
 8006192:	07df      	lsls	r7, r3, #31
 8006194:	d508      	bpl.n	80061a8 <_printf_i+0x144>
 8006196:	6923      	ldr	r3, [r4, #16]
 8006198:	6861      	ldr	r1, [r4, #4]
 800619a:	4299      	cmp	r1, r3
 800619c:	bfde      	ittt	le
 800619e:	2330      	movle	r3, #48	@ 0x30
 80061a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061a8:	1b92      	subs	r2, r2, r6
 80061aa:	6122      	str	r2, [r4, #16]
 80061ac:	f8cd a000 	str.w	sl, [sp]
 80061b0:	464b      	mov	r3, r9
 80061b2:	aa03      	add	r2, sp, #12
 80061b4:	4621      	mov	r1, r4
 80061b6:	4640      	mov	r0, r8
 80061b8:	f7ff fee6 	bl	8005f88 <_printf_common>
 80061bc:	3001      	adds	r0, #1
 80061be:	d14a      	bne.n	8006256 <_printf_i+0x1f2>
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	b004      	add	sp, #16
 80061c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ca:	6823      	ldr	r3, [r4, #0]
 80061cc:	f043 0320 	orr.w	r3, r3, #32
 80061d0:	6023      	str	r3, [r4, #0]
 80061d2:	4833      	ldr	r0, [pc, #204]	@ (80062a0 <_printf_i+0x23c>)
 80061d4:	2778      	movs	r7, #120	@ 0x78
 80061d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	6831      	ldr	r1, [r6, #0]
 80061de:	061f      	lsls	r7, r3, #24
 80061e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80061e4:	d402      	bmi.n	80061ec <_printf_i+0x188>
 80061e6:	065f      	lsls	r7, r3, #25
 80061e8:	bf48      	it	mi
 80061ea:	b2ad      	uxthmi	r5, r5
 80061ec:	6031      	str	r1, [r6, #0]
 80061ee:	07d9      	lsls	r1, r3, #31
 80061f0:	bf44      	itt	mi
 80061f2:	f043 0320 	orrmi.w	r3, r3, #32
 80061f6:	6023      	strmi	r3, [r4, #0]
 80061f8:	b11d      	cbz	r5, 8006202 <_printf_i+0x19e>
 80061fa:	2310      	movs	r3, #16
 80061fc:	e7ac      	b.n	8006158 <_printf_i+0xf4>
 80061fe:	4827      	ldr	r0, [pc, #156]	@ (800629c <_printf_i+0x238>)
 8006200:	e7e9      	b.n	80061d6 <_printf_i+0x172>
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	f023 0320 	bic.w	r3, r3, #32
 8006208:	6023      	str	r3, [r4, #0]
 800620a:	e7f6      	b.n	80061fa <_printf_i+0x196>
 800620c:	4616      	mov	r6, r2
 800620e:	e7bd      	b.n	800618c <_printf_i+0x128>
 8006210:	6833      	ldr	r3, [r6, #0]
 8006212:	6825      	ldr	r5, [r4, #0]
 8006214:	6961      	ldr	r1, [r4, #20]
 8006216:	1d18      	adds	r0, r3, #4
 8006218:	6030      	str	r0, [r6, #0]
 800621a:	062e      	lsls	r6, r5, #24
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	d501      	bpl.n	8006224 <_printf_i+0x1c0>
 8006220:	6019      	str	r1, [r3, #0]
 8006222:	e002      	b.n	800622a <_printf_i+0x1c6>
 8006224:	0668      	lsls	r0, r5, #25
 8006226:	d5fb      	bpl.n	8006220 <_printf_i+0x1bc>
 8006228:	8019      	strh	r1, [r3, #0]
 800622a:	2300      	movs	r3, #0
 800622c:	6123      	str	r3, [r4, #16]
 800622e:	4616      	mov	r6, r2
 8006230:	e7bc      	b.n	80061ac <_printf_i+0x148>
 8006232:	6833      	ldr	r3, [r6, #0]
 8006234:	1d1a      	adds	r2, r3, #4
 8006236:	6032      	str	r2, [r6, #0]
 8006238:	681e      	ldr	r6, [r3, #0]
 800623a:	6862      	ldr	r2, [r4, #4]
 800623c:	2100      	movs	r1, #0
 800623e:	4630      	mov	r0, r6
 8006240:	f7f9 ffc6 	bl	80001d0 <memchr>
 8006244:	b108      	cbz	r0, 800624a <_printf_i+0x1e6>
 8006246:	1b80      	subs	r0, r0, r6
 8006248:	6060      	str	r0, [r4, #4]
 800624a:	6863      	ldr	r3, [r4, #4]
 800624c:	6123      	str	r3, [r4, #16]
 800624e:	2300      	movs	r3, #0
 8006250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006254:	e7aa      	b.n	80061ac <_printf_i+0x148>
 8006256:	6923      	ldr	r3, [r4, #16]
 8006258:	4632      	mov	r2, r6
 800625a:	4649      	mov	r1, r9
 800625c:	4640      	mov	r0, r8
 800625e:	47d0      	blx	sl
 8006260:	3001      	adds	r0, #1
 8006262:	d0ad      	beq.n	80061c0 <_printf_i+0x15c>
 8006264:	6823      	ldr	r3, [r4, #0]
 8006266:	079b      	lsls	r3, r3, #30
 8006268:	d413      	bmi.n	8006292 <_printf_i+0x22e>
 800626a:	68e0      	ldr	r0, [r4, #12]
 800626c:	9b03      	ldr	r3, [sp, #12]
 800626e:	4298      	cmp	r0, r3
 8006270:	bfb8      	it	lt
 8006272:	4618      	movlt	r0, r3
 8006274:	e7a6      	b.n	80061c4 <_printf_i+0x160>
 8006276:	2301      	movs	r3, #1
 8006278:	4632      	mov	r2, r6
 800627a:	4649      	mov	r1, r9
 800627c:	4640      	mov	r0, r8
 800627e:	47d0      	blx	sl
 8006280:	3001      	adds	r0, #1
 8006282:	d09d      	beq.n	80061c0 <_printf_i+0x15c>
 8006284:	3501      	adds	r5, #1
 8006286:	68e3      	ldr	r3, [r4, #12]
 8006288:	9903      	ldr	r1, [sp, #12]
 800628a:	1a5b      	subs	r3, r3, r1
 800628c:	42ab      	cmp	r3, r5
 800628e:	dcf2      	bgt.n	8006276 <_printf_i+0x212>
 8006290:	e7eb      	b.n	800626a <_printf_i+0x206>
 8006292:	2500      	movs	r5, #0
 8006294:	f104 0619 	add.w	r6, r4, #25
 8006298:	e7f5      	b.n	8006286 <_printf_i+0x222>
 800629a:	bf00      	nop
 800629c:	0800a3b2 	.word	0x0800a3b2
 80062a0:	0800a3c3 	.word	0x0800a3c3

080062a4 <_scanf_float>:
 80062a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a8:	b087      	sub	sp, #28
 80062aa:	4617      	mov	r7, r2
 80062ac:	9303      	str	r3, [sp, #12]
 80062ae:	688b      	ldr	r3, [r1, #8]
 80062b0:	1e5a      	subs	r2, r3, #1
 80062b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80062b6:	bf81      	itttt	hi
 80062b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80062bc:	eb03 0b05 	addhi.w	fp, r3, r5
 80062c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80062c4:	608b      	strhi	r3, [r1, #8]
 80062c6:	680b      	ldr	r3, [r1, #0]
 80062c8:	460a      	mov	r2, r1
 80062ca:	f04f 0500 	mov.w	r5, #0
 80062ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80062d2:	f842 3b1c 	str.w	r3, [r2], #28
 80062d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80062da:	4680      	mov	r8, r0
 80062dc:	460c      	mov	r4, r1
 80062de:	bf98      	it	ls
 80062e0:	f04f 0b00 	movls.w	fp, #0
 80062e4:	9201      	str	r2, [sp, #4]
 80062e6:	4616      	mov	r6, r2
 80062e8:	46aa      	mov	sl, r5
 80062ea:	46a9      	mov	r9, r5
 80062ec:	9502      	str	r5, [sp, #8]
 80062ee:	68a2      	ldr	r2, [r4, #8]
 80062f0:	b152      	cbz	r2, 8006308 <_scanf_float+0x64>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	781b      	ldrb	r3, [r3, #0]
 80062f6:	2b4e      	cmp	r3, #78	@ 0x4e
 80062f8:	d864      	bhi.n	80063c4 <_scanf_float+0x120>
 80062fa:	2b40      	cmp	r3, #64	@ 0x40
 80062fc:	d83c      	bhi.n	8006378 <_scanf_float+0xd4>
 80062fe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006302:	b2c8      	uxtb	r0, r1
 8006304:	280e      	cmp	r0, #14
 8006306:	d93a      	bls.n	800637e <_scanf_float+0xda>
 8006308:	f1b9 0f00 	cmp.w	r9, #0
 800630c:	d003      	beq.n	8006316 <_scanf_float+0x72>
 800630e:	6823      	ldr	r3, [r4, #0]
 8006310:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006314:	6023      	str	r3, [r4, #0]
 8006316:	f10a 3aff 	add.w	sl, sl, #4294967295
 800631a:	f1ba 0f01 	cmp.w	sl, #1
 800631e:	f200 8117 	bhi.w	8006550 <_scanf_float+0x2ac>
 8006322:	9b01      	ldr	r3, [sp, #4]
 8006324:	429e      	cmp	r6, r3
 8006326:	f200 8108 	bhi.w	800653a <_scanf_float+0x296>
 800632a:	2001      	movs	r0, #1
 800632c:	b007      	add	sp, #28
 800632e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006332:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006336:	2a0d      	cmp	r2, #13
 8006338:	d8e6      	bhi.n	8006308 <_scanf_float+0x64>
 800633a:	a101      	add	r1, pc, #4	@ (adr r1, 8006340 <_scanf_float+0x9c>)
 800633c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006340:	08006487 	.word	0x08006487
 8006344:	08006309 	.word	0x08006309
 8006348:	08006309 	.word	0x08006309
 800634c:	08006309 	.word	0x08006309
 8006350:	080064e7 	.word	0x080064e7
 8006354:	080064bf 	.word	0x080064bf
 8006358:	08006309 	.word	0x08006309
 800635c:	08006309 	.word	0x08006309
 8006360:	08006495 	.word	0x08006495
 8006364:	08006309 	.word	0x08006309
 8006368:	08006309 	.word	0x08006309
 800636c:	08006309 	.word	0x08006309
 8006370:	08006309 	.word	0x08006309
 8006374:	0800644d 	.word	0x0800644d
 8006378:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800637c:	e7db      	b.n	8006336 <_scanf_float+0x92>
 800637e:	290e      	cmp	r1, #14
 8006380:	d8c2      	bhi.n	8006308 <_scanf_float+0x64>
 8006382:	a001      	add	r0, pc, #4	@ (adr r0, 8006388 <_scanf_float+0xe4>)
 8006384:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006388:	0800643d 	.word	0x0800643d
 800638c:	08006309 	.word	0x08006309
 8006390:	0800643d 	.word	0x0800643d
 8006394:	080064d3 	.word	0x080064d3
 8006398:	08006309 	.word	0x08006309
 800639c:	080063e5 	.word	0x080063e5
 80063a0:	08006423 	.word	0x08006423
 80063a4:	08006423 	.word	0x08006423
 80063a8:	08006423 	.word	0x08006423
 80063ac:	08006423 	.word	0x08006423
 80063b0:	08006423 	.word	0x08006423
 80063b4:	08006423 	.word	0x08006423
 80063b8:	08006423 	.word	0x08006423
 80063bc:	08006423 	.word	0x08006423
 80063c0:	08006423 	.word	0x08006423
 80063c4:	2b6e      	cmp	r3, #110	@ 0x6e
 80063c6:	d809      	bhi.n	80063dc <_scanf_float+0x138>
 80063c8:	2b60      	cmp	r3, #96	@ 0x60
 80063ca:	d8b2      	bhi.n	8006332 <_scanf_float+0x8e>
 80063cc:	2b54      	cmp	r3, #84	@ 0x54
 80063ce:	d07b      	beq.n	80064c8 <_scanf_float+0x224>
 80063d0:	2b59      	cmp	r3, #89	@ 0x59
 80063d2:	d199      	bne.n	8006308 <_scanf_float+0x64>
 80063d4:	2d07      	cmp	r5, #7
 80063d6:	d197      	bne.n	8006308 <_scanf_float+0x64>
 80063d8:	2508      	movs	r5, #8
 80063da:	e02c      	b.n	8006436 <_scanf_float+0x192>
 80063dc:	2b74      	cmp	r3, #116	@ 0x74
 80063de:	d073      	beq.n	80064c8 <_scanf_float+0x224>
 80063e0:	2b79      	cmp	r3, #121	@ 0x79
 80063e2:	e7f6      	b.n	80063d2 <_scanf_float+0x12e>
 80063e4:	6821      	ldr	r1, [r4, #0]
 80063e6:	05c8      	lsls	r0, r1, #23
 80063e8:	d51b      	bpl.n	8006422 <_scanf_float+0x17e>
 80063ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80063ee:	6021      	str	r1, [r4, #0]
 80063f0:	f109 0901 	add.w	r9, r9, #1
 80063f4:	f1bb 0f00 	cmp.w	fp, #0
 80063f8:	d003      	beq.n	8006402 <_scanf_float+0x15e>
 80063fa:	3201      	adds	r2, #1
 80063fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006400:	60a2      	str	r2, [r4, #8]
 8006402:	68a3      	ldr	r3, [r4, #8]
 8006404:	3b01      	subs	r3, #1
 8006406:	60a3      	str	r3, [r4, #8]
 8006408:	6923      	ldr	r3, [r4, #16]
 800640a:	3301      	adds	r3, #1
 800640c:	6123      	str	r3, [r4, #16]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3b01      	subs	r3, #1
 8006412:	2b00      	cmp	r3, #0
 8006414:	607b      	str	r3, [r7, #4]
 8006416:	f340 8087 	ble.w	8006528 <_scanf_float+0x284>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	3301      	adds	r3, #1
 800641e:	603b      	str	r3, [r7, #0]
 8006420:	e765      	b.n	80062ee <_scanf_float+0x4a>
 8006422:	eb1a 0105 	adds.w	r1, sl, r5
 8006426:	f47f af6f 	bne.w	8006308 <_scanf_float+0x64>
 800642a:	6822      	ldr	r2, [r4, #0]
 800642c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006430:	6022      	str	r2, [r4, #0]
 8006432:	460d      	mov	r5, r1
 8006434:	468a      	mov	sl, r1
 8006436:	f806 3b01 	strb.w	r3, [r6], #1
 800643a:	e7e2      	b.n	8006402 <_scanf_float+0x15e>
 800643c:	6822      	ldr	r2, [r4, #0]
 800643e:	0610      	lsls	r0, r2, #24
 8006440:	f57f af62 	bpl.w	8006308 <_scanf_float+0x64>
 8006444:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006448:	6022      	str	r2, [r4, #0]
 800644a:	e7f4      	b.n	8006436 <_scanf_float+0x192>
 800644c:	f1ba 0f00 	cmp.w	sl, #0
 8006450:	d10e      	bne.n	8006470 <_scanf_float+0x1cc>
 8006452:	f1b9 0f00 	cmp.w	r9, #0
 8006456:	d10e      	bne.n	8006476 <_scanf_float+0x1d2>
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800645e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006462:	d108      	bne.n	8006476 <_scanf_float+0x1d2>
 8006464:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006468:	6022      	str	r2, [r4, #0]
 800646a:	f04f 0a01 	mov.w	sl, #1
 800646e:	e7e2      	b.n	8006436 <_scanf_float+0x192>
 8006470:	f1ba 0f02 	cmp.w	sl, #2
 8006474:	d055      	beq.n	8006522 <_scanf_float+0x27e>
 8006476:	2d01      	cmp	r5, #1
 8006478:	d002      	beq.n	8006480 <_scanf_float+0x1dc>
 800647a:	2d04      	cmp	r5, #4
 800647c:	f47f af44 	bne.w	8006308 <_scanf_float+0x64>
 8006480:	3501      	adds	r5, #1
 8006482:	b2ed      	uxtb	r5, r5
 8006484:	e7d7      	b.n	8006436 <_scanf_float+0x192>
 8006486:	f1ba 0f01 	cmp.w	sl, #1
 800648a:	f47f af3d 	bne.w	8006308 <_scanf_float+0x64>
 800648e:	f04f 0a02 	mov.w	sl, #2
 8006492:	e7d0      	b.n	8006436 <_scanf_float+0x192>
 8006494:	b97d      	cbnz	r5, 80064b6 <_scanf_float+0x212>
 8006496:	f1b9 0f00 	cmp.w	r9, #0
 800649a:	f47f af38 	bne.w	800630e <_scanf_float+0x6a>
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80064a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80064a8:	f040 8108 	bne.w	80066bc <_scanf_float+0x418>
 80064ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064b0:	6022      	str	r2, [r4, #0]
 80064b2:	2501      	movs	r5, #1
 80064b4:	e7bf      	b.n	8006436 <_scanf_float+0x192>
 80064b6:	2d03      	cmp	r5, #3
 80064b8:	d0e2      	beq.n	8006480 <_scanf_float+0x1dc>
 80064ba:	2d05      	cmp	r5, #5
 80064bc:	e7de      	b.n	800647c <_scanf_float+0x1d8>
 80064be:	2d02      	cmp	r5, #2
 80064c0:	f47f af22 	bne.w	8006308 <_scanf_float+0x64>
 80064c4:	2503      	movs	r5, #3
 80064c6:	e7b6      	b.n	8006436 <_scanf_float+0x192>
 80064c8:	2d06      	cmp	r5, #6
 80064ca:	f47f af1d 	bne.w	8006308 <_scanf_float+0x64>
 80064ce:	2507      	movs	r5, #7
 80064d0:	e7b1      	b.n	8006436 <_scanf_float+0x192>
 80064d2:	6822      	ldr	r2, [r4, #0]
 80064d4:	0591      	lsls	r1, r2, #22
 80064d6:	f57f af17 	bpl.w	8006308 <_scanf_float+0x64>
 80064da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80064de:	6022      	str	r2, [r4, #0]
 80064e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80064e4:	e7a7      	b.n	8006436 <_scanf_float+0x192>
 80064e6:	6822      	ldr	r2, [r4, #0]
 80064e8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80064ec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80064f0:	d006      	beq.n	8006500 <_scanf_float+0x25c>
 80064f2:	0550      	lsls	r0, r2, #21
 80064f4:	f57f af08 	bpl.w	8006308 <_scanf_float+0x64>
 80064f8:	f1b9 0f00 	cmp.w	r9, #0
 80064fc:	f000 80de 	beq.w	80066bc <_scanf_float+0x418>
 8006500:	0591      	lsls	r1, r2, #22
 8006502:	bf58      	it	pl
 8006504:	9902      	ldrpl	r1, [sp, #8]
 8006506:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800650a:	bf58      	it	pl
 800650c:	eba9 0101 	subpl.w	r1, r9, r1
 8006510:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006514:	bf58      	it	pl
 8006516:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800651a:	6022      	str	r2, [r4, #0]
 800651c:	f04f 0900 	mov.w	r9, #0
 8006520:	e789      	b.n	8006436 <_scanf_float+0x192>
 8006522:	f04f 0a03 	mov.w	sl, #3
 8006526:	e786      	b.n	8006436 <_scanf_float+0x192>
 8006528:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800652c:	4639      	mov	r1, r7
 800652e:	4640      	mov	r0, r8
 8006530:	4798      	blx	r3
 8006532:	2800      	cmp	r0, #0
 8006534:	f43f aedb 	beq.w	80062ee <_scanf_float+0x4a>
 8006538:	e6e6      	b.n	8006308 <_scanf_float+0x64>
 800653a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800653e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006542:	463a      	mov	r2, r7
 8006544:	4640      	mov	r0, r8
 8006546:	4798      	blx	r3
 8006548:	6923      	ldr	r3, [r4, #16]
 800654a:	3b01      	subs	r3, #1
 800654c:	6123      	str	r3, [r4, #16]
 800654e:	e6e8      	b.n	8006322 <_scanf_float+0x7e>
 8006550:	1e6b      	subs	r3, r5, #1
 8006552:	2b06      	cmp	r3, #6
 8006554:	d824      	bhi.n	80065a0 <_scanf_float+0x2fc>
 8006556:	2d02      	cmp	r5, #2
 8006558:	d836      	bhi.n	80065c8 <_scanf_float+0x324>
 800655a:	9b01      	ldr	r3, [sp, #4]
 800655c:	429e      	cmp	r6, r3
 800655e:	f67f aee4 	bls.w	800632a <_scanf_float+0x86>
 8006562:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006566:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800656a:	463a      	mov	r2, r7
 800656c:	4640      	mov	r0, r8
 800656e:	4798      	blx	r3
 8006570:	6923      	ldr	r3, [r4, #16]
 8006572:	3b01      	subs	r3, #1
 8006574:	6123      	str	r3, [r4, #16]
 8006576:	e7f0      	b.n	800655a <_scanf_float+0x2b6>
 8006578:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800657c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006580:	463a      	mov	r2, r7
 8006582:	4640      	mov	r0, r8
 8006584:	4798      	blx	r3
 8006586:	6923      	ldr	r3, [r4, #16]
 8006588:	3b01      	subs	r3, #1
 800658a:	6123      	str	r3, [r4, #16]
 800658c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006590:	fa5f fa8a 	uxtb.w	sl, sl
 8006594:	f1ba 0f02 	cmp.w	sl, #2
 8006598:	d1ee      	bne.n	8006578 <_scanf_float+0x2d4>
 800659a:	3d03      	subs	r5, #3
 800659c:	b2ed      	uxtb	r5, r5
 800659e:	1b76      	subs	r6, r6, r5
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	05da      	lsls	r2, r3, #23
 80065a4:	d530      	bpl.n	8006608 <_scanf_float+0x364>
 80065a6:	055b      	lsls	r3, r3, #21
 80065a8:	d511      	bpl.n	80065ce <_scanf_float+0x32a>
 80065aa:	9b01      	ldr	r3, [sp, #4]
 80065ac:	429e      	cmp	r6, r3
 80065ae:	f67f aebc 	bls.w	800632a <_scanf_float+0x86>
 80065b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065ba:	463a      	mov	r2, r7
 80065bc:	4640      	mov	r0, r8
 80065be:	4798      	blx	r3
 80065c0:	6923      	ldr	r3, [r4, #16]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	6123      	str	r3, [r4, #16]
 80065c6:	e7f0      	b.n	80065aa <_scanf_float+0x306>
 80065c8:	46aa      	mov	sl, r5
 80065ca:	46b3      	mov	fp, r6
 80065cc:	e7de      	b.n	800658c <_scanf_float+0x2e8>
 80065ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80065d2:	6923      	ldr	r3, [r4, #16]
 80065d4:	2965      	cmp	r1, #101	@ 0x65
 80065d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80065da:	f106 35ff 	add.w	r5, r6, #4294967295
 80065de:	6123      	str	r3, [r4, #16]
 80065e0:	d00c      	beq.n	80065fc <_scanf_float+0x358>
 80065e2:	2945      	cmp	r1, #69	@ 0x45
 80065e4:	d00a      	beq.n	80065fc <_scanf_float+0x358>
 80065e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065ea:	463a      	mov	r2, r7
 80065ec:	4640      	mov	r0, r8
 80065ee:	4798      	blx	r3
 80065f0:	6923      	ldr	r3, [r4, #16]
 80065f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	1eb5      	subs	r5, r6, #2
 80065fa:	6123      	str	r3, [r4, #16]
 80065fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006600:	463a      	mov	r2, r7
 8006602:	4640      	mov	r0, r8
 8006604:	4798      	blx	r3
 8006606:	462e      	mov	r6, r5
 8006608:	6822      	ldr	r2, [r4, #0]
 800660a:	f012 0210 	ands.w	r2, r2, #16
 800660e:	d001      	beq.n	8006614 <_scanf_float+0x370>
 8006610:	2000      	movs	r0, #0
 8006612:	e68b      	b.n	800632c <_scanf_float+0x88>
 8006614:	7032      	strb	r2, [r6, #0]
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800661c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006620:	d11c      	bne.n	800665c <_scanf_float+0x3b8>
 8006622:	9b02      	ldr	r3, [sp, #8]
 8006624:	454b      	cmp	r3, r9
 8006626:	eba3 0209 	sub.w	r2, r3, r9
 800662a:	d123      	bne.n	8006674 <_scanf_float+0x3d0>
 800662c:	9901      	ldr	r1, [sp, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	4640      	mov	r0, r8
 8006632:	f002 fbf9 	bl	8008e28 <_strtod_r>
 8006636:	9b03      	ldr	r3, [sp, #12]
 8006638:	6821      	ldr	r1, [r4, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f011 0f02 	tst.w	r1, #2
 8006640:	ec57 6b10 	vmov	r6, r7, d0
 8006644:	f103 0204 	add.w	r2, r3, #4
 8006648:	d01f      	beq.n	800668a <_scanf_float+0x3e6>
 800664a:	9903      	ldr	r1, [sp, #12]
 800664c:	600a      	str	r2, [r1, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	e9c3 6700 	strd	r6, r7, [r3]
 8006654:	68e3      	ldr	r3, [r4, #12]
 8006656:	3301      	adds	r3, #1
 8006658:	60e3      	str	r3, [r4, #12]
 800665a:	e7d9      	b.n	8006610 <_scanf_float+0x36c>
 800665c:	9b04      	ldr	r3, [sp, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d0e4      	beq.n	800662c <_scanf_float+0x388>
 8006662:	9905      	ldr	r1, [sp, #20]
 8006664:	230a      	movs	r3, #10
 8006666:	3101      	adds	r1, #1
 8006668:	4640      	mov	r0, r8
 800666a:	f002 fc5d 	bl	8008f28 <_strtol_r>
 800666e:	9b04      	ldr	r3, [sp, #16]
 8006670:	9e05      	ldr	r6, [sp, #20]
 8006672:	1ac2      	subs	r2, r0, r3
 8006674:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006678:	429e      	cmp	r6, r3
 800667a:	bf28      	it	cs
 800667c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006680:	4910      	ldr	r1, [pc, #64]	@ (80066c4 <_scanf_float+0x420>)
 8006682:	4630      	mov	r0, r6
 8006684:	f000 f8e4 	bl	8006850 <siprintf>
 8006688:	e7d0      	b.n	800662c <_scanf_float+0x388>
 800668a:	f011 0f04 	tst.w	r1, #4
 800668e:	9903      	ldr	r1, [sp, #12]
 8006690:	600a      	str	r2, [r1, #0]
 8006692:	d1dc      	bne.n	800664e <_scanf_float+0x3aa>
 8006694:	681d      	ldr	r5, [r3, #0]
 8006696:	4632      	mov	r2, r6
 8006698:	463b      	mov	r3, r7
 800669a:	4630      	mov	r0, r6
 800669c:	4639      	mov	r1, r7
 800669e:	f7fa fa45 	bl	8000b2c <__aeabi_dcmpun>
 80066a2:	b128      	cbz	r0, 80066b0 <_scanf_float+0x40c>
 80066a4:	4808      	ldr	r0, [pc, #32]	@ (80066c8 <_scanf_float+0x424>)
 80066a6:	f000 f9b7 	bl	8006a18 <nanf>
 80066aa:	ed85 0a00 	vstr	s0, [r5]
 80066ae:	e7d1      	b.n	8006654 <_scanf_float+0x3b0>
 80066b0:	4630      	mov	r0, r6
 80066b2:	4639      	mov	r1, r7
 80066b4:	f7fa fa98 	bl	8000be8 <__aeabi_d2f>
 80066b8:	6028      	str	r0, [r5, #0]
 80066ba:	e7cb      	b.n	8006654 <_scanf_float+0x3b0>
 80066bc:	f04f 0900 	mov.w	r9, #0
 80066c0:	e629      	b.n	8006316 <_scanf_float+0x72>
 80066c2:	bf00      	nop
 80066c4:	0800a3d4 	.word	0x0800a3d4
 80066c8:	0800a76d 	.word	0x0800a76d

080066cc <std>:
 80066cc:	2300      	movs	r3, #0
 80066ce:	b510      	push	{r4, lr}
 80066d0:	4604      	mov	r4, r0
 80066d2:	e9c0 3300 	strd	r3, r3, [r0]
 80066d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066da:	6083      	str	r3, [r0, #8]
 80066dc:	8181      	strh	r1, [r0, #12]
 80066de:	6643      	str	r3, [r0, #100]	@ 0x64
 80066e0:	81c2      	strh	r2, [r0, #14]
 80066e2:	6183      	str	r3, [r0, #24]
 80066e4:	4619      	mov	r1, r3
 80066e6:	2208      	movs	r2, #8
 80066e8:	305c      	adds	r0, #92	@ 0x5c
 80066ea:	f000 f914 	bl	8006916 <memset>
 80066ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <std+0x58>)
 80066f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80066f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006728 <std+0x5c>)
 80066f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066f6:	4b0d      	ldr	r3, [pc, #52]	@ (800672c <std+0x60>)
 80066f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006730 <std+0x64>)
 80066fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80066fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006734 <std+0x68>)
 8006700:	6224      	str	r4, [r4, #32]
 8006702:	429c      	cmp	r4, r3
 8006704:	d006      	beq.n	8006714 <std+0x48>
 8006706:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800670a:	4294      	cmp	r4, r2
 800670c:	d002      	beq.n	8006714 <std+0x48>
 800670e:	33d0      	adds	r3, #208	@ 0xd0
 8006710:	429c      	cmp	r4, r3
 8006712:	d105      	bne.n	8006720 <std+0x54>
 8006714:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671c:	f000 b978 	b.w	8006a10 <__retarget_lock_init_recursive>
 8006720:	bd10      	pop	{r4, pc}
 8006722:	bf00      	nop
 8006724:	08006891 	.word	0x08006891
 8006728:	080068b3 	.word	0x080068b3
 800672c:	080068eb 	.word	0x080068eb
 8006730:	0800690f 	.word	0x0800690f
 8006734:	2000033c 	.word	0x2000033c

08006738 <stdio_exit_handler>:
 8006738:	4a02      	ldr	r2, [pc, #8]	@ (8006744 <stdio_exit_handler+0xc>)
 800673a:	4903      	ldr	r1, [pc, #12]	@ (8006748 <stdio_exit_handler+0x10>)
 800673c:	4803      	ldr	r0, [pc, #12]	@ (800674c <stdio_exit_handler+0x14>)
 800673e:	f000 b869 	b.w	8006814 <_fwalk_sglue>
 8006742:	bf00      	nop
 8006744:	2000000c 	.word	0x2000000c
 8006748:	080092e5 	.word	0x080092e5
 800674c:	2000001c 	.word	0x2000001c

08006750 <cleanup_stdio>:
 8006750:	6841      	ldr	r1, [r0, #4]
 8006752:	4b0c      	ldr	r3, [pc, #48]	@ (8006784 <cleanup_stdio+0x34>)
 8006754:	4299      	cmp	r1, r3
 8006756:	b510      	push	{r4, lr}
 8006758:	4604      	mov	r4, r0
 800675a:	d001      	beq.n	8006760 <cleanup_stdio+0x10>
 800675c:	f002 fdc2 	bl	80092e4 <_fflush_r>
 8006760:	68a1      	ldr	r1, [r4, #8]
 8006762:	4b09      	ldr	r3, [pc, #36]	@ (8006788 <cleanup_stdio+0x38>)
 8006764:	4299      	cmp	r1, r3
 8006766:	d002      	beq.n	800676e <cleanup_stdio+0x1e>
 8006768:	4620      	mov	r0, r4
 800676a:	f002 fdbb 	bl	80092e4 <_fflush_r>
 800676e:	68e1      	ldr	r1, [r4, #12]
 8006770:	4b06      	ldr	r3, [pc, #24]	@ (800678c <cleanup_stdio+0x3c>)
 8006772:	4299      	cmp	r1, r3
 8006774:	d004      	beq.n	8006780 <cleanup_stdio+0x30>
 8006776:	4620      	mov	r0, r4
 8006778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800677c:	f002 bdb2 	b.w	80092e4 <_fflush_r>
 8006780:	bd10      	pop	{r4, pc}
 8006782:	bf00      	nop
 8006784:	2000033c 	.word	0x2000033c
 8006788:	200003a4 	.word	0x200003a4
 800678c:	2000040c 	.word	0x2000040c

08006790 <global_stdio_init.part.0>:
 8006790:	b510      	push	{r4, lr}
 8006792:	4b0b      	ldr	r3, [pc, #44]	@ (80067c0 <global_stdio_init.part.0+0x30>)
 8006794:	4c0b      	ldr	r4, [pc, #44]	@ (80067c4 <global_stdio_init.part.0+0x34>)
 8006796:	4a0c      	ldr	r2, [pc, #48]	@ (80067c8 <global_stdio_init.part.0+0x38>)
 8006798:	601a      	str	r2, [r3, #0]
 800679a:	4620      	mov	r0, r4
 800679c:	2200      	movs	r2, #0
 800679e:	2104      	movs	r1, #4
 80067a0:	f7ff ff94 	bl	80066cc <std>
 80067a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067a8:	2201      	movs	r2, #1
 80067aa:	2109      	movs	r1, #9
 80067ac:	f7ff ff8e 	bl	80066cc <std>
 80067b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067b4:	2202      	movs	r2, #2
 80067b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ba:	2112      	movs	r1, #18
 80067bc:	f7ff bf86 	b.w	80066cc <std>
 80067c0:	20000474 	.word	0x20000474
 80067c4:	2000033c 	.word	0x2000033c
 80067c8:	08006739 	.word	0x08006739

080067cc <__sfp_lock_acquire>:
 80067cc:	4801      	ldr	r0, [pc, #4]	@ (80067d4 <__sfp_lock_acquire+0x8>)
 80067ce:	f000 b920 	b.w	8006a12 <__retarget_lock_acquire_recursive>
 80067d2:	bf00      	nop
 80067d4:	2000047d 	.word	0x2000047d

080067d8 <__sfp_lock_release>:
 80067d8:	4801      	ldr	r0, [pc, #4]	@ (80067e0 <__sfp_lock_release+0x8>)
 80067da:	f000 b91b 	b.w	8006a14 <__retarget_lock_release_recursive>
 80067de:	bf00      	nop
 80067e0:	2000047d 	.word	0x2000047d

080067e4 <__sinit>:
 80067e4:	b510      	push	{r4, lr}
 80067e6:	4604      	mov	r4, r0
 80067e8:	f7ff fff0 	bl	80067cc <__sfp_lock_acquire>
 80067ec:	6a23      	ldr	r3, [r4, #32]
 80067ee:	b11b      	cbz	r3, 80067f8 <__sinit+0x14>
 80067f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f4:	f7ff bff0 	b.w	80067d8 <__sfp_lock_release>
 80067f8:	4b04      	ldr	r3, [pc, #16]	@ (800680c <__sinit+0x28>)
 80067fa:	6223      	str	r3, [r4, #32]
 80067fc:	4b04      	ldr	r3, [pc, #16]	@ (8006810 <__sinit+0x2c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1f5      	bne.n	80067f0 <__sinit+0xc>
 8006804:	f7ff ffc4 	bl	8006790 <global_stdio_init.part.0>
 8006808:	e7f2      	b.n	80067f0 <__sinit+0xc>
 800680a:	bf00      	nop
 800680c:	08006751 	.word	0x08006751
 8006810:	20000474 	.word	0x20000474

08006814 <_fwalk_sglue>:
 8006814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006818:	4607      	mov	r7, r0
 800681a:	4688      	mov	r8, r1
 800681c:	4614      	mov	r4, r2
 800681e:	2600      	movs	r6, #0
 8006820:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006824:	f1b9 0901 	subs.w	r9, r9, #1
 8006828:	d505      	bpl.n	8006836 <_fwalk_sglue+0x22>
 800682a:	6824      	ldr	r4, [r4, #0]
 800682c:	2c00      	cmp	r4, #0
 800682e:	d1f7      	bne.n	8006820 <_fwalk_sglue+0xc>
 8006830:	4630      	mov	r0, r6
 8006832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006836:	89ab      	ldrh	r3, [r5, #12]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d907      	bls.n	800684c <_fwalk_sglue+0x38>
 800683c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006840:	3301      	adds	r3, #1
 8006842:	d003      	beq.n	800684c <_fwalk_sglue+0x38>
 8006844:	4629      	mov	r1, r5
 8006846:	4638      	mov	r0, r7
 8006848:	47c0      	blx	r8
 800684a:	4306      	orrs	r6, r0
 800684c:	3568      	adds	r5, #104	@ 0x68
 800684e:	e7e9      	b.n	8006824 <_fwalk_sglue+0x10>

08006850 <siprintf>:
 8006850:	b40e      	push	{r1, r2, r3}
 8006852:	b500      	push	{lr}
 8006854:	b09c      	sub	sp, #112	@ 0x70
 8006856:	ab1d      	add	r3, sp, #116	@ 0x74
 8006858:	9002      	str	r0, [sp, #8]
 800685a:	9006      	str	r0, [sp, #24]
 800685c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006860:	4809      	ldr	r0, [pc, #36]	@ (8006888 <siprintf+0x38>)
 8006862:	9107      	str	r1, [sp, #28]
 8006864:	9104      	str	r1, [sp, #16]
 8006866:	4909      	ldr	r1, [pc, #36]	@ (800688c <siprintf+0x3c>)
 8006868:	f853 2b04 	ldr.w	r2, [r3], #4
 800686c:	9105      	str	r1, [sp, #20]
 800686e:	6800      	ldr	r0, [r0, #0]
 8006870:	9301      	str	r3, [sp, #4]
 8006872:	a902      	add	r1, sp, #8
 8006874:	f002 fbb6 	bl	8008fe4 <_svfiprintf_r>
 8006878:	9b02      	ldr	r3, [sp, #8]
 800687a:	2200      	movs	r2, #0
 800687c:	701a      	strb	r2, [r3, #0]
 800687e:	b01c      	add	sp, #112	@ 0x70
 8006880:	f85d eb04 	ldr.w	lr, [sp], #4
 8006884:	b003      	add	sp, #12
 8006886:	4770      	bx	lr
 8006888:	20000018 	.word	0x20000018
 800688c:	ffff0208 	.word	0xffff0208

08006890 <__sread>:
 8006890:	b510      	push	{r4, lr}
 8006892:	460c      	mov	r4, r1
 8006894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006898:	f000 f86c 	bl	8006974 <_read_r>
 800689c:	2800      	cmp	r0, #0
 800689e:	bfab      	itete	ge
 80068a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80068a2:	89a3      	ldrhlt	r3, [r4, #12]
 80068a4:	181b      	addge	r3, r3, r0
 80068a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068aa:	bfac      	ite	ge
 80068ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80068ae:	81a3      	strhlt	r3, [r4, #12]
 80068b0:	bd10      	pop	{r4, pc}

080068b2 <__swrite>:
 80068b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b6:	461f      	mov	r7, r3
 80068b8:	898b      	ldrh	r3, [r1, #12]
 80068ba:	05db      	lsls	r3, r3, #23
 80068bc:	4605      	mov	r5, r0
 80068be:	460c      	mov	r4, r1
 80068c0:	4616      	mov	r6, r2
 80068c2:	d505      	bpl.n	80068d0 <__swrite+0x1e>
 80068c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c8:	2302      	movs	r3, #2
 80068ca:	2200      	movs	r2, #0
 80068cc:	f000 f840 	bl	8006950 <_lseek_r>
 80068d0:	89a3      	ldrh	r3, [r4, #12]
 80068d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068da:	81a3      	strh	r3, [r4, #12]
 80068dc:	4632      	mov	r2, r6
 80068de:	463b      	mov	r3, r7
 80068e0:	4628      	mov	r0, r5
 80068e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068e6:	f000 b857 	b.w	8006998 <_write_r>

080068ea <__sseek>:
 80068ea:	b510      	push	{r4, lr}
 80068ec:	460c      	mov	r4, r1
 80068ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f2:	f000 f82d 	bl	8006950 <_lseek_r>
 80068f6:	1c43      	adds	r3, r0, #1
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	bf15      	itete	ne
 80068fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80068fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006902:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006906:	81a3      	strheq	r3, [r4, #12]
 8006908:	bf18      	it	ne
 800690a:	81a3      	strhne	r3, [r4, #12]
 800690c:	bd10      	pop	{r4, pc}

0800690e <__sclose>:
 800690e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006912:	f000 b80d 	b.w	8006930 <_close_r>

08006916 <memset>:
 8006916:	4402      	add	r2, r0
 8006918:	4603      	mov	r3, r0
 800691a:	4293      	cmp	r3, r2
 800691c:	d100      	bne.n	8006920 <memset+0xa>
 800691e:	4770      	bx	lr
 8006920:	f803 1b01 	strb.w	r1, [r3], #1
 8006924:	e7f9      	b.n	800691a <memset+0x4>
	...

08006928 <_localeconv_r>:
 8006928:	4800      	ldr	r0, [pc, #0]	@ (800692c <_localeconv_r+0x4>)
 800692a:	4770      	bx	lr
 800692c:	20000158 	.word	0x20000158

08006930 <_close_r>:
 8006930:	b538      	push	{r3, r4, r5, lr}
 8006932:	4d06      	ldr	r5, [pc, #24]	@ (800694c <_close_r+0x1c>)
 8006934:	2300      	movs	r3, #0
 8006936:	4604      	mov	r4, r0
 8006938:	4608      	mov	r0, r1
 800693a:	602b      	str	r3, [r5, #0]
 800693c:	f7fa fecf 	bl	80016de <_close>
 8006940:	1c43      	adds	r3, r0, #1
 8006942:	d102      	bne.n	800694a <_close_r+0x1a>
 8006944:	682b      	ldr	r3, [r5, #0]
 8006946:	b103      	cbz	r3, 800694a <_close_r+0x1a>
 8006948:	6023      	str	r3, [r4, #0]
 800694a:	bd38      	pop	{r3, r4, r5, pc}
 800694c:	20000478 	.word	0x20000478

08006950 <_lseek_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	4d07      	ldr	r5, [pc, #28]	@ (8006970 <_lseek_r+0x20>)
 8006954:	4604      	mov	r4, r0
 8006956:	4608      	mov	r0, r1
 8006958:	4611      	mov	r1, r2
 800695a:	2200      	movs	r2, #0
 800695c:	602a      	str	r2, [r5, #0]
 800695e:	461a      	mov	r2, r3
 8006960:	f7fa fee4 	bl	800172c <_lseek>
 8006964:	1c43      	adds	r3, r0, #1
 8006966:	d102      	bne.n	800696e <_lseek_r+0x1e>
 8006968:	682b      	ldr	r3, [r5, #0]
 800696a:	b103      	cbz	r3, 800696e <_lseek_r+0x1e>
 800696c:	6023      	str	r3, [r4, #0]
 800696e:	bd38      	pop	{r3, r4, r5, pc}
 8006970:	20000478 	.word	0x20000478

08006974 <_read_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4d07      	ldr	r5, [pc, #28]	@ (8006994 <_read_r+0x20>)
 8006978:	4604      	mov	r4, r0
 800697a:	4608      	mov	r0, r1
 800697c:	4611      	mov	r1, r2
 800697e:	2200      	movs	r2, #0
 8006980:	602a      	str	r2, [r5, #0]
 8006982:	461a      	mov	r2, r3
 8006984:	f7fa fe72 	bl	800166c <_read>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	d102      	bne.n	8006992 <_read_r+0x1e>
 800698c:	682b      	ldr	r3, [r5, #0]
 800698e:	b103      	cbz	r3, 8006992 <_read_r+0x1e>
 8006990:	6023      	str	r3, [r4, #0]
 8006992:	bd38      	pop	{r3, r4, r5, pc}
 8006994:	20000478 	.word	0x20000478

08006998 <_write_r>:
 8006998:	b538      	push	{r3, r4, r5, lr}
 800699a:	4d07      	ldr	r5, [pc, #28]	@ (80069b8 <_write_r+0x20>)
 800699c:	4604      	mov	r4, r0
 800699e:	4608      	mov	r0, r1
 80069a0:	4611      	mov	r1, r2
 80069a2:	2200      	movs	r2, #0
 80069a4:	602a      	str	r2, [r5, #0]
 80069a6:	461a      	mov	r2, r3
 80069a8:	f7fa fe7d 	bl	80016a6 <_write>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_write_r+0x1e>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_write_r+0x1e>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	20000478 	.word	0x20000478

080069bc <__errno>:
 80069bc:	4b01      	ldr	r3, [pc, #4]	@ (80069c4 <__errno+0x8>)
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	20000018 	.word	0x20000018

080069c8 <__libc_init_array>:
 80069c8:	b570      	push	{r4, r5, r6, lr}
 80069ca:	4d0d      	ldr	r5, [pc, #52]	@ (8006a00 <__libc_init_array+0x38>)
 80069cc:	4c0d      	ldr	r4, [pc, #52]	@ (8006a04 <__libc_init_array+0x3c>)
 80069ce:	1b64      	subs	r4, r4, r5
 80069d0:	10a4      	asrs	r4, r4, #2
 80069d2:	2600      	movs	r6, #0
 80069d4:	42a6      	cmp	r6, r4
 80069d6:	d109      	bne.n	80069ec <__libc_init_array+0x24>
 80069d8:	4d0b      	ldr	r5, [pc, #44]	@ (8006a08 <__libc_init_array+0x40>)
 80069da:	4c0c      	ldr	r4, [pc, #48]	@ (8006a0c <__libc_init_array+0x44>)
 80069dc:	f003 fc78 	bl	800a2d0 <_init>
 80069e0:	1b64      	subs	r4, r4, r5
 80069e2:	10a4      	asrs	r4, r4, #2
 80069e4:	2600      	movs	r6, #0
 80069e6:	42a6      	cmp	r6, r4
 80069e8:	d105      	bne.n	80069f6 <__libc_init_array+0x2e>
 80069ea:	bd70      	pop	{r4, r5, r6, pc}
 80069ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80069f0:	4798      	blx	r3
 80069f2:	3601      	adds	r6, #1
 80069f4:	e7ee      	b.n	80069d4 <__libc_init_array+0xc>
 80069f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069fa:	4798      	blx	r3
 80069fc:	3601      	adds	r6, #1
 80069fe:	e7f2      	b.n	80069e6 <__libc_init_array+0x1e>
 8006a00:	0800a7d8 	.word	0x0800a7d8
 8006a04:	0800a7d8 	.word	0x0800a7d8
 8006a08:	0800a7d8 	.word	0x0800a7d8
 8006a0c:	0800a7dc 	.word	0x0800a7dc

08006a10 <__retarget_lock_init_recursive>:
 8006a10:	4770      	bx	lr

08006a12 <__retarget_lock_acquire_recursive>:
 8006a12:	4770      	bx	lr

08006a14 <__retarget_lock_release_recursive>:
 8006a14:	4770      	bx	lr
	...

08006a18 <nanf>:
 8006a18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006a20 <nanf+0x8>
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	7fc00000 	.word	0x7fc00000

08006a24 <quorem>:
 8006a24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a28:	6903      	ldr	r3, [r0, #16]
 8006a2a:	690c      	ldr	r4, [r1, #16]
 8006a2c:	42a3      	cmp	r3, r4
 8006a2e:	4607      	mov	r7, r0
 8006a30:	db7e      	blt.n	8006b30 <quorem+0x10c>
 8006a32:	3c01      	subs	r4, #1
 8006a34:	f101 0814 	add.w	r8, r1, #20
 8006a38:	00a3      	lsls	r3, r4, #2
 8006a3a:	f100 0514 	add.w	r5, r0, #20
 8006a3e:	9300      	str	r3, [sp, #0]
 8006a40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a4e:	3301      	adds	r3, #1
 8006a50:	429a      	cmp	r2, r3
 8006a52:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a56:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a5a:	d32e      	bcc.n	8006aba <quorem+0x96>
 8006a5c:	f04f 0a00 	mov.w	sl, #0
 8006a60:	46c4      	mov	ip, r8
 8006a62:	46ae      	mov	lr, r5
 8006a64:	46d3      	mov	fp, sl
 8006a66:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a6a:	b298      	uxth	r0, r3
 8006a6c:	fb06 a000 	mla	r0, r6, r0, sl
 8006a70:	0c02      	lsrs	r2, r0, #16
 8006a72:	0c1b      	lsrs	r3, r3, #16
 8006a74:	fb06 2303 	mla	r3, r6, r3, r2
 8006a78:	f8de 2000 	ldr.w	r2, [lr]
 8006a7c:	b280      	uxth	r0, r0
 8006a7e:	b292      	uxth	r2, r2
 8006a80:	1a12      	subs	r2, r2, r0
 8006a82:	445a      	add	r2, fp
 8006a84:	f8de 0000 	ldr.w	r0, [lr]
 8006a88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a92:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a96:	b292      	uxth	r2, r2
 8006a98:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a9c:	45e1      	cmp	r9, ip
 8006a9e:	f84e 2b04 	str.w	r2, [lr], #4
 8006aa2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006aa6:	d2de      	bcs.n	8006a66 <quorem+0x42>
 8006aa8:	9b00      	ldr	r3, [sp, #0]
 8006aaa:	58eb      	ldr	r3, [r5, r3]
 8006aac:	b92b      	cbnz	r3, 8006aba <quorem+0x96>
 8006aae:	9b01      	ldr	r3, [sp, #4]
 8006ab0:	3b04      	subs	r3, #4
 8006ab2:	429d      	cmp	r5, r3
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	d32f      	bcc.n	8006b18 <quorem+0xf4>
 8006ab8:	613c      	str	r4, [r7, #16]
 8006aba:	4638      	mov	r0, r7
 8006abc:	f001 f9c4 	bl	8007e48 <__mcmp>
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	db25      	blt.n	8006b10 <quorem+0xec>
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	2000      	movs	r0, #0
 8006ac8:	f858 2b04 	ldr.w	r2, [r8], #4
 8006acc:	f8d1 c000 	ldr.w	ip, [r1]
 8006ad0:	fa1f fe82 	uxth.w	lr, r2
 8006ad4:	fa1f f38c 	uxth.w	r3, ip
 8006ad8:	eba3 030e 	sub.w	r3, r3, lr
 8006adc:	4403      	add	r3, r0
 8006ade:	0c12      	lsrs	r2, r2, #16
 8006ae0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ae4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006aee:	45c1      	cmp	r9, r8
 8006af0:	f841 3b04 	str.w	r3, [r1], #4
 8006af4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006af8:	d2e6      	bcs.n	8006ac8 <quorem+0xa4>
 8006afa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006afe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b02:	b922      	cbnz	r2, 8006b0e <quorem+0xea>
 8006b04:	3b04      	subs	r3, #4
 8006b06:	429d      	cmp	r5, r3
 8006b08:	461a      	mov	r2, r3
 8006b0a:	d30b      	bcc.n	8006b24 <quorem+0x100>
 8006b0c:	613c      	str	r4, [r7, #16]
 8006b0e:	3601      	adds	r6, #1
 8006b10:	4630      	mov	r0, r6
 8006b12:	b003      	add	sp, #12
 8006b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b18:	6812      	ldr	r2, [r2, #0]
 8006b1a:	3b04      	subs	r3, #4
 8006b1c:	2a00      	cmp	r2, #0
 8006b1e:	d1cb      	bne.n	8006ab8 <quorem+0x94>
 8006b20:	3c01      	subs	r4, #1
 8006b22:	e7c6      	b.n	8006ab2 <quorem+0x8e>
 8006b24:	6812      	ldr	r2, [r2, #0]
 8006b26:	3b04      	subs	r3, #4
 8006b28:	2a00      	cmp	r2, #0
 8006b2a:	d1ef      	bne.n	8006b0c <quorem+0xe8>
 8006b2c:	3c01      	subs	r4, #1
 8006b2e:	e7ea      	b.n	8006b06 <quorem+0xe2>
 8006b30:	2000      	movs	r0, #0
 8006b32:	e7ee      	b.n	8006b12 <quorem+0xee>
 8006b34:	0000      	movs	r0, r0
	...

08006b38 <_dtoa_r>:
 8006b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b3c:	69c7      	ldr	r7, [r0, #28]
 8006b3e:	b099      	sub	sp, #100	@ 0x64
 8006b40:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006b44:	ec55 4b10 	vmov	r4, r5, d0
 8006b48:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006b4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b4c:	4683      	mov	fp, r0
 8006b4e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b52:	b97f      	cbnz	r7, 8006b74 <_dtoa_r+0x3c>
 8006b54:	2010      	movs	r0, #16
 8006b56:	f000 fdfd 	bl	8007754 <malloc>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006b60:	b920      	cbnz	r0, 8006b6c <_dtoa_r+0x34>
 8006b62:	4ba7      	ldr	r3, [pc, #668]	@ (8006e00 <_dtoa_r+0x2c8>)
 8006b64:	21ef      	movs	r1, #239	@ 0xef
 8006b66:	48a7      	ldr	r0, [pc, #668]	@ (8006e04 <_dtoa_r+0x2cc>)
 8006b68:	f002 fc36 	bl	80093d8 <__assert_func>
 8006b6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b70:	6007      	str	r7, [r0, #0]
 8006b72:	60c7      	str	r7, [r0, #12]
 8006b74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b78:	6819      	ldr	r1, [r3, #0]
 8006b7a:	b159      	cbz	r1, 8006b94 <_dtoa_r+0x5c>
 8006b7c:	685a      	ldr	r2, [r3, #4]
 8006b7e:	604a      	str	r2, [r1, #4]
 8006b80:	2301      	movs	r3, #1
 8006b82:	4093      	lsls	r3, r2
 8006b84:	608b      	str	r3, [r1, #8]
 8006b86:	4658      	mov	r0, fp
 8006b88:	f000 feda 	bl	8007940 <_Bfree>
 8006b8c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b90:	2200      	movs	r2, #0
 8006b92:	601a      	str	r2, [r3, #0]
 8006b94:	1e2b      	subs	r3, r5, #0
 8006b96:	bfb9      	ittee	lt
 8006b98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b9c:	9303      	strlt	r3, [sp, #12]
 8006b9e:	2300      	movge	r3, #0
 8006ba0:	6033      	strge	r3, [r6, #0]
 8006ba2:	9f03      	ldr	r7, [sp, #12]
 8006ba4:	4b98      	ldr	r3, [pc, #608]	@ (8006e08 <_dtoa_r+0x2d0>)
 8006ba6:	bfbc      	itt	lt
 8006ba8:	2201      	movlt	r2, #1
 8006baa:	6032      	strlt	r2, [r6, #0]
 8006bac:	43bb      	bics	r3, r7
 8006bae:	d112      	bne.n	8006bd6 <_dtoa_r+0x9e>
 8006bb0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006bb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006bb6:	6013      	str	r3, [r2, #0]
 8006bb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006bbc:	4323      	orrs	r3, r4
 8006bbe:	f000 854d 	beq.w	800765c <_dtoa_r+0xb24>
 8006bc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006bc4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006e1c <_dtoa_r+0x2e4>
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 854f 	beq.w	800766c <_dtoa_r+0xb34>
 8006bce:	f10a 0303 	add.w	r3, sl, #3
 8006bd2:	f000 bd49 	b.w	8007668 <_dtoa_r+0xb30>
 8006bd6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	ec51 0b17 	vmov	r0, r1, d7
 8006be0:	2300      	movs	r3, #0
 8006be2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006be6:	f7f9 ff6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bea:	4680      	mov	r8, r0
 8006bec:	b158      	cbz	r0, 8006c06 <_dtoa_r+0xce>
 8006bee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	6013      	str	r3, [r2, #0]
 8006bf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006bf6:	b113      	cbz	r3, 8006bfe <_dtoa_r+0xc6>
 8006bf8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006bfa:	4b84      	ldr	r3, [pc, #528]	@ (8006e0c <_dtoa_r+0x2d4>)
 8006bfc:	6013      	str	r3, [r2, #0]
 8006bfe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006e20 <_dtoa_r+0x2e8>
 8006c02:	f000 bd33 	b.w	800766c <_dtoa_r+0xb34>
 8006c06:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006c0a:	aa16      	add	r2, sp, #88	@ 0x58
 8006c0c:	a917      	add	r1, sp, #92	@ 0x5c
 8006c0e:	4658      	mov	r0, fp
 8006c10:	f001 fa3a 	bl	8008088 <__d2b>
 8006c14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006c18:	4681      	mov	r9, r0
 8006c1a:	2e00      	cmp	r6, #0
 8006c1c:	d077      	beq.n	8006d0e <_dtoa_r+0x1d6>
 8006c1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c20:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006c30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006c34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006c38:	4619      	mov	r1, r3
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	4b74      	ldr	r3, [pc, #464]	@ (8006e10 <_dtoa_r+0x2d8>)
 8006c3e:	f7f9 fb23 	bl	8000288 <__aeabi_dsub>
 8006c42:	a369      	add	r3, pc, #420	@ (adr r3, 8006de8 <_dtoa_r+0x2b0>)
 8006c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c48:	f7f9 fcd6 	bl	80005f8 <__aeabi_dmul>
 8006c4c:	a368      	add	r3, pc, #416	@ (adr r3, 8006df0 <_dtoa_r+0x2b8>)
 8006c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c52:	f7f9 fb1b 	bl	800028c <__adddf3>
 8006c56:	4604      	mov	r4, r0
 8006c58:	4630      	mov	r0, r6
 8006c5a:	460d      	mov	r5, r1
 8006c5c:	f7f9 fc62 	bl	8000524 <__aeabi_i2d>
 8006c60:	a365      	add	r3, pc, #404	@ (adr r3, 8006df8 <_dtoa_r+0x2c0>)
 8006c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c66:	f7f9 fcc7 	bl	80005f8 <__aeabi_dmul>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 fb0b 	bl	800028c <__adddf3>
 8006c76:	4604      	mov	r4, r0
 8006c78:	460d      	mov	r5, r1
 8006c7a:	f7f9 ff6d 	bl	8000b58 <__aeabi_d2iz>
 8006c7e:	2200      	movs	r2, #0
 8006c80:	4607      	mov	r7, r0
 8006c82:	2300      	movs	r3, #0
 8006c84:	4620      	mov	r0, r4
 8006c86:	4629      	mov	r1, r5
 8006c88:	f7f9 ff28 	bl	8000adc <__aeabi_dcmplt>
 8006c8c:	b140      	cbz	r0, 8006ca0 <_dtoa_r+0x168>
 8006c8e:	4638      	mov	r0, r7
 8006c90:	f7f9 fc48 	bl	8000524 <__aeabi_i2d>
 8006c94:	4622      	mov	r2, r4
 8006c96:	462b      	mov	r3, r5
 8006c98:	f7f9 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c9c:	b900      	cbnz	r0, 8006ca0 <_dtoa_r+0x168>
 8006c9e:	3f01      	subs	r7, #1
 8006ca0:	2f16      	cmp	r7, #22
 8006ca2:	d851      	bhi.n	8006d48 <_dtoa_r+0x210>
 8006ca4:	4b5b      	ldr	r3, [pc, #364]	@ (8006e14 <_dtoa_r+0x2dc>)
 8006ca6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cb2:	f7f9 ff13 	bl	8000adc <__aeabi_dcmplt>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	d048      	beq.n	8006d4c <_dtoa_r+0x214>
 8006cba:	3f01      	subs	r7, #1
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	9312      	str	r3, [sp, #72]	@ 0x48
 8006cc0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006cc2:	1b9b      	subs	r3, r3, r6
 8006cc4:	1e5a      	subs	r2, r3, #1
 8006cc6:	bf44      	itt	mi
 8006cc8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006ccc:	2300      	movmi	r3, #0
 8006cce:	9208      	str	r2, [sp, #32]
 8006cd0:	bf54      	ite	pl
 8006cd2:	f04f 0800 	movpl.w	r8, #0
 8006cd6:	9308      	strmi	r3, [sp, #32]
 8006cd8:	2f00      	cmp	r7, #0
 8006cda:	db39      	blt.n	8006d50 <_dtoa_r+0x218>
 8006cdc:	9b08      	ldr	r3, [sp, #32]
 8006cde:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006ce0:	443b      	add	r3, r7
 8006ce2:	9308      	str	r3, [sp, #32]
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cea:	2b09      	cmp	r3, #9
 8006cec:	d864      	bhi.n	8006db8 <_dtoa_r+0x280>
 8006cee:	2b05      	cmp	r3, #5
 8006cf0:	bfc4      	itt	gt
 8006cf2:	3b04      	subgt	r3, #4
 8006cf4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf8:	f1a3 0302 	sub.w	r3, r3, #2
 8006cfc:	bfcc      	ite	gt
 8006cfe:	2400      	movgt	r4, #0
 8006d00:	2401      	movle	r4, #1
 8006d02:	2b03      	cmp	r3, #3
 8006d04:	d863      	bhi.n	8006dce <_dtoa_r+0x296>
 8006d06:	e8df f003 	tbb	[pc, r3]
 8006d0a:	372a      	.short	0x372a
 8006d0c:	5535      	.short	0x5535
 8006d0e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006d12:	441e      	add	r6, r3
 8006d14:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006d18:	2b20      	cmp	r3, #32
 8006d1a:	bfc1      	itttt	gt
 8006d1c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006d20:	409f      	lslgt	r7, r3
 8006d22:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006d26:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006d2a:	bfd6      	itet	le
 8006d2c:	f1c3 0320 	rsble	r3, r3, #32
 8006d30:	ea47 0003 	orrgt.w	r0, r7, r3
 8006d34:	fa04 f003 	lslle.w	r0, r4, r3
 8006d38:	f7f9 fbe4 	bl	8000504 <__aeabi_ui2d>
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006d42:	3e01      	subs	r6, #1
 8006d44:	9214      	str	r2, [sp, #80]	@ 0x50
 8006d46:	e777      	b.n	8006c38 <_dtoa_r+0x100>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e7b8      	b.n	8006cbe <_dtoa_r+0x186>
 8006d4c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006d4e:	e7b7      	b.n	8006cc0 <_dtoa_r+0x188>
 8006d50:	427b      	negs	r3, r7
 8006d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d54:	2300      	movs	r3, #0
 8006d56:	eba8 0807 	sub.w	r8, r8, r7
 8006d5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d5c:	e7c4      	b.n	8006ce8 <_dtoa_r+0x1b0>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	dc35      	bgt.n	8006dd4 <_dtoa_r+0x29c>
 8006d68:	2301      	movs	r3, #1
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	9307      	str	r3, [sp, #28]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d72:	e00b      	b.n	8006d8c <_dtoa_r+0x254>
 8006d74:	2301      	movs	r3, #1
 8006d76:	e7f3      	b.n	8006d60 <_dtoa_r+0x228>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d7e:	18fb      	adds	r3, r7, r3
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	3301      	adds	r3, #1
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	9307      	str	r3, [sp, #28]
 8006d88:	bfb8      	it	lt
 8006d8a:	2301      	movlt	r3, #1
 8006d8c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006d90:	2100      	movs	r1, #0
 8006d92:	2204      	movs	r2, #4
 8006d94:	f102 0514 	add.w	r5, r2, #20
 8006d98:	429d      	cmp	r5, r3
 8006d9a:	d91f      	bls.n	8006ddc <_dtoa_r+0x2a4>
 8006d9c:	6041      	str	r1, [r0, #4]
 8006d9e:	4658      	mov	r0, fp
 8006da0:	f000 fd8e 	bl	80078c0 <_Balloc>
 8006da4:	4682      	mov	sl, r0
 8006da6:	2800      	cmp	r0, #0
 8006da8:	d13c      	bne.n	8006e24 <_dtoa_r+0x2ec>
 8006daa:	4b1b      	ldr	r3, [pc, #108]	@ (8006e18 <_dtoa_r+0x2e0>)
 8006dac:	4602      	mov	r2, r0
 8006dae:	f240 11af 	movw	r1, #431	@ 0x1af
 8006db2:	e6d8      	b.n	8006b66 <_dtoa_r+0x2e>
 8006db4:	2301      	movs	r3, #1
 8006db6:	e7e0      	b.n	8006d7a <_dtoa_r+0x242>
 8006db8:	2401      	movs	r4, #1
 8006dba:	2300      	movs	r3, #0
 8006dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dbe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	9307      	str	r3, [sp, #28]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	2312      	movs	r3, #18
 8006dcc:	e7d0      	b.n	8006d70 <_dtoa_r+0x238>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006dd2:	e7f5      	b.n	8006dc0 <_dtoa_r+0x288>
 8006dd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dd6:	9300      	str	r3, [sp, #0]
 8006dd8:	9307      	str	r3, [sp, #28]
 8006dda:	e7d7      	b.n	8006d8c <_dtoa_r+0x254>
 8006ddc:	3101      	adds	r1, #1
 8006dde:	0052      	lsls	r2, r2, #1
 8006de0:	e7d8      	b.n	8006d94 <_dtoa_r+0x25c>
 8006de2:	bf00      	nop
 8006de4:	f3af 8000 	nop.w
 8006de8:	636f4361 	.word	0x636f4361
 8006dec:	3fd287a7 	.word	0x3fd287a7
 8006df0:	8b60c8b3 	.word	0x8b60c8b3
 8006df4:	3fc68a28 	.word	0x3fc68a28
 8006df8:	509f79fb 	.word	0x509f79fb
 8006dfc:	3fd34413 	.word	0x3fd34413
 8006e00:	0800a3e6 	.word	0x0800a3e6
 8006e04:	0800a3fd 	.word	0x0800a3fd
 8006e08:	7ff00000 	.word	0x7ff00000
 8006e0c:	0800a3b1 	.word	0x0800a3b1
 8006e10:	3ff80000 	.word	0x3ff80000
 8006e14:	0800a4f8 	.word	0x0800a4f8
 8006e18:	0800a455 	.word	0x0800a455
 8006e1c:	0800a3e2 	.word	0x0800a3e2
 8006e20:	0800a3b0 	.word	0x0800a3b0
 8006e24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e28:	6018      	str	r0, [r3, #0]
 8006e2a:	9b07      	ldr	r3, [sp, #28]
 8006e2c:	2b0e      	cmp	r3, #14
 8006e2e:	f200 80a4 	bhi.w	8006f7a <_dtoa_r+0x442>
 8006e32:	2c00      	cmp	r4, #0
 8006e34:	f000 80a1 	beq.w	8006f7a <_dtoa_r+0x442>
 8006e38:	2f00      	cmp	r7, #0
 8006e3a:	dd33      	ble.n	8006ea4 <_dtoa_r+0x36c>
 8006e3c:	4bad      	ldr	r3, [pc, #692]	@ (80070f4 <_dtoa_r+0x5bc>)
 8006e3e:	f007 020f 	and.w	r2, r7, #15
 8006e42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e46:	ed93 7b00 	vldr	d7, [r3]
 8006e4a:	05f8      	lsls	r0, r7, #23
 8006e4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006e50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006e54:	d516      	bpl.n	8006e84 <_dtoa_r+0x34c>
 8006e56:	4ba8      	ldr	r3, [pc, #672]	@ (80070f8 <_dtoa_r+0x5c0>)
 8006e58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e60:	f7f9 fcf4 	bl	800084c <__aeabi_ddiv>
 8006e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e68:	f004 040f 	and.w	r4, r4, #15
 8006e6c:	2603      	movs	r6, #3
 8006e6e:	4da2      	ldr	r5, [pc, #648]	@ (80070f8 <_dtoa_r+0x5c0>)
 8006e70:	b954      	cbnz	r4, 8006e88 <_dtoa_r+0x350>
 8006e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e7a:	f7f9 fce7 	bl	800084c <__aeabi_ddiv>
 8006e7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e82:	e028      	b.n	8006ed6 <_dtoa_r+0x39e>
 8006e84:	2602      	movs	r6, #2
 8006e86:	e7f2      	b.n	8006e6e <_dtoa_r+0x336>
 8006e88:	07e1      	lsls	r1, r4, #31
 8006e8a:	d508      	bpl.n	8006e9e <_dtoa_r+0x366>
 8006e8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e94:	f7f9 fbb0 	bl	80005f8 <__aeabi_dmul>
 8006e98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e9c:	3601      	adds	r6, #1
 8006e9e:	1064      	asrs	r4, r4, #1
 8006ea0:	3508      	adds	r5, #8
 8006ea2:	e7e5      	b.n	8006e70 <_dtoa_r+0x338>
 8006ea4:	f000 80d2 	beq.w	800704c <_dtoa_r+0x514>
 8006ea8:	427c      	negs	r4, r7
 8006eaa:	4b92      	ldr	r3, [pc, #584]	@ (80070f4 <_dtoa_r+0x5bc>)
 8006eac:	4d92      	ldr	r5, [pc, #584]	@ (80070f8 <_dtoa_r+0x5c0>)
 8006eae:	f004 020f 	and.w	r2, r4, #15
 8006eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ebe:	f7f9 fb9b 	bl	80005f8 <__aeabi_dmul>
 8006ec2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ec6:	1124      	asrs	r4, r4, #4
 8006ec8:	2300      	movs	r3, #0
 8006eca:	2602      	movs	r6, #2
 8006ecc:	2c00      	cmp	r4, #0
 8006ece:	f040 80b2 	bne.w	8007036 <_dtoa_r+0x4fe>
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1d3      	bne.n	8006e7e <_dtoa_r+0x346>
 8006ed6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ed8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	f000 80b7 	beq.w	8007050 <_dtoa_r+0x518>
 8006ee2:	4b86      	ldr	r3, [pc, #536]	@ (80070fc <_dtoa_r+0x5c4>)
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	4629      	mov	r1, r5
 8006eea:	f7f9 fdf7 	bl	8000adc <__aeabi_dcmplt>
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	f000 80ae 	beq.w	8007050 <_dtoa_r+0x518>
 8006ef4:	9b07      	ldr	r3, [sp, #28]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f000 80aa 	beq.w	8007050 <_dtoa_r+0x518>
 8006efc:	9b00      	ldr	r3, [sp, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	dd37      	ble.n	8006f72 <_dtoa_r+0x43a>
 8006f02:	1e7b      	subs	r3, r7, #1
 8006f04:	9304      	str	r3, [sp, #16]
 8006f06:	4620      	mov	r0, r4
 8006f08:	4b7d      	ldr	r3, [pc, #500]	@ (8007100 <_dtoa_r+0x5c8>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	4629      	mov	r1, r5
 8006f0e:	f7f9 fb73 	bl	80005f8 <__aeabi_dmul>
 8006f12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f16:	9c00      	ldr	r4, [sp, #0]
 8006f18:	3601      	adds	r6, #1
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	f7f9 fb02 	bl	8000524 <__aeabi_i2d>
 8006f20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f24:	f7f9 fb68 	bl	80005f8 <__aeabi_dmul>
 8006f28:	4b76      	ldr	r3, [pc, #472]	@ (8007104 <_dtoa_r+0x5cc>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f7f9 f9ae 	bl	800028c <__adddf3>
 8006f30:	4605      	mov	r5, r0
 8006f32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006f36:	2c00      	cmp	r4, #0
 8006f38:	f040 808d 	bne.w	8007056 <_dtoa_r+0x51e>
 8006f3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f40:	4b71      	ldr	r3, [pc, #452]	@ (8007108 <_dtoa_r+0x5d0>)
 8006f42:	2200      	movs	r2, #0
 8006f44:	f7f9 f9a0 	bl	8000288 <__aeabi_dsub>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f50:	462a      	mov	r2, r5
 8006f52:	4633      	mov	r3, r6
 8006f54:	f7f9 fde0 	bl	8000b18 <__aeabi_dcmpgt>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	f040 828b 	bne.w	8007474 <_dtoa_r+0x93c>
 8006f5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f62:	462a      	mov	r2, r5
 8006f64:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f68:	f7f9 fdb8 	bl	8000adc <__aeabi_dcmplt>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f040 8128 	bne.w	80071c2 <_dtoa_r+0x68a>
 8006f72:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f76:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006f7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f2c0 815a 	blt.w	8007236 <_dtoa_r+0x6fe>
 8006f82:	2f0e      	cmp	r7, #14
 8006f84:	f300 8157 	bgt.w	8007236 <_dtoa_r+0x6fe>
 8006f88:	4b5a      	ldr	r3, [pc, #360]	@ (80070f4 <_dtoa_r+0x5bc>)
 8006f8a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f8e:	ed93 7b00 	vldr	d7, [r3]
 8006f92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	ed8d 7b00 	vstr	d7, [sp]
 8006f9a:	da03      	bge.n	8006fa4 <_dtoa_r+0x46c>
 8006f9c:	9b07      	ldr	r3, [sp, #28]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f340 8101 	ble.w	80071a6 <_dtoa_r+0x66e>
 8006fa4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fa8:	4656      	mov	r6, sl
 8006faa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fae:	4620      	mov	r0, r4
 8006fb0:	4629      	mov	r1, r5
 8006fb2:	f7f9 fc4b 	bl	800084c <__aeabi_ddiv>
 8006fb6:	f7f9 fdcf 	bl	8000b58 <__aeabi_d2iz>
 8006fba:	4680      	mov	r8, r0
 8006fbc:	f7f9 fab2 	bl	8000524 <__aeabi_i2d>
 8006fc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fc4:	f7f9 fb18 	bl	80005f8 <__aeabi_dmul>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4620      	mov	r0, r4
 8006fce:	4629      	mov	r1, r5
 8006fd0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fd4:	f7f9 f958 	bl	8000288 <__aeabi_dsub>
 8006fd8:	f806 4b01 	strb.w	r4, [r6], #1
 8006fdc:	9d07      	ldr	r5, [sp, #28]
 8006fde:	eba6 040a 	sub.w	r4, r6, sl
 8006fe2:	42a5      	cmp	r5, r4
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	f040 8117 	bne.w	800721a <_dtoa_r+0x6e2>
 8006fec:	f7f9 f94e 	bl	800028c <__adddf3>
 8006ff0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ff4:	4604      	mov	r4, r0
 8006ff6:	460d      	mov	r5, r1
 8006ff8:	f7f9 fd8e 	bl	8000b18 <__aeabi_dcmpgt>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	f040 80f9 	bne.w	80071f4 <_dtoa_r+0x6bc>
 8007002:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007006:	4620      	mov	r0, r4
 8007008:	4629      	mov	r1, r5
 800700a:	f7f9 fd5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800700e:	b118      	cbz	r0, 8007018 <_dtoa_r+0x4e0>
 8007010:	f018 0f01 	tst.w	r8, #1
 8007014:	f040 80ee 	bne.w	80071f4 <_dtoa_r+0x6bc>
 8007018:	4649      	mov	r1, r9
 800701a:	4658      	mov	r0, fp
 800701c:	f000 fc90 	bl	8007940 <_Bfree>
 8007020:	2300      	movs	r3, #0
 8007022:	7033      	strb	r3, [r6, #0]
 8007024:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007026:	3701      	adds	r7, #1
 8007028:	601f      	str	r7, [r3, #0]
 800702a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800702c:	2b00      	cmp	r3, #0
 800702e:	f000 831d 	beq.w	800766c <_dtoa_r+0xb34>
 8007032:	601e      	str	r6, [r3, #0]
 8007034:	e31a      	b.n	800766c <_dtoa_r+0xb34>
 8007036:	07e2      	lsls	r2, r4, #31
 8007038:	d505      	bpl.n	8007046 <_dtoa_r+0x50e>
 800703a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800703e:	f7f9 fadb 	bl	80005f8 <__aeabi_dmul>
 8007042:	3601      	adds	r6, #1
 8007044:	2301      	movs	r3, #1
 8007046:	1064      	asrs	r4, r4, #1
 8007048:	3508      	adds	r5, #8
 800704a:	e73f      	b.n	8006ecc <_dtoa_r+0x394>
 800704c:	2602      	movs	r6, #2
 800704e:	e742      	b.n	8006ed6 <_dtoa_r+0x39e>
 8007050:	9c07      	ldr	r4, [sp, #28]
 8007052:	9704      	str	r7, [sp, #16]
 8007054:	e761      	b.n	8006f1a <_dtoa_r+0x3e2>
 8007056:	4b27      	ldr	r3, [pc, #156]	@ (80070f4 <_dtoa_r+0x5bc>)
 8007058:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800705a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800705e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007062:	4454      	add	r4, sl
 8007064:	2900      	cmp	r1, #0
 8007066:	d053      	beq.n	8007110 <_dtoa_r+0x5d8>
 8007068:	4928      	ldr	r1, [pc, #160]	@ (800710c <_dtoa_r+0x5d4>)
 800706a:	2000      	movs	r0, #0
 800706c:	f7f9 fbee 	bl	800084c <__aeabi_ddiv>
 8007070:	4633      	mov	r3, r6
 8007072:	462a      	mov	r2, r5
 8007074:	f7f9 f908 	bl	8000288 <__aeabi_dsub>
 8007078:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800707c:	4656      	mov	r6, sl
 800707e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007082:	f7f9 fd69 	bl	8000b58 <__aeabi_d2iz>
 8007086:	4605      	mov	r5, r0
 8007088:	f7f9 fa4c 	bl	8000524 <__aeabi_i2d>
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007094:	f7f9 f8f8 	bl	8000288 <__aeabi_dsub>
 8007098:	3530      	adds	r5, #48	@ 0x30
 800709a:	4602      	mov	r2, r0
 800709c:	460b      	mov	r3, r1
 800709e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070a2:	f806 5b01 	strb.w	r5, [r6], #1
 80070a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070aa:	f7f9 fd17 	bl	8000adc <__aeabi_dcmplt>
 80070ae:	2800      	cmp	r0, #0
 80070b0:	d171      	bne.n	8007196 <_dtoa_r+0x65e>
 80070b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070b6:	4911      	ldr	r1, [pc, #68]	@ (80070fc <_dtoa_r+0x5c4>)
 80070b8:	2000      	movs	r0, #0
 80070ba:	f7f9 f8e5 	bl	8000288 <__aeabi_dsub>
 80070be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070c2:	f7f9 fd0b 	bl	8000adc <__aeabi_dcmplt>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	f040 8095 	bne.w	80071f6 <_dtoa_r+0x6be>
 80070cc:	42a6      	cmp	r6, r4
 80070ce:	f43f af50 	beq.w	8006f72 <_dtoa_r+0x43a>
 80070d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007100 <_dtoa_r+0x5c8>)
 80070d8:	2200      	movs	r2, #0
 80070da:	f7f9 fa8d 	bl	80005f8 <__aeabi_dmul>
 80070de:	4b08      	ldr	r3, [pc, #32]	@ (8007100 <_dtoa_r+0x5c8>)
 80070e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070e4:	2200      	movs	r2, #0
 80070e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070ea:	f7f9 fa85 	bl	80005f8 <__aeabi_dmul>
 80070ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070f2:	e7c4      	b.n	800707e <_dtoa_r+0x546>
 80070f4:	0800a4f8 	.word	0x0800a4f8
 80070f8:	0800a4d0 	.word	0x0800a4d0
 80070fc:	3ff00000 	.word	0x3ff00000
 8007100:	40240000 	.word	0x40240000
 8007104:	401c0000 	.word	0x401c0000
 8007108:	40140000 	.word	0x40140000
 800710c:	3fe00000 	.word	0x3fe00000
 8007110:	4631      	mov	r1, r6
 8007112:	4628      	mov	r0, r5
 8007114:	f7f9 fa70 	bl	80005f8 <__aeabi_dmul>
 8007118:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800711c:	9415      	str	r4, [sp, #84]	@ 0x54
 800711e:	4656      	mov	r6, sl
 8007120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007124:	f7f9 fd18 	bl	8000b58 <__aeabi_d2iz>
 8007128:	4605      	mov	r5, r0
 800712a:	f7f9 f9fb 	bl	8000524 <__aeabi_i2d>
 800712e:	4602      	mov	r2, r0
 8007130:	460b      	mov	r3, r1
 8007132:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007136:	f7f9 f8a7 	bl	8000288 <__aeabi_dsub>
 800713a:	3530      	adds	r5, #48	@ 0x30
 800713c:	f806 5b01 	strb.w	r5, [r6], #1
 8007140:	4602      	mov	r2, r0
 8007142:	460b      	mov	r3, r1
 8007144:	42a6      	cmp	r6, r4
 8007146:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800714a:	f04f 0200 	mov.w	r2, #0
 800714e:	d124      	bne.n	800719a <_dtoa_r+0x662>
 8007150:	4bac      	ldr	r3, [pc, #688]	@ (8007404 <_dtoa_r+0x8cc>)
 8007152:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007156:	f7f9 f899 	bl	800028c <__adddf3>
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007162:	f7f9 fcd9 	bl	8000b18 <__aeabi_dcmpgt>
 8007166:	2800      	cmp	r0, #0
 8007168:	d145      	bne.n	80071f6 <_dtoa_r+0x6be>
 800716a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800716e:	49a5      	ldr	r1, [pc, #660]	@ (8007404 <_dtoa_r+0x8cc>)
 8007170:	2000      	movs	r0, #0
 8007172:	f7f9 f889 	bl	8000288 <__aeabi_dsub>
 8007176:	4602      	mov	r2, r0
 8007178:	460b      	mov	r3, r1
 800717a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800717e:	f7f9 fcad 	bl	8000adc <__aeabi_dcmplt>
 8007182:	2800      	cmp	r0, #0
 8007184:	f43f aef5 	beq.w	8006f72 <_dtoa_r+0x43a>
 8007188:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800718a:	1e73      	subs	r3, r6, #1
 800718c:	9315      	str	r3, [sp, #84]	@ 0x54
 800718e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007192:	2b30      	cmp	r3, #48	@ 0x30
 8007194:	d0f8      	beq.n	8007188 <_dtoa_r+0x650>
 8007196:	9f04      	ldr	r7, [sp, #16]
 8007198:	e73e      	b.n	8007018 <_dtoa_r+0x4e0>
 800719a:	4b9b      	ldr	r3, [pc, #620]	@ (8007408 <_dtoa_r+0x8d0>)
 800719c:	f7f9 fa2c 	bl	80005f8 <__aeabi_dmul>
 80071a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071a4:	e7bc      	b.n	8007120 <_dtoa_r+0x5e8>
 80071a6:	d10c      	bne.n	80071c2 <_dtoa_r+0x68a>
 80071a8:	4b98      	ldr	r3, [pc, #608]	@ (800740c <_dtoa_r+0x8d4>)
 80071aa:	2200      	movs	r2, #0
 80071ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071b0:	f7f9 fa22 	bl	80005f8 <__aeabi_dmul>
 80071b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071b8:	f7f9 fca4 	bl	8000b04 <__aeabi_dcmpge>
 80071bc:	2800      	cmp	r0, #0
 80071be:	f000 8157 	beq.w	8007470 <_dtoa_r+0x938>
 80071c2:	2400      	movs	r4, #0
 80071c4:	4625      	mov	r5, r4
 80071c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071c8:	43db      	mvns	r3, r3
 80071ca:	9304      	str	r3, [sp, #16]
 80071cc:	4656      	mov	r6, sl
 80071ce:	2700      	movs	r7, #0
 80071d0:	4621      	mov	r1, r4
 80071d2:	4658      	mov	r0, fp
 80071d4:	f000 fbb4 	bl	8007940 <_Bfree>
 80071d8:	2d00      	cmp	r5, #0
 80071da:	d0dc      	beq.n	8007196 <_dtoa_r+0x65e>
 80071dc:	b12f      	cbz	r7, 80071ea <_dtoa_r+0x6b2>
 80071de:	42af      	cmp	r7, r5
 80071e0:	d003      	beq.n	80071ea <_dtoa_r+0x6b2>
 80071e2:	4639      	mov	r1, r7
 80071e4:	4658      	mov	r0, fp
 80071e6:	f000 fbab 	bl	8007940 <_Bfree>
 80071ea:	4629      	mov	r1, r5
 80071ec:	4658      	mov	r0, fp
 80071ee:	f000 fba7 	bl	8007940 <_Bfree>
 80071f2:	e7d0      	b.n	8007196 <_dtoa_r+0x65e>
 80071f4:	9704      	str	r7, [sp, #16]
 80071f6:	4633      	mov	r3, r6
 80071f8:	461e      	mov	r6, r3
 80071fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071fe:	2a39      	cmp	r2, #57	@ 0x39
 8007200:	d107      	bne.n	8007212 <_dtoa_r+0x6da>
 8007202:	459a      	cmp	sl, r3
 8007204:	d1f8      	bne.n	80071f8 <_dtoa_r+0x6c0>
 8007206:	9a04      	ldr	r2, [sp, #16]
 8007208:	3201      	adds	r2, #1
 800720a:	9204      	str	r2, [sp, #16]
 800720c:	2230      	movs	r2, #48	@ 0x30
 800720e:	f88a 2000 	strb.w	r2, [sl]
 8007212:	781a      	ldrb	r2, [r3, #0]
 8007214:	3201      	adds	r2, #1
 8007216:	701a      	strb	r2, [r3, #0]
 8007218:	e7bd      	b.n	8007196 <_dtoa_r+0x65e>
 800721a:	4b7b      	ldr	r3, [pc, #492]	@ (8007408 <_dtoa_r+0x8d0>)
 800721c:	2200      	movs	r2, #0
 800721e:	f7f9 f9eb 	bl	80005f8 <__aeabi_dmul>
 8007222:	2200      	movs	r2, #0
 8007224:	2300      	movs	r3, #0
 8007226:	4604      	mov	r4, r0
 8007228:	460d      	mov	r5, r1
 800722a:	f7f9 fc4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800722e:	2800      	cmp	r0, #0
 8007230:	f43f aebb 	beq.w	8006faa <_dtoa_r+0x472>
 8007234:	e6f0      	b.n	8007018 <_dtoa_r+0x4e0>
 8007236:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007238:	2a00      	cmp	r2, #0
 800723a:	f000 80db 	beq.w	80073f4 <_dtoa_r+0x8bc>
 800723e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007240:	2a01      	cmp	r2, #1
 8007242:	f300 80bf 	bgt.w	80073c4 <_dtoa_r+0x88c>
 8007246:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007248:	2a00      	cmp	r2, #0
 800724a:	f000 80b7 	beq.w	80073bc <_dtoa_r+0x884>
 800724e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007252:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007254:	4646      	mov	r6, r8
 8007256:	9a08      	ldr	r2, [sp, #32]
 8007258:	2101      	movs	r1, #1
 800725a:	441a      	add	r2, r3
 800725c:	4658      	mov	r0, fp
 800725e:	4498      	add	r8, r3
 8007260:	9208      	str	r2, [sp, #32]
 8007262:	f000 fc6b 	bl	8007b3c <__i2b>
 8007266:	4605      	mov	r5, r0
 8007268:	b15e      	cbz	r6, 8007282 <_dtoa_r+0x74a>
 800726a:	9b08      	ldr	r3, [sp, #32]
 800726c:	2b00      	cmp	r3, #0
 800726e:	dd08      	ble.n	8007282 <_dtoa_r+0x74a>
 8007270:	42b3      	cmp	r3, r6
 8007272:	9a08      	ldr	r2, [sp, #32]
 8007274:	bfa8      	it	ge
 8007276:	4633      	movge	r3, r6
 8007278:	eba8 0803 	sub.w	r8, r8, r3
 800727c:	1af6      	subs	r6, r6, r3
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	9308      	str	r3, [sp, #32]
 8007282:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007284:	b1f3      	cbz	r3, 80072c4 <_dtoa_r+0x78c>
 8007286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007288:	2b00      	cmp	r3, #0
 800728a:	f000 80b7 	beq.w	80073fc <_dtoa_r+0x8c4>
 800728e:	b18c      	cbz	r4, 80072b4 <_dtoa_r+0x77c>
 8007290:	4629      	mov	r1, r5
 8007292:	4622      	mov	r2, r4
 8007294:	4658      	mov	r0, fp
 8007296:	f000 fd11 	bl	8007cbc <__pow5mult>
 800729a:	464a      	mov	r2, r9
 800729c:	4601      	mov	r1, r0
 800729e:	4605      	mov	r5, r0
 80072a0:	4658      	mov	r0, fp
 80072a2:	f000 fc61 	bl	8007b68 <__multiply>
 80072a6:	4649      	mov	r1, r9
 80072a8:	9004      	str	r0, [sp, #16]
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fb48 	bl	8007940 <_Bfree>
 80072b0:	9b04      	ldr	r3, [sp, #16]
 80072b2:	4699      	mov	r9, r3
 80072b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072b6:	1b1a      	subs	r2, r3, r4
 80072b8:	d004      	beq.n	80072c4 <_dtoa_r+0x78c>
 80072ba:	4649      	mov	r1, r9
 80072bc:	4658      	mov	r0, fp
 80072be:	f000 fcfd 	bl	8007cbc <__pow5mult>
 80072c2:	4681      	mov	r9, r0
 80072c4:	2101      	movs	r1, #1
 80072c6:	4658      	mov	r0, fp
 80072c8:	f000 fc38 	bl	8007b3c <__i2b>
 80072cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072ce:	4604      	mov	r4, r0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	f000 81cf 	beq.w	8007674 <_dtoa_r+0xb3c>
 80072d6:	461a      	mov	r2, r3
 80072d8:	4601      	mov	r1, r0
 80072da:	4658      	mov	r0, fp
 80072dc:	f000 fcee 	bl	8007cbc <__pow5mult>
 80072e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	4604      	mov	r4, r0
 80072e6:	f300 8095 	bgt.w	8007414 <_dtoa_r+0x8dc>
 80072ea:	9b02      	ldr	r3, [sp, #8]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f040 8087 	bne.w	8007400 <_dtoa_r+0x8c8>
 80072f2:	9b03      	ldr	r3, [sp, #12]
 80072f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f040 8089 	bne.w	8007410 <_dtoa_r+0x8d8>
 80072fe:	9b03      	ldr	r3, [sp, #12]
 8007300:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007304:	0d1b      	lsrs	r3, r3, #20
 8007306:	051b      	lsls	r3, r3, #20
 8007308:	b12b      	cbz	r3, 8007316 <_dtoa_r+0x7de>
 800730a:	9b08      	ldr	r3, [sp, #32]
 800730c:	3301      	adds	r3, #1
 800730e:	9308      	str	r3, [sp, #32]
 8007310:	f108 0801 	add.w	r8, r8, #1
 8007314:	2301      	movs	r3, #1
 8007316:	930a      	str	r3, [sp, #40]	@ 0x28
 8007318:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800731a:	2b00      	cmp	r3, #0
 800731c:	f000 81b0 	beq.w	8007680 <_dtoa_r+0xb48>
 8007320:	6923      	ldr	r3, [r4, #16]
 8007322:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007326:	6918      	ldr	r0, [r3, #16]
 8007328:	f000 fbbc 	bl	8007aa4 <__hi0bits>
 800732c:	f1c0 0020 	rsb	r0, r0, #32
 8007330:	9b08      	ldr	r3, [sp, #32]
 8007332:	4418      	add	r0, r3
 8007334:	f010 001f 	ands.w	r0, r0, #31
 8007338:	d077      	beq.n	800742a <_dtoa_r+0x8f2>
 800733a:	f1c0 0320 	rsb	r3, r0, #32
 800733e:	2b04      	cmp	r3, #4
 8007340:	dd6b      	ble.n	800741a <_dtoa_r+0x8e2>
 8007342:	9b08      	ldr	r3, [sp, #32]
 8007344:	f1c0 001c 	rsb	r0, r0, #28
 8007348:	4403      	add	r3, r0
 800734a:	4480      	add	r8, r0
 800734c:	4406      	add	r6, r0
 800734e:	9308      	str	r3, [sp, #32]
 8007350:	f1b8 0f00 	cmp.w	r8, #0
 8007354:	dd05      	ble.n	8007362 <_dtoa_r+0x82a>
 8007356:	4649      	mov	r1, r9
 8007358:	4642      	mov	r2, r8
 800735a:	4658      	mov	r0, fp
 800735c:	f000 fd08 	bl	8007d70 <__lshift>
 8007360:	4681      	mov	r9, r0
 8007362:	9b08      	ldr	r3, [sp, #32]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dd05      	ble.n	8007374 <_dtoa_r+0x83c>
 8007368:	4621      	mov	r1, r4
 800736a:	461a      	mov	r2, r3
 800736c:	4658      	mov	r0, fp
 800736e:	f000 fcff 	bl	8007d70 <__lshift>
 8007372:	4604      	mov	r4, r0
 8007374:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007376:	2b00      	cmp	r3, #0
 8007378:	d059      	beq.n	800742e <_dtoa_r+0x8f6>
 800737a:	4621      	mov	r1, r4
 800737c:	4648      	mov	r0, r9
 800737e:	f000 fd63 	bl	8007e48 <__mcmp>
 8007382:	2800      	cmp	r0, #0
 8007384:	da53      	bge.n	800742e <_dtoa_r+0x8f6>
 8007386:	1e7b      	subs	r3, r7, #1
 8007388:	9304      	str	r3, [sp, #16]
 800738a:	4649      	mov	r1, r9
 800738c:	2300      	movs	r3, #0
 800738e:	220a      	movs	r2, #10
 8007390:	4658      	mov	r0, fp
 8007392:	f000 faf7 	bl	8007984 <__multadd>
 8007396:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007398:	4681      	mov	r9, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 8172 	beq.w	8007684 <_dtoa_r+0xb4c>
 80073a0:	2300      	movs	r3, #0
 80073a2:	4629      	mov	r1, r5
 80073a4:	220a      	movs	r2, #10
 80073a6:	4658      	mov	r0, fp
 80073a8:	f000 faec 	bl	8007984 <__multadd>
 80073ac:	9b00      	ldr	r3, [sp, #0]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	4605      	mov	r5, r0
 80073b2:	dc67      	bgt.n	8007484 <_dtoa_r+0x94c>
 80073b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	dc41      	bgt.n	800743e <_dtoa_r+0x906>
 80073ba:	e063      	b.n	8007484 <_dtoa_r+0x94c>
 80073bc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80073be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80073c2:	e746      	b.n	8007252 <_dtoa_r+0x71a>
 80073c4:	9b07      	ldr	r3, [sp, #28]
 80073c6:	1e5c      	subs	r4, r3, #1
 80073c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ca:	42a3      	cmp	r3, r4
 80073cc:	bfbf      	itttt	lt
 80073ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80073d0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80073d2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80073d4:	1ae3      	sublt	r3, r4, r3
 80073d6:	bfb4      	ite	lt
 80073d8:	18d2      	addlt	r2, r2, r3
 80073da:	1b1c      	subge	r4, r3, r4
 80073dc:	9b07      	ldr	r3, [sp, #28]
 80073de:	bfbc      	itt	lt
 80073e0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80073e2:	2400      	movlt	r4, #0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	bfb5      	itete	lt
 80073e8:	eba8 0603 	sublt.w	r6, r8, r3
 80073ec:	9b07      	ldrge	r3, [sp, #28]
 80073ee:	2300      	movlt	r3, #0
 80073f0:	4646      	movge	r6, r8
 80073f2:	e730      	b.n	8007256 <_dtoa_r+0x71e>
 80073f4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80073f6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80073f8:	4646      	mov	r6, r8
 80073fa:	e735      	b.n	8007268 <_dtoa_r+0x730>
 80073fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073fe:	e75c      	b.n	80072ba <_dtoa_r+0x782>
 8007400:	2300      	movs	r3, #0
 8007402:	e788      	b.n	8007316 <_dtoa_r+0x7de>
 8007404:	3fe00000 	.word	0x3fe00000
 8007408:	40240000 	.word	0x40240000
 800740c:	40140000 	.word	0x40140000
 8007410:	9b02      	ldr	r3, [sp, #8]
 8007412:	e780      	b.n	8007316 <_dtoa_r+0x7de>
 8007414:	2300      	movs	r3, #0
 8007416:	930a      	str	r3, [sp, #40]	@ 0x28
 8007418:	e782      	b.n	8007320 <_dtoa_r+0x7e8>
 800741a:	d099      	beq.n	8007350 <_dtoa_r+0x818>
 800741c:	9a08      	ldr	r2, [sp, #32]
 800741e:	331c      	adds	r3, #28
 8007420:	441a      	add	r2, r3
 8007422:	4498      	add	r8, r3
 8007424:	441e      	add	r6, r3
 8007426:	9208      	str	r2, [sp, #32]
 8007428:	e792      	b.n	8007350 <_dtoa_r+0x818>
 800742a:	4603      	mov	r3, r0
 800742c:	e7f6      	b.n	800741c <_dtoa_r+0x8e4>
 800742e:	9b07      	ldr	r3, [sp, #28]
 8007430:	9704      	str	r7, [sp, #16]
 8007432:	2b00      	cmp	r3, #0
 8007434:	dc20      	bgt.n	8007478 <_dtoa_r+0x940>
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800743a:	2b02      	cmp	r3, #2
 800743c:	dd1e      	ble.n	800747c <_dtoa_r+0x944>
 800743e:	9b00      	ldr	r3, [sp, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	f47f aec0 	bne.w	80071c6 <_dtoa_r+0x68e>
 8007446:	4621      	mov	r1, r4
 8007448:	2205      	movs	r2, #5
 800744a:	4658      	mov	r0, fp
 800744c:	f000 fa9a 	bl	8007984 <__multadd>
 8007450:	4601      	mov	r1, r0
 8007452:	4604      	mov	r4, r0
 8007454:	4648      	mov	r0, r9
 8007456:	f000 fcf7 	bl	8007e48 <__mcmp>
 800745a:	2800      	cmp	r0, #0
 800745c:	f77f aeb3 	ble.w	80071c6 <_dtoa_r+0x68e>
 8007460:	4656      	mov	r6, sl
 8007462:	2331      	movs	r3, #49	@ 0x31
 8007464:	f806 3b01 	strb.w	r3, [r6], #1
 8007468:	9b04      	ldr	r3, [sp, #16]
 800746a:	3301      	adds	r3, #1
 800746c:	9304      	str	r3, [sp, #16]
 800746e:	e6ae      	b.n	80071ce <_dtoa_r+0x696>
 8007470:	9c07      	ldr	r4, [sp, #28]
 8007472:	9704      	str	r7, [sp, #16]
 8007474:	4625      	mov	r5, r4
 8007476:	e7f3      	b.n	8007460 <_dtoa_r+0x928>
 8007478:	9b07      	ldr	r3, [sp, #28]
 800747a:	9300      	str	r3, [sp, #0]
 800747c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800747e:	2b00      	cmp	r3, #0
 8007480:	f000 8104 	beq.w	800768c <_dtoa_r+0xb54>
 8007484:	2e00      	cmp	r6, #0
 8007486:	dd05      	ble.n	8007494 <_dtoa_r+0x95c>
 8007488:	4629      	mov	r1, r5
 800748a:	4632      	mov	r2, r6
 800748c:	4658      	mov	r0, fp
 800748e:	f000 fc6f 	bl	8007d70 <__lshift>
 8007492:	4605      	mov	r5, r0
 8007494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007496:	2b00      	cmp	r3, #0
 8007498:	d05a      	beq.n	8007550 <_dtoa_r+0xa18>
 800749a:	6869      	ldr	r1, [r5, #4]
 800749c:	4658      	mov	r0, fp
 800749e:	f000 fa0f 	bl	80078c0 <_Balloc>
 80074a2:	4606      	mov	r6, r0
 80074a4:	b928      	cbnz	r0, 80074b2 <_dtoa_r+0x97a>
 80074a6:	4b84      	ldr	r3, [pc, #528]	@ (80076b8 <_dtoa_r+0xb80>)
 80074a8:	4602      	mov	r2, r0
 80074aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80074ae:	f7ff bb5a 	b.w	8006b66 <_dtoa_r+0x2e>
 80074b2:	692a      	ldr	r2, [r5, #16]
 80074b4:	3202      	adds	r2, #2
 80074b6:	0092      	lsls	r2, r2, #2
 80074b8:	f105 010c 	add.w	r1, r5, #12
 80074bc:	300c      	adds	r0, #12
 80074be:	f001 ff75 	bl	80093ac <memcpy>
 80074c2:	2201      	movs	r2, #1
 80074c4:	4631      	mov	r1, r6
 80074c6:	4658      	mov	r0, fp
 80074c8:	f000 fc52 	bl	8007d70 <__lshift>
 80074cc:	f10a 0301 	add.w	r3, sl, #1
 80074d0:	9307      	str	r3, [sp, #28]
 80074d2:	9b00      	ldr	r3, [sp, #0]
 80074d4:	4453      	add	r3, sl
 80074d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074d8:	9b02      	ldr	r3, [sp, #8]
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	462f      	mov	r7, r5
 80074e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074e2:	4605      	mov	r5, r0
 80074e4:	9b07      	ldr	r3, [sp, #28]
 80074e6:	4621      	mov	r1, r4
 80074e8:	3b01      	subs	r3, #1
 80074ea:	4648      	mov	r0, r9
 80074ec:	9300      	str	r3, [sp, #0]
 80074ee:	f7ff fa99 	bl	8006a24 <quorem>
 80074f2:	4639      	mov	r1, r7
 80074f4:	9002      	str	r0, [sp, #8]
 80074f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80074fa:	4648      	mov	r0, r9
 80074fc:	f000 fca4 	bl	8007e48 <__mcmp>
 8007500:	462a      	mov	r2, r5
 8007502:	9008      	str	r0, [sp, #32]
 8007504:	4621      	mov	r1, r4
 8007506:	4658      	mov	r0, fp
 8007508:	f000 fcba 	bl	8007e80 <__mdiff>
 800750c:	68c2      	ldr	r2, [r0, #12]
 800750e:	4606      	mov	r6, r0
 8007510:	bb02      	cbnz	r2, 8007554 <_dtoa_r+0xa1c>
 8007512:	4601      	mov	r1, r0
 8007514:	4648      	mov	r0, r9
 8007516:	f000 fc97 	bl	8007e48 <__mcmp>
 800751a:	4602      	mov	r2, r0
 800751c:	4631      	mov	r1, r6
 800751e:	4658      	mov	r0, fp
 8007520:	920e      	str	r2, [sp, #56]	@ 0x38
 8007522:	f000 fa0d 	bl	8007940 <_Bfree>
 8007526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007528:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800752a:	9e07      	ldr	r6, [sp, #28]
 800752c:	ea43 0102 	orr.w	r1, r3, r2
 8007530:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007532:	4319      	orrs	r1, r3
 8007534:	d110      	bne.n	8007558 <_dtoa_r+0xa20>
 8007536:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800753a:	d029      	beq.n	8007590 <_dtoa_r+0xa58>
 800753c:	9b08      	ldr	r3, [sp, #32]
 800753e:	2b00      	cmp	r3, #0
 8007540:	dd02      	ble.n	8007548 <_dtoa_r+0xa10>
 8007542:	9b02      	ldr	r3, [sp, #8]
 8007544:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007548:	9b00      	ldr	r3, [sp, #0]
 800754a:	f883 8000 	strb.w	r8, [r3]
 800754e:	e63f      	b.n	80071d0 <_dtoa_r+0x698>
 8007550:	4628      	mov	r0, r5
 8007552:	e7bb      	b.n	80074cc <_dtoa_r+0x994>
 8007554:	2201      	movs	r2, #1
 8007556:	e7e1      	b.n	800751c <_dtoa_r+0x9e4>
 8007558:	9b08      	ldr	r3, [sp, #32]
 800755a:	2b00      	cmp	r3, #0
 800755c:	db04      	blt.n	8007568 <_dtoa_r+0xa30>
 800755e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007560:	430b      	orrs	r3, r1
 8007562:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007564:	430b      	orrs	r3, r1
 8007566:	d120      	bne.n	80075aa <_dtoa_r+0xa72>
 8007568:	2a00      	cmp	r2, #0
 800756a:	dded      	ble.n	8007548 <_dtoa_r+0xa10>
 800756c:	4649      	mov	r1, r9
 800756e:	2201      	movs	r2, #1
 8007570:	4658      	mov	r0, fp
 8007572:	f000 fbfd 	bl	8007d70 <__lshift>
 8007576:	4621      	mov	r1, r4
 8007578:	4681      	mov	r9, r0
 800757a:	f000 fc65 	bl	8007e48 <__mcmp>
 800757e:	2800      	cmp	r0, #0
 8007580:	dc03      	bgt.n	800758a <_dtoa_r+0xa52>
 8007582:	d1e1      	bne.n	8007548 <_dtoa_r+0xa10>
 8007584:	f018 0f01 	tst.w	r8, #1
 8007588:	d0de      	beq.n	8007548 <_dtoa_r+0xa10>
 800758a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800758e:	d1d8      	bne.n	8007542 <_dtoa_r+0xa0a>
 8007590:	9a00      	ldr	r2, [sp, #0]
 8007592:	2339      	movs	r3, #57	@ 0x39
 8007594:	7013      	strb	r3, [r2, #0]
 8007596:	4633      	mov	r3, r6
 8007598:	461e      	mov	r6, r3
 800759a:	3b01      	subs	r3, #1
 800759c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80075a0:	2a39      	cmp	r2, #57	@ 0x39
 80075a2:	d052      	beq.n	800764a <_dtoa_r+0xb12>
 80075a4:	3201      	adds	r2, #1
 80075a6:	701a      	strb	r2, [r3, #0]
 80075a8:	e612      	b.n	80071d0 <_dtoa_r+0x698>
 80075aa:	2a00      	cmp	r2, #0
 80075ac:	dd07      	ble.n	80075be <_dtoa_r+0xa86>
 80075ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80075b2:	d0ed      	beq.n	8007590 <_dtoa_r+0xa58>
 80075b4:	9a00      	ldr	r2, [sp, #0]
 80075b6:	f108 0301 	add.w	r3, r8, #1
 80075ba:	7013      	strb	r3, [r2, #0]
 80075bc:	e608      	b.n	80071d0 <_dtoa_r+0x698>
 80075be:	9b07      	ldr	r3, [sp, #28]
 80075c0:	9a07      	ldr	r2, [sp, #28]
 80075c2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80075c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d028      	beq.n	800761e <_dtoa_r+0xae6>
 80075cc:	4649      	mov	r1, r9
 80075ce:	2300      	movs	r3, #0
 80075d0:	220a      	movs	r2, #10
 80075d2:	4658      	mov	r0, fp
 80075d4:	f000 f9d6 	bl	8007984 <__multadd>
 80075d8:	42af      	cmp	r7, r5
 80075da:	4681      	mov	r9, r0
 80075dc:	f04f 0300 	mov.w	r3, #0
 80075e0:	f04f 020a 	mov.w	r2, #10
 80075e4:	4639      	mov	r1, r7
 80075e6:	4658      	mov	r0, fp
 80075e8:	d107      	bne.n	80075fa <_dtoa_r+0xac2>
 80075ea:	f000 f9cb 	bl	8007984 <__multadd>
 80075ee:	4607      	mov	r7, r0
 80075f0:	4605      	mov	r5, r0
 80075f2:	9b07      	ldr	r3, [sp, #28]
 80075f4:	3301      	adds	r3, #1
 80075f6:	9307      	str	r3, [sp, #28]
 80075f8:	e774      	b.n	80074e4 <_dtoa_r+0x9ac>
 80075fa:	f000 f9c3 	bl	8007984 <__multadd>
 80075fe:	4629      	mov	r1, r5
 8007600:	4607      	mov	r7, r0
 8007602:	2300      	movs	r3, #0
 8007604:	220a      	movs	r2, #10
 8007606:	4658      	mov	r0, fp
 8007608:	f000 f9bc 	bl	8007984 <__multadd>
 800760c:	4605      	mov	r5, r0
 800760e:	e7f0      	b.n	80075f2 <_dtoa_r+0xaba>
 8007610:	9b00      	ldr	r3, [sp, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	bfcc      	ite	gt
 8007616:	461e      	movgt	r6, r3
 8007618:	2601      	movle	r6, #1
 800761a:	4456      	add	r6, sl
 800761c:	2700      	movs	r7, #0
 800761e:	4649      	mov	r1, r9
 8007620:	2201      	movs	r2, #1
 8007622:	4658      	mov	r0, fp
 8007624:	f000 fba4 	bl	8007d70 <__lshift>
 8007628:	4621      	mov	r1, r4
 800762a:	4681      	mov	r9, r0
 800762c:	f000 fc0c 	bl	8007e48 <__mcmp>
 8007630:	2800      	cmp	r0, #0
 8007632:	dcb0      	bgt.n	8007596 <_dtoa_r+0xa5e>
 8007634:	d102      	bne.n	800763c <_dtoa_r+0xb04>
 8007636:	f018 0f01 	tst.w	r8, #1
 800763a:	d1ac      	bne.n	8007596 <_dtoa_r+0xa5e>
 800763c:	4633      	mov	r3, r6
 800763e:	461e      	mov	r6, r3
 8007640:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007644:	2a30      	cmp	r2, #48	@ 0x30
 8007646:	d0fa      	beq.n	800763e <_dtoa_r+0xb06>
 8007648:	e5c2      	b.n	80071d0 <_dtoa_r+0x698>
 800764a:	459a      	cmp	sl, r3
 800764c:	d1a4      	bne.n	8007598 <_dtoa_r+0xa60>
 800764e:	9b04      	ldr	r3, [sp, #16]
 8007650:	3301      	adds	r3, #1
 8007652:	9304      	str	r3, [sp, #16]
 8007654:	2331      	movs	r3, #49	@ 0x31
 8007656:	f88a 3000 	strb.w	r3, [sl]
 800765a:	e5b9      	b.n	80071d0 <_dtoa_r+0x698>
 800765c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800765e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80076bc <_dtoa_r+0xb84>
 8007662:	b11b      	cbz	r3, 800766c <_dtoa_r+0xb34>
 8007664:	f10a 0308 	add.w	r3, sl, #8
 8007668:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800766a:	6013      	str	r3, [r2, #0]
 800766c:	4650      	mov	r0, sl
 800766e:	b019      	add	sp, #100	@ 0x64
 8007670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007676:	2b01      	cmp	r3, #1
 8007678:	f77f ae37 	ble.w	80072ea <_dtoa_r+0x7b2>
 800767c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800767e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007680:	2001      	movs	r0, #1
 8007682:	e655      	b.n	8007330 <_dtoa_r+0x7f8>
 8007684:	9b00      	ldr	r3, [sp, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	f77f aed6 	ble.w	8007438 <_dtoa_r+0x900>
 800768c:	4656      	mov	r6, sl
 800768e:	4621      	mov	r1, r4
 8007690:	4648      	mov	r0, r9
 8007692:	f7ff f9c7 	bl	8006a24 <quorem>
 8007696:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800769a:	f806 8b01 	strb.w	r8, [r6], #1
 800769e:	9b00      	ldr	r3, [sp, #0]
 80076a0:	eba6 020a 	sub.w	r2, r6, sl
 80076a4:	4293      	cmp	r3, r2
 80076a6:	ddb3      	ble.n	8007610 <_dtoa_r+0xad8>
 80076a8:	4649      	mov	r1, r9
 80076aa:	2300      	movs	r3, #0
 80076ac:	220a      	movs	r2, #10
 80076ae:	4658      	mov	r0, fp
 80076b0:	f000 f968 	bl	8007984 <__multadd>
 80076b4:	4681      	mov	r9, r0
 80076b6:	e7ea      	b.n	800768e <_dtoa_r+0xb56>
 80076b8:	0800a455 	.word	0x0800a455
 80076bc:	0800a3d9 	.word	0x0800a3d9

080076c0 <_free_r>:
 80076c0:	b538      	push	{r3, r4, r5, lr}
 80076c2:	4605      	mov	r5, r0
 80076c4:	2900      	cmp	r1, #0
 80076c6:	d041      	beq.n	800774c <_free_r+0x8c>
 80076c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076cc:	1f0c      	subs	r4, r1, #4
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	bfb8      	it	lt
 80076d2:	18e4      	addlt	r4, r4, r3
 80076d4:	f000 f8e8 	bl	80078a8 <__malloc_lock>
 80076d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007750 <_free_r+0x90>)
 80076da:	6813      	ldr	r3, [r2, #0]
 80076dc:	b933      	cbnz	r3, 80076ec <_free_r+0x2c>
 80076de:	6063      	str	r3, [r4, #4]
 80076e0:	6014      	str	r4, [r2, #0]
 80076e2:	4628      	mov	r0, r5
 80076e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076e8:	f000 b8e4 	b.w	80078b4 <__malloc_unlock>
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	d908      	bls.n	8007702 <_free_r+0x42>
 80076f0:	6820      	ldr	r0, [r4, #0]
 80076f2:	1821      	adds	r1, r4, r0
 80076f4:	428b      	cmp	r3, r1
 80076f6:	bf01      	itttt	eq
 80076f8:	6819      	ldreq	r1, [r3, #0]
 80076fa:	685b      	ldreq	r3, [r3, #4]
 80076fc:	1809      	addeq	r1, r1, r0
 80076fe:	6021      	streq	r1, [r4, #0]
 8007700:	e7ed      	b.n	80076de <_free_r+0x1e>
 8007702:	461a      	mov	r2, r3
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	b10b      	cbz	r3, 800770c <_free_r+0x4c>
 8007708:	42a3      	cmp	r3, r4
 800770a:	d9fa      	bls.n	8007702 <_free_r+0x42>
 800770c:	6811      	ldr	r1, [r2, #0]
 800770e:	1850      	adds	r0, r2, r1
 8007710:	42a0      	cmp	r0, r4
 8007712:	d10b      	bne.n	800772c <_free_r+0x6c>
 8007714:	6820      	ldr	r0, [r4, #0]
 8007716:	4401      	add	r1, r0
 8007718:	1850      	adds	r0, r2, r1
 800771a:	4283      	cmp	r3, r0
 800771c:	6011      	str	r1, [r2, #0]
 800771e:	d1e0      	bne.n	80076e2 <_free_r+0x22>
 8007720:	6818      	ldr	r0, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	6053      	str	r3, [r2, #4]
 8007726:	4408      	add	r0, r1
 8007728:	6010      	str	r0, [r2, #0]
 800772a:	e7da      	b.n	80076e2 <_free_r+0x22>
 800772c:	d902      	bls.n	8007734 <_free_r+0x74>
 800772e:	230c      	movs	r3, #12
 8007730:	602b      	str	r3, [r5, #0]
 8007732:	e7d6      	b.n	80076e2 <_free_r+0x22>
 8007734:	6820      	ldr	r0, [r4, #0]
 8007736:	1821      	adds	r1, r4, r0
 8007738:	428b      	cmp	r3, r1
 800773a:	bf04      	itt	eq
 800773c:	6819      	ldreq	r1, [r3, #0]
 800773e:	685b      	ldreq	r3, [r3, #4]
 8007740:	6063      	str	r3, [r4, #4]
 8007742:	bf04      	itt	eq
 8007744:	1809      	addeq	r1, r1, r0
 8007746:	6021      	streq	r1, [r4, #0]
 8007748:	6054      	str	r4, [r2, #4]
 800774a:	e7ca      	b.n	80076e2 <_free_r+0x22>
 800774c:	bd38      	pop	{r3, r4, r5, pc}
 800774e:	bf00      	nop
 8007750:	20000484 	.word	0x20000484

08007754 <malloc>:
 8007754:	4b02      	ldr	r3, [pc, #8]	@ (8007760 <malloc+0xc>)
 8007756:	4601      	mov	r1, r0
 8007758:	6818      	ldr	r0, [r3, #0]
 800775a:	f000 b825 	b.w	80077a8 <_malloc_r>
 800775e:	bf00      	nop
 8007760:	20000018 	.word	0x20000018

08007764 <sbrk_aligned>:
 8007764:	b570      	push	{r4, r5, r6, lr}
 8007766:	4e0f      	ldr	r6, [pc, #60]	@ (80077a4 <sbrk_aligned+0x40>)
 8007768:	460c      	mov	r4, r1
 800776a:	6831      	ldr	r1, [r6, #0]
 800776c:	4605      	mov	r5, r0
 800776e:	b911      	cbnz	r1, 8007776 <sbrk_aligned+0x12>
 8007770:	f001 fe0c 	bl	800938c <_sbrk_r>
 8007774:	6030      	str	r0, [r6, #0]
 8007776:	4621      	mov	r1, r4
 8007778:	4628      	mov	r0, r5
 800777a:	f001 fe07 	bl	800938c <_sbrk_r>
 800777e:	1c43      	adds	r3, r0, #1
 8007780:	d103      	bne.n	800778a <sbrk_aligned+0x26>
 8007782:	f04f 34ff 	mov.w	r4, #4294967295
 8007786:	4620      	mov	r0, r4
 8007788:	bd70      	pop	{r4, r5, r6, pc}
 800778a:	1cc4      	adds	r4, r0, #3
 800778c:	f024 0403 	bic.w	r4, r4, #3
 8007790:	42a0      	cmp	r0, r4
 8007792:	d0f8      	beq.n	8007786 <sbrk_aligned+0x22>
 8007794:	1a21      	subs	r1, r4, r0
 8007796:	4628      	mov	r0, r5
 8007798:	f001 fdf8 	bl	800938c <_sbrk_r>
 800779c:	3001      	adds	r0, #1
 800779e:	d1f2      	bne.n	8007786 <sbrk_aligned+0x22>
 80077a0:	e7ef      	b.n	8007782 <sbrk_aligned+0x1e>
 80077a2:	bf00      	nop
 80077a4:	20000480 	.word	0x20000480

080077a8 <_malloc_r>:
 80077a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077ac:	1ccd      	adds	r5, r1, #3
 80077ae:	f025 0503 	bic.w	r5, r5, #3
 80077b2:	3508      	adds	r5, #8
 80077b4:	2d0c      	cmp	r5, #12
 80077b6:	bf38      	it	cc
 80077b8:	250c      	movcc	r5, #12
 80077ba:	2d00      	cmp	r5, #0
 80077bc:	4606      	mov	r6, r0
 80077be:	db01      	blt.n	80077c4 <_malloc_r+0x1c>
 80077c0:	42a9      	cmp	r1, r5
 80077c2:	d904      	bls.n	80077ce <_malloc_r+0x26>
 80077c4:	230c      	movs	r3, #12
 80077c6:	6033      	str	r3, [r6, #0]
 80077c8:	2000      	movs	r0, #0
 80077ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078a4 <_malloc_r+0xfc>
 80077d2:	f000 f869 	bl	80078a8 <__malloc_lock>
 80077d6:	f8d8 3000 	ldr.w	r3, [r8]
 80077da:	461c      	mov	r4, r3
 80077dc:	bb44      	cbnz	r4, 8007830 <_malloc_r+0x88>
 80077de:	4629      	mov	r1, r5
 80077e0:	4630      	mov	r0, r6
 80077e2:	f7ff ffbf 	bl	8007764 <sbrk_aligned>
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	4604      	mov	r4, r0
 80077ea:	d158      	bne.n	800789e <_malloc_r+0xf6>
 80077ec:	f8d8 4000 	ldr.w	r4, [r8]
 80077f0:	4627      	mov	r7, r4
 80077f2:	2f00      	cmp	r7, #0
 80077f4:	d143      	bne.n	800787e <_malloc_r+0xd6>
 80077f6:	2c00      	cmp	r4, #0
 80077f8:	d04b      	beq.n	8007892 <_malloc_r+0xea>
 80077fa:	6823      	ldr	r3, [r4, #0]
 80077fc:	4639      	mov	r1, r7
 80077fe:	4630      	mov	r0, r6
 8007800:	eb04 0903 	add.w	r9, r4, r3
 8007804:	f001 fdc2 	bl	800938c <_sbrk_r>
 8007808:	4581      	cmp	r9, r0
 800780a:	d142      	bne.n	8007892 <_malloc_r+0xea>
 800780c:	6821      	ldr	r1, [r4, #0]
 800780e:	1a6d      	subs	r5, r5, r1
 8007810:	4629      	mov	r1, r5
 8007812:	4630      	mov	r0, r6
 8007814:	f7ff ffa6 	bl	8007764 <sbrk_aligned>
 8007818:	3001      	adds	r0, #1
 800781a:	d03a      	beq.n	8007892 <_malloc_r+0xea>
 800781c:	6823      	ldr	r3, [r4, #0]
 800781e:	442b      	add	r3, r5
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	f8d8 3000 	ldr.w	r3, [r8]
 8007826:	685a      	ldr	r2, [r3, #4]
 8007828:	bb62      	cbnz	r2, 8007884 <_malloc_r+0xdc>
 800782a:	f8c8 7000 	str.w	r7, [r8]
 800782e:	e00f      	b.n	8007850 <_malloc_r+0xa8>
 8007830:	6822      	ldr	r2, [r4, #0]
 8007832:	1b52      	subs	r2, r2, r5
 8007834:	d420      	bmi.n	8007878 <_malloc_r+0xd0>
 8007836:	2a0b      	cmp	r2, #11
 8007838:	d917      	bls.n	800786a <_malloc_r+0xc2>
 800783a:	1961      	adds	r1, r4, r5
 800783c:	42a3      	cmp	r3, r4
 800783e:	6025      	str	r5, [r4, #0]
 8007840:	bf18      	it	ne
 8007842:	6059      	strne	r1, [r3, #4]
 8007844:	6863      	ldr	r3, [r4, #4]
 8007846:	bf08      	it	eq
 8007848:	f8c8 1000 	streq.w	r1, [r8]
 800784c:	5162      	str	r2, [r4, r5]
 800784e:	604b      	str	r3, [r1, #4]
 8007850:	4630      	mov	r0, r6
 8007852:	f000 f82f 	bl	80078b4 <__malloc_unlock>
 8007856:	f104 000b 	add.w	r0, r4, #11
 800785a:	1d23      	adds	r3, r4, #4
 800785c:	f020 0007 	bic.w	r0, r0, #7
 8007860:	1ac2      	subs	r2, r0, r3
 8007862:	bf1c      	itt	ne
 8007864:	1a1b      	subne	r3, r3, r0
 8007866:	50a3      	strne	r3, [r4, r2]
 8007868:	e7af      	b.n	80077ca <_malloc_r+0x22>
 800786a:	6862      	ldr	r2, [r4, #4]
 800786c:	42a3      	cmp	r3, r4
 800786e:	bf0c      	ite	eq
 8007870:	f8c8 2000 	streq.w	r2, [r8]
 8007874:	605a      	strne	r2, [r3, #4]
 8007876:	e7eb      	b.n	8007850 <_malloc_r+0xa8>
 8007878:	4623      	mov	r3, r4
 800787a:	6864      	ldr	r4, [r4, #4]
 800787c:	e7ae      	b.n	80077dc <_malloc_r+0x34>
 800787e:	463c      	mov	r4, r7
 8007880:	687f      	ldr	r7, [r7, #4]
 8007882:	e7b6      	b.n	80077f2 <_malloc_r+0x4a>
 8007884:	461a      	mov	r2, r3
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	42a3      	cmp	r3, r4
 800788a:	d1fb      	bne.n	8007884 <_malloc_r+0xdc>
 800788c:	2300      	movs	r3, #0
 800788e:	6053      	str	r3, [r2, #4]
 8007890:	e7de      	b.n	8007850 <_malloc_r+0xa8>
 8007892:	230c      	movs	r3, #12
 8007894:	6033      	str	r3, [r6, #0]
 8007896:	4630      	mov	r0, r6
 8007898:	f000 f80c 	bl	80078b4 <__malloc_unlock>
 800789c:	e794      	b.n	80077c8 <_malloc_r+0x20>
 800789e:	6005      	str	r5, [r0, #0]
 80078a0:	e7d6      	b.n	8007850 <_malloc_r+0xa8>
 80078a2:	bf00      	nop
 80078a4:	20000484 	.word	0x20000484

080078a8 <__malloc_lock>:
 80078a8:	4801      	ldr	r0, [pc, #4]	@ (80078b0 <__malloc_lock+0x8>)
 80078aa:	f7ff b8b2 	b.w	8006a12 <__retarget_lock_acquire_recursive>
 80078ae:	bf00      	nop
 80078b0:	2000047c 	.word	0x2000047c

080078b4 <__malloc_unlock>:
 80078b4:	4801      	ldr	r0, [pc, #4]	@ (80078bc <__malloc_unlock+0x8>)
 80078b6:	f7ff b8ad 	b.w	8006a14 <__retarget_lock_release_recursive>
 80078ba:	bf00      	nop
 80078bc:	2000047c 	.word	0x2000047c

080078c0 <_Balloc>:
 80078c0:	b570      	push	{r4, r5, r6, lr}
 80078c2:	69c6      	ldr	r6, [r0, #28]
 80078c4:	4604      	mov	r4, r0
 80078c6:	460d      	mov	r5, r1
 80078c8:	b976      	cbnz	r6, 80078e8 <_Balloc+0x28>
 80078ca:	2010      	movs	r0, #16
 80078cc:	f7ff ff42 	bl	8007754 <malloc>
 80078d0:	4602      	mov	r2, r0
 80078d2:	61e0      	str	r0, [r4, #28]
 80078d4:	b920      	cbnz	r0, 80078e0 <_Balloc+0x20>
 80078d6:	4b18      	ldr	r3, [pc, #96]	@ (8007938 <_Balloc+0x78>)
 80078d8:	4818      	ldr	r0, [pc, #96]	@ (800793c <_Balloc+0x7c>)
 80078da:	216b      	movs	r1, #107	@ 0x6b
 80078dc:	f001 fd7c 	bl	80093d8 <__assert_func>
 80078e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078e4:	6006      	str	r6, [r0, #0]
 80078e6:	60c6      	str	r6, [r0, #12]
 80078e8:	69e6      	ldr	r6, [r4, #28]
 80078ea:	68f3      	ldr	r3, [r6, #12]
 80078ec:	b183      	cbz	r3, 8007910 <_Balloc+0x50>
 80078ee:	69e3      	ldr	r3, [r4, #28]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078f6:	b9b8      	cbnz	r0, 8007928 <_Balloc+0x68>
 80078f8:	2101      	movs	r1, #1
 80078fa:	fa01 f605 	lsl.w	r6, r1, r5
 80078fe:	1d72      	adds	r2, r6, #5
 8007900:	0092      	lsls	r2, r2, #2
 8007902:	4620      	mov	r0, r4
 8007904:	f001 fd86 	bl	8009414 <_calloc_r>
 8007908:	b160      	cbz	r0, 8007924 <_Balloc+0x64>
 800790a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800790e:	e00e      	b.n	800792e <_Balloc+0x6e>
 8007910:	2221      	movs	r2, #33	@ 0x21
 8007912:	2104      	movs	r1, #4
 8007914:	4620      	mov	r0, r4
 8007916:	f001 fd7d 	bl	8009414 <_calloc_r>
 800791a:	69e3      	ldr	r3, [r4, #28]
 800791c:	60f0      	str	r0, [r6, #12]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1e4      	bne.n	80078ee <_Balloc+0x2e>
 8007924:	2000      	movs	r0, #0
 8007926:	bd70      	pop	{r4, r5, r6, pc}
 8007928:	6802      	ldr	r2, [r0, #0]
 800792a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800792e:	2300      	movs	r3, #0
 8007930:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007934:	e7f7      	b.n	8007926 <_Balloc+0x66>
 8007936:	bf00      	nop
 8007938:	0800a3e6 	.word	0x0800a3e6
 800793c:	0800a466 	.word	0x0800a466

08007940 <_Bfree>:
 8007940:	b570      	push	{r4, r5, r6, lr}
 8007942:	69c6      	ldr	r6, [r0, #28]
 8007944:	4605      	mov	r5, r0
 8007946:	460c      	mov	r4, r1
 8007948:	b976      	cbnz	r6, 8007968 <_Bfree+0x28>
 800794a:	2010      	movs	r0, #16
 800794c:	f7ff ff02 	bl	8007754 <malloc>
 8007950:	4602      	mov	r2, r0
 8007952:	61e8      	str	r0, [r5, #28]
 8007954:	b920      	cbnz	r0, 8007960 <_Bfree+0x20>
 8007956:	4b09      	ldr	r3, [pc, #36]	@ (800797c <_Bfree+0x3c>)
 8007958:	4809      	ldr	r0, [pc, #36]	@ (8007980 <_Bfree+0x40>)
 800795a:	218f      	movs	r1, #143	@ 0x8f
 800795c:	f001 fd3c 	bl	80093d8 <__assert_func>
 8007960:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007964:	6006      	str	r6, [r0, #0]
 8007966:	60c6      	str	r6, [r0, #12]
 8007968:	b13c      	cbz	r4, 800797a <_Bfree+0x3a>
 800796a:	69eb      	ldr	r3, [r5, #28]
 800796c:	6862      	ldr	r2, [r4, #4]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007974:	6021      	str	r1, [r4, #0]
 8007976:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800797a:	bd70      	pop	{r4, r5, r6, pc}
 800797c:	0800a3e6 	.word	0x0800a3e6
 8007980:	0800a466 	.word	0x0800a466

08007984 <__multadd>:
 8007984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007988:	690d      	ldr	r5, [r1, #16]
 800798a:	4607      	mov	r7, r0
 800798c:	460c      	mov	r4, r1
 800798e:	461e      	mov	r6, r3
 8007990:	f101 0c14 	add.w	ip, r1, #20
 8007994:	2000      	movs	r0, #0
 8007996:	f8dc 3000 	ldr.w	r3, [ip]
 800799a:	b299      	uxth	r1, r3
 800799c:	fb02 6101 	mla	r1, r2, r1, r6
 80079a0:	0c1e      	lsrs	r6, r3, #16
 80079a2:	0c0b      	lsrs	r3, r1, #16
 80079a4:	fb02 3306 	mla	r3, r2, r6, r3
 80079a8:	b289      	uxth	r1, r1
 80079aa:	3001      	adds	r0, #1
 80079ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079b0:	4285      	cmp	r5, r0
 80079b2:	f84c 1b04 	str.w	r1, [ip], #4
 80079b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079ba:	dcec      	bgt.n	8007996 <__multadd+0x12>
 80079bc:	b30e      	cbz	r6, 8007a02 <__multadd+0x7e>
 80079be:	68a3      	ldr	r3, [r4, #8]
 80079c0:	42ab      	cmp	r3, r5
 80079c2:	dc19      	bgt.n	80079f8 <__multadd+0x74>
 80079c4:	6861      	ldr	r1, [r4, #4]
 80079c6:	4638      	mov	r0, r7
 80079c8:	3101      	adds	r1, #1
 80079ca:	f7ff ff79 	bl	80078c0 <_Balloc>
 80079ce:	4680      	mov	r8, r0
 80079d0:	b928      	cbnz	r0, 80079de <__multadd+0x5a>
 80079d2:	4602      	mov	r2, r0
 80079d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007a08 <__multadd+0x84>)
 80079d6:	480d      	ldr	r0, [pc, #52]	@ (8007a0c <__multadd+0x88>)
 80079d8:	21ba      	movs	r1, #186	@ 0xba
 80079da:	f001 fcfd 	bl	80093d8 <__assert_func>
 80079de:	6922      	ldr	r2, [r4, #16]
 80079e0:	3202      	adds	r2, #2
 80079e2:	f104 010c 	add.w	r1, r4, #12
 80079e6:	0092      	lsls	r2, r2, #2
 80079e8:	300c      	adds	r0, #12
 80079ea:	f001 fcdf 	bl	80093ac <memcpy>
 80079ee:	4621      	mov	r1, r4
 80079f0:	4638      	mov	r0, r7
 80079f2:	f7ff ffa5 	bl	8007940 <_Bfree>
 80079f6:	4644      	mov	r4, r8
 80079f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079fc:	3501      	adds	r5, #1
 80079fe:	615e      	str	r6, [r3, #20]
 8007a00:	6125      	str	r5, [r4, #16]
 8007a02:	4620      	mov	r0, r4
 8007a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a08:	0800a455 	.word	0x0800a455
 8007a0c:	0800a466 	.word	0x0800a466

08007a10 <__s2b>:
 8007a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a14:	460c      	mov	r4, r1
 8007a16:	4615      	mov	r5, r2
 8007a18:	461f      	mov	r7, r3
 8007a1a:	2209      	movs	r2, #9
 8007a1c:	3308      	adds	r3, #8
 8007a1e:	4606      	mov	r6, r0
 8007a20:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a24:	2100      	movs	r1, #0
 8007a26:	2201      	movs	r2, #1
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	db09      	blt.n	8007a40 <__s2b+0x30>
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	f7ff ff47 	bl	80078c0 <_Balloc>
 8007a32:	b940      	cbnz	r0, 8007a46 <__s2b+0x36>
 8007a34:	4602      	mov	r2, r0
 8007a36:	4b19      	ldr	r3, [pc, #100]	@ (8007a9c <__s2b+0x8c>)
 8007a38:	4819      	ldr	r0, [pc, #100]	@ (8007aa0 <__s2b+0x90>)
 8007a3a:	21d3      	movs	r1, #211	@ 0xd3
 8007a3c:	f001 fccc 	bl	80093d8 <__assert_func>
 8007a40:	0052      	lsls	r2, r2, #1
 8007a42:	3101      	adds	r1, #1
 8007a44:	e7f0      	b.n	8007a28 <__s2b+0x18>
 8007a46:	9b08      	ldr	r3, [sp, #32]
 8007a48:	6143      	str	r3, [r0, #20]
 8007a4a:	2d09      	cmp	r5, #9
 8007a4c:	f04f 0301 	mov.w	r3, #1
 8007a50:	6103      	str	r3, [r0, #16]
 8007a52:	dd16      	ble.n	8007a82 <__s2b+0x72>
 8007a54:	f104 0909 	add.w	r9, r4, #9
 8007a58:	46c8      	mov	r8, r9
 8007a5a:	442c      	add	r4, r5
 8007a5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007a60:	4601      	mov	r1, r0
 8007a62:	3b30      	subs	r3, #48	@ 0x30
 8007a64:	220a      	movs	r2, #10
 8007a66:	4630      	mov	r0, r6
 8007a68:	f7ff ff8c 	bl	8007984 <__multadd>
 8007a6c:	45a0      	cmp	r8, r4
 8007a6e:	d1f5      	bne.n	8007a5c <__s2b+0x4c>
 8007a70:	f1a5 0408 	sub.w	r4, r5, #8
 8007a74:	444c      	add	r4, r9
 8007a76:	1b2d      	subs	r5, r5, r4
 8007a78:	1963      	adds	r3, r4, r5
 8007a7a:	42bb      	cmp	r3, r7
 8007a7c:	db04      	blt.n	8007a88 <__s2b+0x78>
 8007a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a82:	340a      	adds	r4, #10
 8007a84:	2509      	movs	r5, #9
 8007a86:	e7f6      	b.n	8007a76 <__s2b+0x66>
 8007a88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a8c:	4601      	mov	r1, r0
 8007a8e:	3b30      	subs	r3, #48	@ 0x30
 8007a90:	220a      	movs	r2, #10
 8007a92:	4630      	mov	r0, r6
 8007a94:	f7ff ff76 	bl	8007984 <__multadd>
 8007a98:	e7ee      	b.n	8007a78 <__s2b+0x68>
 8007a9a:	bf00      	nop
 8007a9c:	0800a455 	.word	0x0800a455
 8007aa0:	0800a466 	.word	0x0800a466

08007aa4 <__hi0bits>:
 8007aa4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	bf36      	itet	cc
 8007aac:	0403      	lslcc	r3, r0, #16
 8007aae:	2000      	movcs	r0, #0
 8007ab0:	2010      	movcc	r0, #16
 8007ab2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ab6:	bf3c      	itt	cc
 8007ab8:	021b      	lslcc	r3, r3, #8
 8007aba:	3008      	addcc	r0, #8
 8007abc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ac0:	bf3c      	itt	cc
 8007ac2:	011b      	lslcc	r3, r3, #4
 8007ac4:	3004      	addcc	r0, #4
 8007ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aca:	bf3c      	itt	cc
 8007acc:	009b      	lslcc	r3, r3, #2
 8007ace:	3002      	addcc	r0, #2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	db05      	blt.n	8007ae0 <__hi0bits+0x3c>
 8007ad4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007ad8:	f100 0001 	add.w	r0, r0, #1
 8007adc:	bf08      	it	eq
 8007ade:	2020      	moveq	r0, #32
 8007ae0:	4770      	bx	lr

08007ae2 <__lo0bits>:
 8007ae2:	6803      	ldr	r3, [r0, #0]
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	f013 0007 	ands.w	r0, r3, #7
 8007aea:	d00b      	beq.n	8007b04 <__lo0bits+0x22>
 8007aec:	07d9      	lsls	r1, r3, #31
 8007aee:	d421      	bmi.n	8007b34 <__lo0bits+0x52>
 8007af0:	0798      	lsls	r0, r3, #30
 8007af2:	bf49      	itett	mi
 8007af4:	085b      	lsrmi	r3, r3, #1
 8007af6:	089b      	lsrpl	r3, r3, #2
 8007af8:	2001      	movmi	r0, #1
 8007afa:	6013      	strmi	r3, [r2, #0]
 8007afc:	bf5c      	itt	pl
 8007afe:	6013      	strpl	r3, [r2, #0]
 8007b00:	2002      	movpl	r0, #2
 8007b02:	4770      	bx	lr
 8007b04:	b299      	uxth	r1, r3
 8007b06:	b909      	cbnz	r1, 8007b0c <__lo0bits+0x2a>
 8007b08:	0c1b      	lsrs	r3, r3, #16
 8007b0a:	2010      	movs	r0, #16
 8007b0c:	b2d9      	uxtb	r1, r3
 8007b0e:	b909      	cbnz	r1, 8007b14 <__lo0bits+0x32>
 8007b10:	3008      	adds	r0, #8
 8007b12:	0a1b      	lsrs	r3, r3, #8
 8007b14:	0719      	lsls	r1, r3, #28
 8007b16:	bf04      	itt	eq
 8007b18:	091b      	lsreq	r3, r3, #4
 8007b1a:	3004      	addeq	r0, #4
 8007b1c:	0799      	lsls	r1, r3, #30
 8007b1e:	bf04      	itt	eq
 8007b20:	089b      	lsreq	r3, r3, #2
 8007b22:	3002      	addeq	r0, #2
 8007b24:	07d9      	lsls	r1, r3, #31
 8007b26:	d403      	bmi.n	8007b30 <__lo0bits+0x4e>
 8007b28:	085b      	lsrs	r3, r3, #1
 8007b2a:	f100 0001 	add.w	r0, r0, #1
 8007b2e:	d003      	beq.n	8007b38 <__lo0bits+0x56>
 8007b30:	6013      	str	r3, [r2, #0]
 8007b32:	4770      	bx	lr
 8007b34:	2000      	movs	r0, #0
 8007b36:	4770      	bx	lr
 8007b38:	2020      	movs	r0, #32
 8007b3a:	4770      	bx	lr

08007b3c <__i2b>:
 8007b3c:	b510      	push	{r4, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	2101      	movs	r1, #1
 8007b42:	f7ff febd 	bl	80078c0 <_Balloc>
 8007b46:	4602      	mov	r2, r0
 8007b48:	b928      	cbnz	r0, 8007b56 <__i2b+0x1a>
 8007b4a:	4b05      	ldr	r3, [pc, #20]	@ (8007b60 <__i2b+0x24>)
 8007b4c:	4805      	ldr	r0, [pc, #20]	@ (8007b64 <__i2b+0x28>)
 8007b4e:	f240 1145 	movw	r1, #325	@ 0x145
 8007b52:	f001 fc41 	bl	80093d8 <__assert_func>
 8007b56:	2301      	movs	r3, #1
 8007b58:	6144      	str	r4, [r0, #20]
 8007b5a:	6103      	str	r3, [r0, #16]
 8007b5c:	bd10      	pop	{r4, pc}
 8007b5e:	bf00      	nop
 8007b60:	0800a455 	.word	0x0800a455
 8007b64:	0800a466 	.word	0x0800a466

08007b68 <__multiply>:
 8007b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b6c:	4614      	mov	r4, r2
 8007b6e:	690a      	ldr	r2, [r1, #16]
 8007b70:	6923      	ldr	r3, [r4, #16]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	bfa8      	it	ge
 8007b76:	4623      	movge	r3, r4
 8007b78:	460f      	mov	r7, r1
 8007b7a:	bfa4      	itt	ge
 8007b7c:	460c      	movge	r4, r1
 8007b7e:	461f      	movge	r7, r3
 8007b80:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b84:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b88:	68a3      	ldr	r3, [r4, #8]
 8007b8a:	6861      	ldr	r1, [r4, #4]
 8007b8c:	eb0a 0609 	add.w	r6, sl, r9
 8007b90:	42b3      	cmp	r3, r6
 8007b92:	b085      	sub	sp, #20
 8007b94:	bfb8      	it	lt
 8007b96:	3101      	addlt	r1, #1
 8007b98:	f7ff fe92 	bl	80078c0 <_Balloc>
 8007b9c:	b930      	cbnz	r0, 8007bac <__multiply+0x44>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	4b44      	ldr	r3, [pc, #272]	@ (8007cb4 <__multiply+0x14c>)
 8007ba2:	4845      	ldr	r0, [pc, #276]	@ (8007cb8 <__multiply+0x150>)
 8007ba4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ba8:	f001 fc16 	bl	80093d8 <__assert_func>
 8007bac:	f100 0514 	add.w	r5, r0, #20
 8007bb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bb4:	462b      	mov	r3, r5
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	4543      	cmp	r3, r8
 8007bba:	d321      	bcc.n	8007c00 <__multiply+0x98>
 8007bbc:	f107 0114 	add.w	r1, r7, #20
 8007bc0:	f104 0214 	add.w	r2, r4, #20
 8007bc4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007bc8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007bcc:	9302      	str	r3, [sp, #8]
 8007bce:	1b13      	subs	r3, r2, r4
 8007bd0:	3b15      	subs	r3, #21
 8007bd2:	f023 0303 	bic.w	r3, r3, #3
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	f104 0715 	add.w	r7, r4, #21
 8007bdc:	42ba      	cmp	r2, r7
 8007bde:	bf38      	it	cc
 8007be0:	2304      	movcc	r3, #4
 8007be2:	9301      	str	r3, [sp, #4]
 8007be4:	9b02      	ldr	r3, [sp, #8]
 8007be6:	9103      	str	r1, [sp, #12]
 8007be8:	428b      	cmp	r3, r1
 8007bea:	d80c      	bhi.n	8007c06 <__multiply+0x9e>
 8007bec:	2e00      	cmp	r6, #0
 8007bee:	dd03      	ble.n	8007bf8 <__multiply+0x90>
 8007bf0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d05b      	beq.n	8007cb0 <__multiply+0x148>
 8007bf8:	6106      	str	r6, [r0, #16]
 8007bfa:	b005      	add	sp, #20
 8007bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c00:	f843 2b04 	str.w	r2, [r3], #4
 8007c04:	e7d8      	b.n	8007bb8 <__multiply+0x50>
 8007c06:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c0a:	f1ba 0f00 	cmp.w	sl, #0
 8007c0e:	d024      	beq.n	8007c5a <__multiply+0xf2>
 8007c10:	f104 0e14 	add.w	lr, r4, #20
 8007c14:	46a9      	mov	r9, r5
 8007c16:	f04f 0c00 	mov.w	ip, #0
 8007c1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c1e:	f8d9 3000 	ldr.w	r3, [r9]
 8007c22:	fa1f fb87 	uxth.w	fp, r7
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c2c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007c30:	f8d9 7000 	ldr.w	r7, [r9]
 8007c34:	4463      	add	r3, ip
 8007c36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c3a:	fb0a c70b 	mla	r7, sl, fp, ip
 8007c3e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c48:	4572      	cmp	r2, lr
 8007c4a:	f849 3b04 	str.w	r3, [r9], #4
 8007c4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c52:	d8e2      	bhi.n	8007c1a <__multiply+0xb2>
 8007c54:	9b01      	ldr	r3, [sp, #4]
 8007c56:	f845 c003 	str.w	ip, [r5, r3]
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c60:	3104      	adds	r1, #4
 8007c62:	f1b9 0f00 	cmp.w	r9, #0
 8007c66:	d021      	beq.n	8007cac <__multiply+0x144>
 8007c68:	682b      	ldr	r3, [r5, #0]
 8007c6a:	f104 0c14 	add.w	ip, r4, #20
 8007c6e:	46ae      	mov	lr, r5
 8007c70:	f04f 0a00 	mov.w	sl, #0
 8007c74:	f8bc b000 	ldrh.w	fp, [ip]
 8007c78:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c7c:	fb09 770b 	mla	r7, r9, fp, r7
 8007c80:	4457      	add	r7, sl
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c88:	f84e 3b04 	str.w	r3, [lr], #4
 8007c8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c94:	f8be 3000 	ldrh.w	r3, [lr]
 8007c98:	fb09 330a 	mla	r3, r9, sl, r3
 8007c9c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ca0:	4562      	cmp	r2, ip
 8007ca2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ca6:	d8e5      	bhi.n	8007c74 <__multiply+0x10c>
 8007ca8:	9f01      	ldr	r7, [sp, #4]
 8007caa:	51eb      	str	r3, [r5, r7]
 8007cac:	3504      	adds	r5, #4
 8007cae:	e799      	b.n	8007be4 <__multiply+0x7c>
 8007cb0:	3e01      	subs	r6, #1
 8007cb2:	e79b      	b.n	8007bec <__multiply+0x84>
 8007cb4:	0800a455 	.word	0x0800a455
 8007cb8:	0800a466 	.word	0x0800a466

08007cbc <__pow5mult>:
 8007cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc0:	4615      	mov	r5, r2
 8007cc2:	f012 0203 	ands.w	r2, r2, #3
 8007cc6:	4607      	mov	r7, r0
 8007cc8:	460e      	mov	r6, r1
 8007cca:	d007      	beq.n	8007cdc <__pow5mult+0x20>
 8007ccc:	4c25      	ldr	r4, [pc, #148]	@ (8007d64 <__pow5mult+0xa8>)
 8007cce:	3a01      	subs	r2, #1
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cd6:	f7ff fe55 	bl	8007984 <__multadd>
 8007cda:	4606      	mov	r6, r0
 8007cdc:	10ad      	asrs	r5, r5, #2
 8007cde:	d03d      	beq.n	8007d5c <__pow5mult+0xa0>
 8007ce0:	69fc      	ldr	r4, [r7, #28]
 8007ce2:	b97c      	cbnz	r4, 8007d04 <__pow5mult+0x48>
 8007ce4:	2010      	movs	r0, #16
 8007ce6:	f7ff fd35 	bl	8007754 <malloc>
 8007cea:	4602      	mov	r2, r0
 8007cec:	61f8      	str	r0, [r7, #28]
 8007cee:	b928      	cbnz	r0, 8007cfc <__pow5mult+0x40>
 8007cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8007d68 <__pow5mult+0xac>)
 8007cf2:	481e      	ldr	r0, [pc, #120]	@ (8007d6c <__pow5mult+0xb0>)
 8007cf4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007cf8:	f001 fb6e 	bl	80093d8 <__assert_func>
 8007cfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d00:	6004      	str	r4, [r0, #0]
 8007d02:	60c4      	str	r4, [r0, #12]
 8007d04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d0c:	b94c      	cbnz	r4, 8007d22 <__pow5mult+0x66>
 8007d0e:	f240 2171 	movw	r1, #625	@ 0x271
 8007d12:	4638      	mov	r0, r7
 8007d14:	f7ff ff12 	bl	8007b3c <__i2b>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d1e:	4604      	mov	r4, r0
 8007d20:	6003      	str	r3, [r0, #0]
 8007d22:	f04f 0900 	mov.w	r9, #0
 8007d26:	07eb      	lsls	r3, r5, #31
 8007d28:	d50a      	bpl.n	8007d40 <__pow5mult+0x84>
 8007d2a:	4631      	mov	r1, r6
 8007d2c:	4622      	mov	r2, r4
 8007d2e:	4638      	mov	r0, r7
 8007d30:	f7ff ff1a 	bl	8007b68 <__multiply>
 8007d34:	4631      	mov	r1, r6
 8007d36:	4680      	mov	r8, r0
 8007d38:	4638      	mov	r0, r7
 8007d3a:	f7ff fe01 	bl	8007940 <_Bfree>
 8007d3e:	4646      	mov	r6, r8
 8007d40:	106d      	asrs	r5, r5, #1
 8007d42:	d00b      	beq.n	8007d5c <__pow5mult+0xa0>
 8007d44:	6820      	ldr	r0, [r4, #0]
 8007d46:	b938      	cbnz	r0, 8007d58 <__pow5mult+0x9c>
 8007d48:	4622      	mov	r2, r4
 8007d4a:	4621      	mov	r1, r4
 8007d4c:	4638      	mov	r0, r7
 8007d4e:	f7ff ff0b 	bl	8007b68 <__multiply>
 8007d52:	6020      	str	r0, [r4, #0]
 8007d54:	f8c0 9000 	str.w	r9, [r0]
 8007d58:	4604      	mov	r4, r0
 8007d5a:	e7e4      	b.n	8007d26 <__pow5mult+0x6a>
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d62:	bf00      	nop
 8007d64:	0800a4c0 	.word	0x0800a4c0
 8007d68:	0800a3e6 	.word	0x0800a3e6
 8007d6c:	0800a466 	.word	0x0800a466

08007d70 <__lshift>:
 8007d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d74:	460c      	mov	r4, r1
 8007d76:	6849      	ldr	r1, [r1, #4]
 8007d78:	6923      	ldr	r3, [r4, #16]
 8007d7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d7e:	68a3      	ldr	r3, [r4, #8]
 8007d80:	4607      	mov	r7, r0
 8007d82:	4691      	mov	r9, r2
 8007d84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d88:	f108 0601 	add.w	r6, r8, #1
 8007d8c:	42b3      	cmp	r3, r6
 8007d8e:	db0b      	blt.n	8007da8 <__lshift+0x38>
 8007d90:	4638      	mov	r0, r7
 8007d92:	f7ff fd95 	bl	80078c0 <_Balloc>
 8007d96:	4605      	mov	r5, r0
 8007d98:	b948      	cbnz	r0, 8007dae <__lshift+0x3e>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	4b28      	ldr	r3, [pc, #160]	@ (8007e40 <__lshift+0xd0>)
 8007d9e:	4829      	ldr	r0, [pc, #164]	@ (8007e44 <__lshift+0xd4>)
 8007da0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007da4:	f001 fb18 	bl	80093d8 <__assert_func>
 8007da8:	3101      	adds	r1, #1
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	e7ee      	b.n	8007d8c <__lshift+0x1c>
 8007dae:	2300      	movs	r3, #0
 8007db0:	f100 0114 	add.w	r1, r0, #20
 8007db4:	f100 0210 	add.w	r2, r0, #16
 8007db8:	4618      	mov	r0, r3
 8007dba:	4553      	cmp	r3, sl
 8007dbc:	db33      	blt.n	8007e26 <__lshift+0xb6>
 8007dbe:	6920      	ldr	r0, [r4, #16]
 8007dc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007dc4:	f104 0314 	add.w	r3, r4, #20
 8007dc8:	f019 091f 	ands.w	r9, r9, #31
 8007dcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dd0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dd4:	d02b      	beq.n	8007e2e <__lshift+0xbe>
 8007dd6:	f1c9 0e20 	rsb	lr, r9, #32
 8007dda:	468a      	mov	sl, r1
 8007ddc:	2200      	movs	r2, #0
 8007dde:	6818      	ldr	r0, [r3, #0]
 8007de0:	fa00 f009 	lsl.w	r0, r0, r9
 8007de4:	4310      	orrs	r0, r2
 8007de6:	f84a 0b04 	str.w	r0, [sl], #4
 8007dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dee:	459c      	cmp	ip, r3
 8007df0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007df4:	d8f3      	bhi.n	8007dde <__lshift+0x6e>
 8007df6:	ebac 0304 	sub.w	r3, ip, r4
 8007dfa:	3b15      	subs	r3, #21
 8007dfc:	f023 0303 	bic.w	r3, r3, #3
 8007e00:	3304      	adds	r3, #4
 8007e02:	f104 0015 	add.w	r0, r4, #21
 8007e06:	4584      	cmp	ip, r0
 8007e08:	bf38      	it	cc
 8007e0a:	2304      	movcc	r3, #4
 8007e0c:	50ca      	str	r2, [r1, r3]
 8007e0e:	b10a      	cbz	r2, 8007e14 <__lshift+0xa4>
 8007e10:	f108 0602 	add.w	r6, r8, #2
 8007e14:	3e01      	subs	r6, #1
 8007e16:	4638      	mov	r0, r7
 8007e18:	612e      	str	r6, [r5, #16]
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	f7ff fd90 	bl	8007940 <_Bfree>
 8007e20:	4628      	mov	r0, r5
 8007e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e26:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	e7c5      	b.n	8007dba <__lshift+0x4a>
 8007e2e:	3904      	subs	r1, #4
 8007e30:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e34:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e38:	459c      	cmp	ip, r3
 8007e3a:	d8f9      	bhi.n	8007e30 <__lshift+0xc0>
 8007e3c:	e7ea      	b.n	8007e14 <__lshift+0xa4>
 8007e3e:	bf00      	nop
 8007e40:	0800a455 	.word	0x0800a455
 8007e44:	0800a466 	.word	0x0800a466

08007e48 <__mcmp>:
 8007e48:	690a      	ldr	r2, [r1, #16]
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	6900      	ldr	r0, [r0, #16]
 8007e4e:	1a80      	subs	r0, r0, r2
 8007e50:	b530      	push	{r4, r5, lr}
 8007e52:	d10e      	bne.n	8007e72 <__mcmp+0x2a>
 8007e54:	3314      	adds	r3, #20
 8007e56:	3114      	adds	r1, #20
 8007e58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e68:	4295      	cmp	r5, r2
 8007e6a:	d003      	beq.n	8007e74 <__mcmp+0x2c>
 8007e6c:	d205      	bcs.n	8007e7a <__mcmp+0x32>
 8007e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e72:	bd30      	pop	{r4, r5, pc}
 8007e74:	42a3      	cmp	r3, r4
 8007e76:	d3f3      	bcc.n	8007e60 <__mcmp+0x18>
 8007e78:	e7fb      	b.n	8007e72 <__mcmp+0x2a>
 8007e7a:	2001      	movs	r0, #1
 8007e7c:	e7f9      	b.n	8007e72 <__mcmp+0x2a>
	...

08007e80 <__mdiff>:
 8007e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e84:	4689      	mov	r9, r1
 8007e86:	4606      	mov	r6, r0
 8007e88:	4611      	mov	r1, r2
 8007e8a:	4648      	mov	r0, r9
 8007e8c:	4614      	mov	r4, r2
 8007e8e:	f7ff ffdb 	bl	8007e48 <__mcmp>
 8007e92:	1e05      	subs	r5, r0, #0
 8007e94:	d112      	bne.n	8007ebc <__mdiff+0x3c>
 8007e96:	4629      	mov	r1, r5
 8007e98:	4630      	mov	r0, r6
 8007e9a:	f7ff fd11 	bl	80078c0 <_Balloc>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	b928      	cbnz	r0, 8007eae <__mdiff+0x2e>
 8007ea2:	4b3f      	ldr	r3, [pc, #252]	@ (8007fa0 <__mdiff+0x120>)
 8007ea4:	f240 2137 	movw	r1, #567	@ 0x237
 8007ea8:	483e      	ldr	r0, [pc, #248]	@ (8007fa4 <__mdiff+0x124>)
 8007eaa:	f001 fa95 	bl	80093d8 <__assert_func>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	b003      	add	sp, #12
 8007eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ebc:	bfbc      	itt	lt
 8007ebe:	464b      	movlt	r3, r9
 8007ec0:	46a1      	movlt	r9, r4
 8007ec2:	4630      	mov	r0, r6
 8007ec4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ec8:	bfba      	itte	lt
 8007eca:	461c      	movlt	r4, r3
 8007ecc:	2501      	movlt	r5, #1
 8007ece:	2500      	movge	r5, #0
 8007ed0:	f7ff fcf6 	bl	80078c0 <_Balloc>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	b918      	cbnz	r0, 8007ee0 <__mdiff+0x60>
 8007ed8:	4b31      	ldr	r3, [pc, #196]	@ (8007fa0 <__mdiff+0x120>)
 8007eda:	f240 2145 	movw	r1, #581	@ 0x245
 8007ede:	e7e3      	b.n	8007ea8 <__mdiff+0x28>
 8007ee0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ee4:	6926      	ldr	r6, [r4, #16]
 8007ee6:	60c5      	str	r5, [r0, #12]
 8007ee8:	f109 0310 	add.w	r3, r9, #16
 8007eec:	f109 0514 	add.w	r5, r9, #20
 8007ef0:	f104 0e14 	add.w	lr, r4, #20
 8007ef4:	f100 0b14 	add.w	fp, r0, #20
 8007ef8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007efc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f00:	9301      	str	r3, [sp, #4]
 8007f02:	46d9      	mov	r9, fp
 8007f04:	f04f 0c00 	mov.w	ip, #0
 8007f08:	9b01      	ldr	r3, [sp, #4]
 8007f0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f12:	9301      	str	r3, [sp, #4]
 8007f14:	fa1f f38a 	uxth.w	r3, sl
 8007f18:	4619      	mov	r1, r3
 8007f1a:	b283      	uxth	r3, r0
 8007f1c:	1acb      	subs	r3, r1, r3
 8007f1e:	0c00      	lsrs	r0, r0, #16
 8007f20:	4463      	add	r3, ip
 8007f22:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f30:	4576      	cmp	r6, lr
 8007f32:	f849 3b04 	str.w	r3, [r9], #4
 8007f36:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f3a:	d8e5      	bhi.n	8007f08 <__mdiff+0x88>
 8007f3c:	1b33      	subs	r3, r6, r4
 8007f3e:	3b15      	subs	r3, #21
 8007f40:	f023 0303 	bic.w	r3, r3, #3
 8007f44:	3415      	adds	r4, #21
 8007f46:	3304      	adds	r3, #4
 8007f48:	42a6      	cmp	r6, r4
 8007f4a:	bf38      	it	cc
 8007f4c:	2304      	movcc	r3, #4
 8007f4e:	441d      	add	r5, r3
 8007f50:	445b      	add	r3, fp
 8007f52:	461e      	mov	r6, r3
 8007f54:	462c      	mov	r4, r5
 8007f56:	4544      	cmp	r4, r8
 8007f58:	d30e      	bcc.n	8007f78 <__mdiff+0xf8>
 8007f5a:	f108 0103 	add.w	r1, r8, #3
 8007f5e:	1b49      	subs	r1, r1, r5
 8007f60:	f021 0103 	bic.w	r1, r1, #3
 8007f64:	3d03      	subs	r5, #3
 8007f66:	45a8      	cmp	r8, r5
 8007f68:	bf38      	it	cc
 8007f6a:	2100      	movcc	r1, #0
 8007f6c:	440b      	add	r3, r1
 8007f6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f72:	b191      	cbz	r1, 8007f9a <__mdiff+0x11a>
 8007f74:	6117      	str	r7, [r2, #16]
 8007f76:	e79d      	b.n	8007eb4 <__mdiff+0x34>
 8007f78:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f7c:	46e6      	mov	lr, ip
 8007f7e:	0c08      	lsrs	r0, r1, #16
 8007f80:	fa1c fc81 	uxtah	ip, ip, r1
 8007f84:	4471      	add	r1, lr
 8007f86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f8a:	b289      	uxth	r1, r1
 8007f8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f90:	f846 1b04 	str.w	r1, [r6], #4
 8007f94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f98:	e7dd      	b.n	8007f56 <__mdiff+0xd6>
 8007f9a:	3f01      	subs	r7, #1
 8007f9c:	e7e7      	b.n	8007f6e <__mdiff+0xee>
 8007f9e:	bf00      	nop
 8007fa0:	0800a455 	.word	0x0800a455
 8007fa4:	0800a466 	.word	0x0800a466

08007fa8 <__ulp>:
 8007fa8:	b082      	sub	sp, #8
 8007faa:	ed8d 0b00 	vstr	d0, [sp]
 8007fae:	9a01      	ldr	r2, [sp, #4]
 8007fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff0 <__ulp+0x48>)
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	dc08      	bgt.n	8007fce <__ulp+0x26>
 8007fbc:	425b      	negs	r3, r3
 8007fbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007fc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007fc6:	da04      	bge.n	8007fd2 <__ulp+0x2a>
 8007fc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007fcc:	4113      	asrs	r3, r2
 8007fce:	2200      	movs	r2, #0
 8007fd0:	e008      	b.n	8007fe4 <__ulp+0x3c>
 8007fd2:	f1a2 0314 	sub.w	r3, r2, #20
 8007fd6:	2b1e      	cmp	r3, #30
 8007fd8:	bfda      	itte	le
 8007fda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007fde:	40da      	lsrle	r2, r3
 8007fe0:	2201      	movgt	r2, #1
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	4610      	mov	r0, r2
 8007fe8:	ec41 0b10 	vmov	d0, r0, r1
 8007fec:	b002      	add	sp, #8
 8007fee:	4770      	bx	lr
 8007ff0:	7ff00000 	.word	0x7ff00000

08007ff4 <__b2d>:
 8007ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff8:	6906      	ldr	r6, [r0, #16]
 8007ffa:	f100 0814 	add.w	r8, r0, #20
 8007ffe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008002:	1f37      	subs	r7, r6, #4
 8008004:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008008:	4610      	mov	r0, r2
 800800a:	f7ff fd4b 	bl	8007aa4 <__hi0bits>
 800800e:	f1c0 0320 	rsb	r3, r0, #32
 8008012:	280a      	cmp	r0, #10
 8008014:	600b      	str	r3, [r1, #0]
 8008016:	491b      	ldr	r1, [pc, #108]	@ (8008084 <__b2d+0x90>)
 8008018:	dc15      	bgt.n	8008046 <__b2d+0x52>
 800801a:	f1c0 0c0b 	rsb	ip, r0, #11
 800801e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008022:	45b8      	cmp	r8, r7
 8008024:	ea43 0501 	orr.w	r5, r3, r1
 8008028:	bf34      	ite	cc
 800802a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800802e:	2300      	movcs	r3, #0
 8008030:	3015      	adds	r0, #21
 8008032:	fa02 f000 	lsl.w	r0, r2, r0
 8008036:	fa23 f30c 	lsr.w	r3, r3, ip
 800803a:	4303      	orrs	r3, r0
 800803c:	461c      	mov	r4, r3
 800803e:	ec45 4b10 	vmov	d0, r4, r5
 8008042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008046:	45b8      	cmp	r8, r7
 8008048:	bf3a      	itte	cc
 800804a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800804e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008052:	2300      	movcs	r3, #0
 8008054:	380b      	subs	r0, #11
 8008056:	d012      	beq.n	800807e <__b2d+0x8a>
 8008058:	f1c0 0120 	rsb	r1, r0, #32
 800805c:	fa23 f401 	lsr.w	r4, r3, r1
 8008060:	4082      	lsls	r2, r0
 8008062:	4322      	orrs	r2, r4
 8008064:	4547      	cmp	r7, r8
 8008066:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800806a:	bf8c      	ite	hi
 800806c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008070:	2200      	movls	r2, #0
 8008072:	4083      	lsls	r3, r0
 8008074:	40ca      	lsrs	r2, r1
 8008076:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800807a:	4313      	orrs	r3, r2
 800807c:	e7de      	b.n	800803c <__b2d+0x48>
 800807e:	ea42 0501 	orr.w	r5, r2, r1
 8008082:	e7db      	b.n	800803c <__b2d+0x48>
 8008084:	3ff00000 	.word	0x3ff00000

08008088 <__d2b>:
 8008088:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800808c:	460f      	mov	r7, r1
 800808e:	2101      	movs	r1, #1
 8008090:	ec59 8b10 	vmov	r8, r9, d0
 8008094:	4616      	mov	r6, r2
 8008096:	f7ff fc13 	bl	80078c0 <_Balloc>
 800809a:	4604      	mov	r4, r0
 800809c:	b930      	cbnz	r0, 80080ac <__d2b+0x24>
 800809e:	4602      	mov	r2, r0
 80080a0:	4b23      	ldr	r3, [pc, #140]	@ (8008130 <__d2b+0xa8>)
 80080a2:	4824      	ldr	r0, [pc, #144]	@ (8008134 <__d2b+0xac>)
 80080a4:	f240 310f 	movw	r1, #783	@ 0x30f
 80080a8:	f001 f996 	bl	80093d8 <__assert_func>
 80080ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080b4:	b10d      	cbz	r5, 80080ba <__d2b+0x32>
 80080b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080ba:	9301      	str	r3, [sp, #4]
 80080bc:	f1b8 0300 	subs.w	r3, r8, #0
 80080c0:	d023      	beq.n	800810a <__d2b+0x82>
 80080c2:	4668      	mov	r0, sp
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	f7ff fd0c 	bl	8007ae2 <__lo0bits>
 80080ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080ce:	b1d0      	cbz	r0, 8008106 <__d2b+0x7e>
 80080d0:	f1c0 0320 	rsb	r3, r0, #32
 80080d4:	fa02 f303 	lsl.w	r3, r2, r3
 80080d8:	430b      	orrs	r3, r1
 80080da:	40c2      	lsrs	r2, r0
 80080dc:	6163      	str	r3, [r4, #20]
 80080de:	9201      	str	r2, [sp, #4]
 80080e0:	9b01      	ldr	r3, [sp, #4]
 80080e2:	61a3      	str	r3, [r4, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	bf0c      	ite	eq
 80080e8:	2201      	moveq	r2, #1
 80080ea:	2202      	movne	r2, #2
 80080ec:	6122      	str	r2, [r4, #16]
 80080ee:	b1a5      	cbz	r5, 800811a <__d2b+0x92>
 80080f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80080f4:	4405      	add	r5, r0
 80080f6:	603d      	str	r5, [r7, #0]
 80080f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80080fc:	6030      	str	r0, [r6, #0]
 80080fe:	4620      	mov	r0, r4
 8008100:	b003      	add	sp, #12
 8008102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008106:	6161      	str	r1, [r4, #20]
 8008108:	e7ea      	b.n	80080e0 <__d2b+0x58>
 800810a:	a801      	add	r0, sp, #4
 800810c:	f7ff fce9 	bl	8007ae2 <__lo0bits>
 8008110:	9b01      	ldr	r3, [sp, #4]
 8008112:	6163      	str	r3, [r4, #20]
 8008114:	3020      	adds	r0, #32
 8008116:	2201      	movs	r2, #1
 8008118:	e7e8      	b.n	80080ec <__d2b+0x64>
 800811a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800811e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008122:	6038      	str	r0, [r7, #0]
 8008124:	6918      	ldr	r0, [r3, #16]
 8008126:	f7ff fcbd 	bl	8007aa4 <__hi0bits>
 800812a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800812e:	e7e5      	b.n	80080fc <__d2b+0x74>
 8008130:	0800a455 	.word	0x0800a455
 8008134:	0800a466 	.word	0x0800a466

08008138 <__ratio>:
 8008138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800813c:	b085      	sub	sp, #20
 800813e:	e9cd 1000 	strd	r1, r0, [sp]
 8008142:	a902      	add	r1, sp, #8
 8008144:	f7ff ff56 	bl	8007ff4 <__b2d>
 8008148:	9800      	ldr	r0, [sp, #0]
 800814a:	a903      	add	r1, sp, #12
 800814c:	ec55 4b10 	vmov	r4, r5, d0
 8008150:	f7ff ff50 	bl	8007ff4 <__b2d>
 8008154:	9b01      	ldr	r3, [sp, #4]
 8008156:	6919      	ldr	r1, [r3, #16]
 8008158:	9b00      	ldr	r3, [sp, #0]
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	1ac9      	subs	r1, r1, r3
 800815e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008162:	1a9b      	subs	r3, r3, r2
 8008164:	ec5b ab10 	vmov	sl, fp, d0
 8008168:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800816c:	2b00      	cmp	r3, #0
 800816e:	bfce      	itee	gt
 8008170:	462a      	movgt	r2, r5
 8008172:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008176:	465a      	movle	r2, fp
 8008178:	462f      	mov	r7, r5
 800817a:	46d9      	mov	r9, fp
 800817c:	bfcc      	ite	gt
 800817e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008182:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008186:	464b      	mov	r3, r9
 8008188:	4652      	mov	r2, sl
 800818a:	4620      	mov	r0, r4
 800818c:	4639      	mov	r1, r7
 800818e:	f7f8 fb5d 	bl	800084c <__aeabi_ddiv>
 8008192:	ec41 0b10 	vmov	d0, r0, r1
 8008196:	b005      	add	sp, #20
 8008198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800819c <__copybits>:
 800819c:	3901      	subs	r1, #1
 800819e:	b570      	push	{r4, r5, r6, lr}
 80081a0:	1149      	asrs	r1, r1, #5
 80081a2:	6914      	ldr	r4, [r2, #16]
 80081a4:	3101      	adds	r1, #1
 80081a6:	f102 0314 	add.w	r3, r2, #20
 80081aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80081ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80081b2:	1f05      	subs	r5, r0, #4
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	d30c      	bcc.n	80081d2 <__copybits+0x36>
 80081b8:	1aa3      	subs	r3, r4, r2
 80081ba:	3b11      	subs	r3, #17
 80081bc:	f023 0303 	bic.w	r3, r3, #3
 80081c0:	3211      	adds	r2, #17
 80081c2:	42a2      	cmp	r2, r4
 80081c4:	bf88      	it	hi
 80081c6:	2300      	movhi	r3, #0
 80081c8:	4418      	add	r0, r3
 80081ca:	2300      	movs	r3, #0
 80081cc:	4288      	cmp	r0, r1
 80081ce:	d305      	bcc.n	80081dc <__copybits+0x40>
 80081d0:	bd70      	pop	{r4, r5, r6, pc}
 80081d2:	f853 6b04 	ldr.w	r6, [r3], #4
 80081d6:	f845 6f04 	str.w	r6, [r5, #4]!
 80081da:	e7eb      	b.n	80081b4 <__copybits+0x18>
 80081dc:	f840 3b04 	str.w	r3, [r0], #4
 80081e0:	e7f4      	b.n	80081cc <__copybits+0x30>

080081e2 <__any_on>:
 80081e2:	f100 0214 	add.w	r2, r0, #20
 80081e6:	6900      	ldr	r0, [r0, #16]
 80081e8:	114b      	asrs	r3, r1, #5
 80081ea:	4298      	cmp	r0, r3
 80081ec:	b510      	push	{r4, lr}
 80081ee:	db11      	blt.n	8008214 <__any_on+0x32>
 80081f0:	dd0a      	ble.n	8008208 <__any_on+0x26>
 80081f2:	f011 011f 	ands.w	r1, r1, #31
 80081f6:	d007      	beq.n	8008208 <__any_on+0x26>
 80081f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80081fc:	fa24 f001 	lsr.w	r0, r4, r1
 8008200:	fa00 f101 	lsl.w	r1, r0, r1
 8008204:	428c      	cmp	r4, r1
 8008206:	d10b      	bne.n	8008220 <__any_on+0x3e>
 8008208:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800820c:	4293      	cmp	r3, r2
 800820e:	d803      	bhi.n	8008218 <__any_on+0x36>
 8008210:	2000      	movs	r0, #0
 8008212:	bd10      	pop	{r4, pc}
 8008214:	4603      	mov	r3, r0
 8008216:	e7f7      	b.n	8008208 <__any_on+0x26>
 8008218:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800821c:	2900      	cmp	r1, #0
 800821e:	d0f5      	beq.n	800820c <__any_on+0x2a>
 8008220:	2001      	movs	r0, #1
 8008222:	e7f6      	b.n	8008212 <__any_on+0x30>

08008224 <sulp>:
 8008224:	b570      	push	{r4, r5, r6, lr}
 8008226:	4604      	mov	r4, r0
 8008228:	460d      	mov	r5, r1
 800822a:	ec45 4b10 	vmov	d0, r4, r5
 800822e:	4616      	mov	r6, r2
 8008230:	f7ff feba 	bl	8007fa8 <__ulp>
 8008234:	ec51 0b10 	vmov	r0, r1, d0
 8008238:	b17e      	cbz	r6, 800825a <sulp+0x36>
 800823a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800823e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008242:	2b00      	cmp	r3, #0
 8008244:	dd09      	ble.n	800825a <sulp+0x36>
 8008246:	051b      	lsls	r3, r3, #20
 8008248:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800824c:	2400      	movs	r4, #0
 800824e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008252:	4622      	mov	r2, r4
 8008254:	462b      	mov	r3, r5
 8008256:	f7f8 f9cf 	bl	80005f8 <__aeabi_dmul>
 800825a:	ec41 0b10 	vmov	d0, r0, r1
 800825e:	bd70      	pop	{r4, r5, r6, pc}

08008260 <_strtod_l>:
 8008260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008264:	b09f      	sub	sp, #124	@ 0x7c
 8008266:	460c      	mov	r4, r1
 8008268:	9217      	str	r2, [sp, #92]	@ 0x5c
 800826a:	2200      	movs	r2, #0
 800826c:	921a      	str	r2, [sp, #104]	@ 0x68
 800826e:	9005      	str	r0, [sp, #20]
 8008270:	f04f 0a00 	mov.w	sl, #0
 8008274:	f04f 0b00 	mov.w	fp, #0
 8008278:	460a      	mov	r2, r1
 800827a:	9219      	str	r2, [sp, #100]	@ 0x64
 800827c:	7811      	ldrb	r1, [r2, #0]
 800827e:	292b      	cmp	r1, #43	@ 0x2b
 8008280:	d04a      	beq.n	8008318 <_strtod_l+0xb8>
 8008282:	d838      	bhi.n	80082f6 <_strtod_l+0x96>
 8008284:	290d      	cmp	r1, #13
 8008286:	d832      	bhi.n	80082ee <_strtod_l+0x8e>
 8008288:	2908      	cmp	r1, #8
 800828a:	d832      	bhi.n	80082f2 <_strtod_l+0x92>
 800828c:	2900      	cmp	r1, #0
 800828e:	d03b      	beq.n	8008308 <_strtod_l+0xa8>
 8008290:	2200      	movs	r2, #0
 8008292:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008294:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008296:	782a      	ldrb	r2, [r5, #0]
 8008298:	2a30      	cmp	r2, #48	@ 0x30
 800829a:	f040 80b3 	bne.w	8008404 <_strtod_l+0x1a4>
 800829e:	786a      	ldrb	r2, [r5, #1]
 80082a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80082a4:	2a58      	cmp	r2, #88	@ 0x58
 80082a6:	d16e      	bne.n	8008386 <_strtod_l+0x126>
 80082a8:	9302      	str	r3, [sp, #8]
 80082aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082ac:	9301      	str	r3, [sp, #4]
 80082ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	4a8e      	ldr	r2, [pc, #568]	@ (80084ec <_strtod_l+0x28c>)
 80082b4:	9805      	ldr	r0, [sp, #20]
 80082b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80082b8:	a919      	add	r1, sp, #100	@ 0x64
 80082ba:	f001 f927 	bl	800950c <__gethex>
 80082be:	f010 060f 	ands.w	r6, r0, #15
 80082c2:	4604      	mov	r4, r0
 80082c4:	d005      	beq.n	80082d2 <_strtod_l+0x72>
 80082c6:	2e06      	cmp	r6, #6
 80082c8:	d128      	bne.n	800831c <_strtod_l+0xbc>
 80082ca:	3501      	adds	r5, #1
 80082cc:	2300      	movs	r3, #0
 80082ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80082d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f040 858e 	bne.w	8008df6 <_strtod_l+0xb96>
 80082da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082dc:	b1cb      	cbz	r3, 8008312 <_strtod_l+0xb2>
 80082de:	4652      	mov	r2, sl
 80082e0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80082e4:	ec43 2b10 	vmov	d0, r2, r3
 80082e8:	b01f      	add	sp, #124	@ 0x7c
 80082ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ee:	2920      	cmp	r1, #32
 80082f0:	d1ce      	bne.n	8008290 <_strtod_l+0x30>
 80082f2:	3201      	adds	r2, #1
 80082f4:	e7c1      	b.n	800827a <_strtod_l+0x1a>
 80082f6:	292d      	cmp	r1, #45	@ 0x2d
 80082f8:	d1ca      	bne.n	8008290 <_strtod_l+0x30>
 80082fa:	2101      	movs	r1, #1
 80082fc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80082fe:	1c51      	adds	r1, r2, #1
 8008300:	9119      	str	r1, [sp, #100]	@ 0x64
 8008302:	7852      	ldrb	r2, [r2, #1]
 8008304:	2a00      	cmp	r2, #0
 8008306:	d1c5      	bne.n	8008294 <_strtod_l+0x34>
 8008308:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800830a:	9419      	str	r4, [sp, #100]	@ 0x64
 800830c:	2b00      	cmp	r3, #0
 800830e:	f040 8570 	bne.w	8008df2 <_strtod_l+0xb92>
 8008312:	4652      	mov	r2, sl
 8008314:	465b      	mov	r3, fp
 8008316:	e7e5      	b.n	80082e4 <_strtod_l+0x84>
 8008318:	2100      	movs	r1, #0
 800831a:	e7ef      	b.n	80082fc <_strtod_l+0x9c>
 800831c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800831e:	b13a      	cbz	r2, 8008330 <_strtod_l+0xd0>
 8008320:	2135      	movs	r1, #53	@ 0x35
 8008322:	a81c      	add	r0, sp, #112	@ 0x70
 8008324:	f7ff ff3a 	bl	800819c <__copybits>
 8008328:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800832a:	9805      	ldr	r0, [sp, #20]
 800832c:	f7ff fb08 	bl	8007940 <_Bfree>
 8008330:	3e01      	subs	r6, #1
 8008332:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008334:	2e04      	cmp	r6, #4
 8008336:	d806      	bhi.n	8008346 <_strtod_l+0xe6>
 8008338:	e8df f006 	tbb	[pc, r6]
 800833c:	201d0314 	.word	0x201d0314
 8008340:	14          	.byte	0x14
 8008341:	00          	.byte	0x00
 8008342:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008346:	05e1      	lsls	r1, r4, #23
 8008348:	bf48      	it	mi
 800834a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800834e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008352:	0d1b      	lsrs	r3, r3, #20
 8008354:	051b      	lsls	r3, r3, #20
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1bb      	bne.n	80082d2 <_strtod_l+0x72>
 800835a:	f7fe fb2f 	bl	80069bc <__errno>
 800835e:	2322      	movs	r3, #34	@ 0x22
 8008360:	6003      	str	r3, [r0, #0]
 8008362:	e7b6      	b.n	80082d2 <_strtod_l+0x72>
 8008364:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008368:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800836c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008370:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008374:	e7e7      	b.n	8008346 <_strtod_l+0xe6>
 8008376:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80084f4 <_strtod_l+0x294>
 800837a:	e7e4      	b.n	8008346 <_strtod_l+0xe6>
 800837c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008380:	f04f 3aff 	mov.w	sl, #4294967295
 8008384:	e7df      	b.n	8008346 <_strtod_l+0xe6>
 8008386:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008388:	1c5a      	adds	r2, r3, #1
 800838a:	9219      	str	r2, [sp, #100]	@ 0x64
 800838c:	785b      	ldrb	r3, [r3, #1]
 800838e:	2b30      	cmp	r3, #48	@ 0x30
 8008390:	d0f9      	beq.n	8008386 <_strtod_l+0x126>
 8008392:	2b00      	cmp	r3, #0
 8008394:	d09d      	beq.n	80082d2 <_strtod_l+0x72>
 8008396:	2301      	movs	r3, #1
 8008398:	9309      	str	r3, [sp, #36]	@ 0x24
 800839a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800839c:	930c      	str	r3, [sp, #48]	@ 0x30
 800839e:	2300      	movs	r3, #0
 80083a0:	9308      	str	r3, [sp, #32]
 80083a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80083a4:	461f      	mov	r7, r3
 80083a6:	220a      	movs	r2, #10
 80083a8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80083aa:	7805      	ldrb	r5, [r0, #0]
 80083ac:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80083b0:	b2d9      	uxtb	r1, r3
 80083b2:	2909      	cmp	r1, #9
 80083b4:	d928      	bls.n	8008408 <_strtod_l+0x1a8>
 80083b6:	494e      	ldr	r1, [pc, #312]	@ (80084f0 <_strtod_l+0x290>)
 80083b8:	2201      	movs	r2, #1
 80083ba:	f000 ffd5 	bl	8009368 <strncmp>
 80083be:	2800      	cmp	r0, #0
 80083c0:	d032      	beq.n	8008428 <_strtod_l+0x1c8>
 80083c2:	2000      	movs	r0, #0
 80083c4:	462a      	mov	r2, r5
 80083c6:	4681      	mov	r9, r0
 80083c8:	463d      	mov	r5, r7
 80083ca:	4603      	mov	r3, r0
 80083cc:	2a65      	cmp	r2, #101	@ 0x65
 80083ce:	d001      	beq.n	80083d4 <_strtod_l+0x174>
 80083d0:	2a45      	cmp	r2, #69	@ 0x45
 80083d2:	d114      	bne.n	80083fe <_strtod_l+0x19e>
 80083d4:	b91d      	cbnz	r5, 80083de <_strtod_l+0x17e>
 80083d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083d8:	4302      	orrs	r2, r0
 80083da:	d095      	beq.n	8008308 <_strtod_l+0xa8>
 80083dc:	2500      	movs	r5, #0
 80083de:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80083e0:	1c62      	adds	r2, r4, #1
 80083e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80083e4:	7862      	ldrb	r2, [r4, #1]
 80083e6:	2a2b      	cmp	r2, #43	@ 0x2b
 80083e8:	d077      	beq.n	80084da <_strtod_l+0x27a>
 80083ea:	2a2d      	cmp	r2, #45	@ 0x2d
 80083ec:	d07b      	beq.n	80084e6 <_strtod_l+0x286>
 80083ee:	f04f 0c00 	mov.w	ip, #0
 80083f2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80083f6:	2909      	cmp	r1, #9
 80083f8:	f240 8082 	bls.w	8008500 <_strtod_l+0x2a0>
 80083fc:	9419      	str	r4, [sp, #100]	@ 0x64
 80083fe:	f04f 0800 	mov.w	r8, #0
 8008402:	e0a2      	b.n	800854a <_strtod_l+0x2ea>
 8008404:	2300      	movs	r3, #0
 8008406:	e7c7      	b.n	8008398 <_strtod_l+0x138>
 8008408:	2f08      	cmp	r7, #8
 800840a:	bfd5      	itete	le
 800840c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800840e:	9908      	ldrgt	r1, [sp, #32]
 8008410:	fb02 3301 	mlale	r3, r2, r1, r3
 8008414:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008418:	f100 0001 	add.w	r0, r0, #1
 800841c:	bfd4      	ite	le
 800841e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008420:	9308      	strgt	r3, [sp, #32]
 8008422:	3701      	adds	r7, #1
 8008424:	9019      	str	r0, [sp, #100]	@ 0x64
 8008426:	e7bf      	b.n	80083a8 <_strtod_l+0x148>
 8008428:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800842a:	1c5a      	adds	r2, r3, #1
 800842c:	9219      	str	r2, [sp, #100]	@ 0x64
 800842e:	785a      	ldrb	r2, [r3, #1]
 8008430:	b37f      	cbz	r7, 8008492 <_strtod_l+0x232>
 8008432:	4681      	mov	r9, r0
 8008434:	463d      	mov	r5, r7
 8008436:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800843a:	2b09      	cmp	r3, #9
 800843c:	d912      	bls.n	8008464 <_strtod_l+0x204>
 800843e:	2301      	movs	r3, #1
 8008440:	e7c4      	b.n	80083cc <_strtod_l+0x16c>
 8008442:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008444:	1c5a      	adds	r2, r3, #1
 8008446:	9219      	str	r2, [sp, #100]	@ 0x64
 8008448:	785a      	ldrb	r2, [r3, #1]
 800844a:	3001      	adds	r0, #1
 800844c:	2a30      	cmp	r2, #48	@ 0x30
 800844e:	d0f8      	beq.n	8008442 <_strtod_l+0x1e2>
 8008450:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008454:	2b08      	cmp	r3, #8
 8008456:	f200 84d3 	bhi.w	8008e00 <_strtod_l+0xba0>
 800845a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800845c:	930c      	str	r3, [sp, #48]	@ 0x30
 800845e:	4681      	mov	r9, r0
 8008460:	2000      	movs	r0, #0
 8008462:	4605      	mov	r5, r0
 8008464:	3a30      	subs	r2, #48	@ 0x30
 8008466:	f100 0301 	add.w	r3, r0, #1
 800846a:	d02a      	beq.n	80084c2 <_strtod_l+0x262>
 800846c:	4499      	add	r9, r3
 800846e:	eb00 0c05 	add.w	ip, r0, r5
 8008472:	462b      	mov	r3, r5
 8008474:	210a      	movs	r1, #10
 8008476:	4563      	cmp	r3, ip
 8008478:	d10d      	bne.n	8008496 <_strtod_l+0x236>
 800847a:	1c69      	adds	r1, r5, #1
 800847c:	4401      	add	r1, r0
 800847e:	4428      	add	r0, r5
 8008480:	2808      	cmp	r0, #8
 8008482:	dc16      	bgt.n	80084b2 <_strtod_l+0x252>
 8008484:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008486:	230a      	movs	r3, #10
 8008488:	fb03 2300 	mla	r3, r3, r0, r2
 800848c:	930a      	str	r3, [sp, #40]	@ 0x28
 800848e:	2300      	movs	r3, #0
 8008490:	e018      	b.n	80084c4 <_strtod_l+0x264>
 8008492:	4638      	mov	r0, r7
 8008494:	e7da      	b.n	800844c <_strtod_l+0x1ec>
 8008496:	2b08      	cmp	r3, #8
 8008498:	f103 0301 	add.w	r3, r3, #1
 800849c:	dc03      	bgt.n	80084a6 <_strtod_l+0x246>
 800849e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80084a0:	434e      	muls	r6, r1
 80084a2:	960a      	str	r6, [sp, #40]	@ 0x28
 80084a4:	e7e7      	b.n	8008476 <_strtod_l+0x216>
 80084a6:	2b10      	cmp	r3, #16
 80084a8:	bfde      	ittt	le
 80084aa:	9e08      	ldrle	r6, [sp, #32]
 80084ac:	434e      	mulle	r6, r1
 80084ae:	9608      	strle	r6, [sp, #32]
 80084b0:	e7e1      	b.n	8008476 <_strtod_l+0x216>
 80084b2:	280f      	cmp	r0, #15
 80084b4:	dceb      	bgt.n	800848e <_strtod_l+0x22e>
 80084b6:	9808      	ldr	r0, [sp, #32]
 80084b8:	230a      	movs	r3, #10
 80084ba:	fb03 2300 	mla	r3, r3, r0, r2
 80084be:	9308      	str	r3, [sp, #32]
 80084c0:	e7e5      	b.n	800848e <_strtod_l+0x22e>
 80084c2:	4629      	mov	r1, r5
 80084c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084c6:	1c50      	adds	r0, r2, #1
 80084c8:	9019      	str	r0, [sp, #100]	@ 0x64
 80084ca:	7852      	ldrb	r2, [r2, #1]
 80084cc:	4618      	mov	r0, r3
 80084ce:	460d      	mov	r5, r1
 80084d0:	e7b1      	b.n	8008436 <_strtod_l+0x1d6>
 80084d2:	f04f 0900 	mov.w	r9, #0
 80084d6:	2301      	movs	r3, #1
 80084d8:	e77d      	b.n	80083d6 <_strtod_l+0x176>
 80084da:	f04f 0c00 	mov.w	ip, #0
 80084de:	1ca2      	adds	r2, r4, #2
 80084e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80084e2:	78a2      	ldrb	r2, [r4, #2]
 80084e4:	e785      	b.n	80083f2 <_strtod_l+0x192>
 80084e6:	f04f 0c01 	mov.w	ip, #1
 80084ea:	e7f8      	b.n	80084de <_strtod_l+0x27e>
 80084ec:	0800a5d8 	.word	0x0800a5d8
 80084f0:	0800a5c0 	.word	0x0800a5c0
 80084f4:	7ff00000 	.word	0x7ff00000
 80084f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084fa:	1c51      	adds	r1, r2, #1
 80084fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80084fe:	7852      	ldrb	r2, [r2, #1]
 8008500:	2a30      	cmp	r2, #48	@ 0x30
 8008502:	d0f9      	beq.n	80084f8 <_strtod_l+0x298>
 8008504:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008508:	2908      	cmp	r1, #8
 800850a:	f63f af78 	bhi.w	80083fe <_strtod_l+0x19e>
 800850e:	3a30      	subs	r2, #48	@ 0x30
 8008510:	920e      	str	r2, [sp, #56]	@ 0x38
 8008512:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008514:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008516:	f04f 080a 	mov.w	r8, #10
 800851a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800851c:	1c56      	adds	r6, r2, #1
 800851e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008520:	7852      	ldrb	r2, [r2, #1]
 8008522:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008526:	f1be 0f09 	cmp.w	lr, #9
 800852a:	d939      	bls.n	80085a0 <_strtod_l+0x340>
 800852c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800852e:	1a76      	subs	r6, r6, r1
 8008530:	2e08      	cmp	r6, #8
 8008532:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008536:	dc03      	bgt.n	8008540 <_strtod_l+0x2e0>
 8008538:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800853a:	4588      	cmp	r8, r1
 800853c:	bfa8      	it	ge
 800853e:	4688      	movge	r8, r1
 8008540:	f1bc 0f00 	cmp.w	ip, #0
 8008544:	d001      	beq.n	800854a <_strtod_l+0x2ea>
 8008546:	f1c8 0800 	rsb	r8, r8, #0
 800854a:	2d00      	cmp	r5, #0
 800854c:	d14e      	bne.n	80085ec <_strtod_l+0x38c>
 800854e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008550:	4308      	orrs	r0, r1
 8008552:	f47f aebe 	bne.w	80082d2 <_strtod_l+0x72>
 8008556:	2b00      	cmp	r3, #0
 8008558:	f47f aed6 	bne.w	8008308 <_strtod_l+0xa8>
 800855c:	2a69      	cmp	r2, #105	@ 0x69
 800855e:	d028      	beq.n	80085b2 <_strtod_l+0x352>
 8008560:	dc25      	bgt.n	80085ae <_strtod_l+0x34e>
 8008562:	2a49      	cmp	r2, #73	@ 0x49
 8008564:	d025      	beq.n	80085b2 <_strtod_l+0x352>
 8008566:	2a4e      	cmp	r2, #78	@ 0x4e
 8008568:	f47f aece 	bne.w	8008308 <_strtod_l+0xa8>
 800856c:	499b      	ldr	r1, [pc, #620]	@ (80087dc <_strtod_l+0x57c>)
 800856e:	a819      	add	r0, sp, #100	@ 0x64
 8008570:	f001 f9ee 	bl	8009950 <__match>
 8008574:	2800      	cmp	r0, #0
 8008576:	f43f aec7 	beq.w	8008308 <_strtod_l+0xa8>
 800857a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	2b28      	cmp	r3, #40	@ 0x28
 8008580:	d12e      	bne.n	80085e0 <_strtod_l+0x380>
 8008582:	4997      	ldr	r1, [pc, #604]	@ (80087e0 <_strtod_l+0x580>)
 8008584:	aa1c      	add	r2, sp, #112	@ 0x70
 8008586:	a819      	add	r0, sp, #100	@ 0x64
 8008588:	f001 f9f6 	bl	8009978 <__hexnan>
 800858c:	2805      	cmp	r0, #5
 800858e:	d127      	bne.n	80085e0 <_strtod_l+0x380>
 8008590:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008592:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008596:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800859a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800859e:	e698      	b.n	80082d2 <_strtod_l+0x72>
 80085a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80085a2:	fb08 2101 	mla	r1, r8, r1, r2
 80085a6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80085aa:	920e      	str	r2, [sp, #56]	@ 0x38
 80085ac:	e7b5      	b.n	800851a <_strtod_l+0x2ba>
 80085ae:	2a6e      	cmp	r2, #110	@ 0x6e
 80085b0:	e7da      	b.n	8008568 <_strtod_l+0x308>
 80085b2:	498c      	ldr	r1, [pc, #560]	@ (80087e4 <_strtod_l+0x584>)
 80085b4:	a819      	add	r0, sp, #100	@ 0x64
 80085b6:	f001 f9cb 	bl	8009950 <__match>
 80085ba:	2800      	cmp	r0, #0
 80085bc:	f43f aea4 	beq.w	8008308 <_strtod_l+0xa8>
 80085c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085c2:	4989      	ldr	r1, [pc, #548]	@ (80087e8 <_strtod_l+0x588>)
 80085c4:	3b01      	subs	r3, #1
 80085c6:	a819      	add	r0, sp, #100	@ 0x64
 80085c8:	9319      	str	r3, [sp, #100]	@ 0x64
 80085ca:	f001 f9c1 	bl	8009950 <__match>
 80085ce:	b910      	cbnz	r0, 80085d6 <_strtod_l+0x376>
 80085d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085d2:	3301      	adds	r3, #1
 80085d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80085d6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80087f8 <_strtod_l+0x598>
 80085da:	f04f 0a00 	mov.w	sl, #0
 80085de:	e678      	b.n	80082d2 <_strtod_l+0x72>
 80085e0:	4882      	ldr	r0, [pc, #520]	@ (80087ec <_strtod_l+0x58c>)
 80085e2:	f000 fef1 	bl	80093c8 <nan>
 80085e6:	ec5b ab10 	vmov	sl, fp, d0
 80085ea:	e672      	b.n	80082d2 <_strtod_l+0x72>
 80085ec:	eba8 0309 	sub.w	r3, r8, r9
 80085f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80085f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80085f4:	2f00      	cmp	r7, #0
 80085f6:	bf08      	it	eq
 80085f8:	462f      	moveq	r7, r5
 80085fa:	2d10      	cmp	r5, #16
 80085fc:	462c      	mov	r4, r5
 80085fe:	bfa8      	it	ge
 8008600:	2410      	movge	r4, #16
 8008602:	f7f7 ff7f 	bl	8000504 <__aeabi_ui2d>
 8008606:	2d09      	cmp	r5, #9
 8008608:	4682      	mov	sl, r0
 800860a:	468b      	mov	fp, r1
 800860c:	dc13      	bgt.n	8008636 <_strtod_l+0x3d6>
 800860e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008610:	2b00      	cmp	r3, #0
 8008612:	f43f ae5e 	beq.w	80082d2 <_strtod_l+0x72>
 8008616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008618:	dd78      	ble.n	800870c <_strtod_l+0x4ac>
 800861a:	2b16      	cmp	r3, #22
 800861c:	dc5f      	bgt.n	80086de <_strtod_l+0x47e>
 800861e:	4974      	ldr	r1, [pc, #464]	@ (80087f0 <_strtod_l+0x590>)
 8008620:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008624:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008628:	4652      	mov	r2, sl
 800862a:	465b      	mov	r3, fp
 800862c:	f7f7 ffe4 	bl	80005f8 <__aeabi_dmul>
 8008630:	4682      	mov	sl, r0
 8008632:	468b      	mov	fp, r1
 8008634:	e64d      	b.n	80082d2 <_strtod_l+0x72>
 8008636:	4b6e      	ldr	r3, [pc, #440]	@ (80087f0 <_strtod_l+0x590>)
 8008638:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800863c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008640:	f7f7 ffda 	bl	80005f8 <__aeabi_dmul>
 8008644:	4682      	mov	sl, r0
 8008646:	9808      	ldr	r0, [sp, #32]
 8008648:	468b      	mov	fp, r1
 800864a:	f7f7 ff5b 	bl	8000504 <__aeabi_ui2d>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	4650      	mov	r0, sl
 8008654:	4659      	mov	r1, fp
 8008656:	f7f7 fe19 	bl	800028c <__adddf3>
 800865a:	2d0f      	cmp	r5, #15
 800865c:	4682      	mov	sl, r0
 800865e:	468b      	mov	fp, r1
 8008660:	ddd5      	ble.n	800860e <_strtod_l+0x3ae>
 8008662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008664:	1b2c      	subs	r4, r5, r4
 8008666:	441c      	add	r4, r3
 8008668:	2c00      	cmp	r4, #0
 800866a:	f340 8096 	ble.w	800879a <_strtod_l+0x53a>
 800866e:	f014 030f 	ands.w	r3, r4, #15
 8008672:	d00a      	beq.n	800868a <_strtod_l+0x42a>
 8008674:	495e      	ldr	r1, [pc, #376]	@ (80087f0 <_strtod_l+0x590>)
 8008676:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800867a:	4652      	mov	r2, sl
 800867c:	465b      	mov	r3, fp
 800867e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008682:	f7f7 ffb9 	bl	80005f8 <__aeabi_dmul>
 8008686:	4682      	mov	sl, r0
 8008688:	468b      	mov	fp, r1
 800868a:	f034 040f 	bics.w	r4, r4, #15
 800868e:	d073      	beq.n	8008778 <_strtod_l+0x518>
 8008690:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008694:	dd48      	ble.n	8008728 <_strtod_l+0x4c8>
 8008696:	2400      	movs	r4, #0
 8008698:	46a0      	mov	r8, r4
 800869a:	940a      	str	r4, [sp, #40]	@ 0x28
 800869c:	46a1      	mov	r9, r4
 800869e:	9a05      	ldr	r2, [sp, #20]
 80086a0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80087f8 <_strtod_l+0x598>
 80086a4:	2322      	movs	r3, #34	@ 0x22
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	f04f 0a00 	mov.w	sl, #0
 80086ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	f43f ae0f 	beq.w	80082d2 <_strtod_l+0x72>
 80086b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086b6:	9805      	ldr	r0, [sp, #20]
 80086b8:	f7ff f942 	bl	8007940 <_Bfree>
 80086bc:	9805      	ldr	r0, [sp, #20]
 80086be:	4649      	mov	r1, r9
 80086c0:	f7ff f93e 	bl	8007940 <_Bfree>
 80086c4:	9805      	ldr	r0, [sp, #20]
 80086c6:	4641      	mov	r1, r8
 80086c8:	f7ff f93a 	bl	8007940 <_Bfree>
 80086cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80086ce:	9805      	ldr	r0, [sp, #20]
 80086d0:	f7ff f936 	bl	8007940 <_Bfree>
 80086d4:	9805      	ldr	r0, [sp, #20]
 80086d6:	4621      	mov	r1, r4
 80086d8:	f7ff f932 	bl	8007940 <_Bfree>
 80086dc:	e5f9      	b.n	80082d2 <_strtod_l+0x72>
 80086de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80086e4:	4293      	cmp	r3, r2
 80086e6:	dbbc      	blt.n	8008662 <_strtod_l+0x402>
 80086e8:	4c41      	ldr	r4, [pc, #260]	@ (80087f0 <_strtod_l+0x590>)
 80086ea:	f1c5 050f 	rsb	r5, r5, #15
 80086ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80086f2:	4652      	mov	r2, sl
 80086f4:	465b      	mov	r3, fp
 80086f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086fa:	f7f7 ff7d 	bl	80005f8 <__aeabi_dmul>
 80086fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008700:	1b5d      	subs	r5, r3, r5
 8008702:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008706:	e9d4 2300 	ldrd	r2, r3, [r4]
 800870a:	e78f      	b.n	800862c <_strtod_l+0x3cc>
 800870c:	3316      	adds	r3, #22
 800870e:	dba8      	blt.n	8008662 <_strtod_l+0x402>
 8008710:	4b37      	ldr	r3, [pc, #220]	@ (80087f0 <_strtod_l+0x590>)
 8008712:	eba9 0808 	sub.w	r8, r9, r8
 8008716:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800871a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800871e:	4650      	mov	r0, sl
 8008720:	4659      	mov	r1, fp
 8008722:	f7f8 f893 	bl	800084c <__aeabi_ddiv>
 8008726:	e783      	b.n	8008630 <_strtod_l+0x3d0>
 8008728:	4b32      	ldr	r3, [pc, #200]	@ (80087f4 <_strtod_l+0x594>)
 800872a:	9308      	str	r3, [sp, #32]
 800872c:	2300      	movs	r3, #0
 800872e:	1124      	asrs	r4, r4, #4
 8008730:	4650      	mov	r0, sl
 8008732:	4659      	mov	r1, fp
 8008734:	461e      	mov	r6, r3
 8008736:	2c01      	cmp	r4, #1
 8008738:	dc21      	bgt.n	800877e <_strtod_l+0x51e>
 800873a:	b10b      	cbz	r3, 8008740 <_strtod_l+0x4e0>
 800873c:	4682      	mov	sl, r0
 800873e:	468b      	mov	fp, r1
 8008740:	492c      	ldr	r1, [pc, #176]	@ (80087f4 <_strtod_l+0x594>)
 8008742:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008746:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800874a:	4652      	mov	r2, sl
 800874c:	465b      	mov	r3, fp
 800874e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008752:	f7f7 ff51 	bl	80005f8 <__aeabi_dmul>
 8008756:	4b28      	ldr	r3, [pc, #160]	@ (80087f8 <_strtod_l+0x598>)
 8008758:	460a      	mov	r2, r1
 800875a:	400b      	ands	r3, r1
 800875c:	4927      	ldr	r1, [pc, #156]	@ (80087fc <_strtod_l+0x59c>)
 800875e:	428b      	cmp	r3, r1
 8008760:	4682      	mov	sl, r0
 8008762:	d898      	bhi.n	8008696 <_strtod_l+0x436>
 8008764:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008768:	428b      	cmp	r3, r1
 800876a:	bf86      	itte	hi
 800876c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008800 <_strtod_l+0x5a0>
 8008770:	f04f 3aff 	movhi.w	sl, #4294967295
 8008774:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008778:	2300      	movs	r3, #0
 800877a:	9308      	str	r3, [sp, #32]
 800877c:	e07a      	b.n	8008874 <_strtod_l+0x614>
 800877e:	07e2      	lsls	r2, r4, #31
 8008780:	d505      	bpl.n	800878e <_strtod_l+0x52e>
 8008782:	9b08      	ldr	r3, [sp, #32]
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	f7f7 ff36 	bl	80005f8 <__aeabi_dmul>
 800878c:	2301      	movs	r3, #1
 800878e:	9a08      	ldr	r2, [sp, #32]
 8008790:	3208      	adds	r2, #8
 8008792:	3601      	adds	r6, #1
 8008794:	1064      	asrs	r4, r4, #1
 8008796:	9208      	str	r2, [sp, #32]
 8008798:	e7cd      	b.n	8008736 <_strtod_l+0x4d6>
 800879a:	d0ed      	beq.n	8008778 <_strtod_l+0x518>
 800879c:	4264      	negs	r4, r4
 800879e:	f014 020f 	ands.w	r2, r4, #15
 80087a2:	d00a      	beq.n	80087ba <_strtod_l+0x55a>
 80087a4:	4b12      	ldr	r3, [pc, #72]	@ (80087f0 <_strtod_l+0x590>)
 80087a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087aa:	4650      	mov	r0, sl
 80087ac:	4659      	mov	r1, fp
 80087ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b2:	f7f8 f84b 	bl	800084c <__aeabi_ddiv>
 80087b6:	4682      	mov	sl, r0
 80087b8:	468b      	mov	fp, r1
 80087ba:	1124      	asrs	r4, r4, #4
 80087bc:	d0dc      	beq.n	8008778 <_strtod_l+0x518>
 80087be:	2c1f      	cmp	r4, #31
 80087c0:	dd20      	ble.n	8008804 <_strtod_l+0x5a4>
 80087c2:	2400      	movs	r4, #0
 80087c4:	46a0      	mov	r8, r4
 80087c6:	940a      	str	r4, [sp, #40]	@ 0x28
 80087c8:	46a1      	mov	r9, r4
 80087ca:	9a05      	ldr	r2, [sp, #20]
 80087cc:	2322      	movs	r3, #34	@ 0x22
 80087ce:	f04f 0a00 	mov.w	sl, #0
 80087d2:	f04f 0b00 	mov.w	fp, #0
 80087d6:	6013      	str	r3, [r2, #0]
 80087d8:	e768      	b.n	80086ac <_strtod_l+0x44c>
 80087da:	bf00      	nop
 80087dc:	0800a3ad 	.word	0x0800a3ad
 80087e0:	0800a5c4 	.word	0x0800a5c4
 80087e4:	0800a3a5 	.word	0x0800a3a5
 80087e8:	0800a3dc 	.word	0x0800a3dc
 80087ec:	0800a76d 	.word	0x0800a76d
 80087f0:	0800a4f8 	.word	0x0800a4f8
 80087f4:	0800a4d0 	.word	0x0800a4d0
 80087f8:	7ff00000 	.word	0x7ff00000
 80087fc:	7ca00000 	.word	0x7ca00000
 8008800:	7fefffff 	.word	0x7fefffff
 8008804:	f014 0310 	ands.w	r3, r4, #16
 8008808:	bf18      	it	ne
 800880a:	236a      	movne	r3, #106	@ 0x6a
 800880c:	4ea9      	ldr	r6, [pc, #676]	@ (8008ab4 <_strtod_l+0x854>)
 800880e:	9308      	str	r3, [sp, #32]
 8008810:	4650      	mov	r0, sl
 8008812:	4659      	mov	r1, fp
 8008814:	2300      	movs	r3, #0
 8008816:	07e2      	lsls	r2, r4, #31
 8008818:	d504      	bpl.n	8008824 <_strtod_l+0x5c4>
 800881a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800881e:	f7f7 feeb 	bl	80005f8 <__aeabi_dmul>
 8008822:	2301      	movs	r3, #1
 8008824:	1064      	asrs	r4, r4, #1
 8008826:	f106 0608 	add.w	r6, r6, #8
 800882a:	d1f4      	bne.n	8008816 <_strtod_l+0x5b6>
 800882c:	b10b      	cbz	r3, 8008832 <_strtod_l+0x5d2>
 800882e:	4682      	mov	sl, r0
 8008830:	468b      	mov	fp, r1
 8008832:	9b08      	ldr	r3, [sp, #32]
 8008834:	b1b3      	cbz	r3, 8008864 <_strtod_l+0x604>
 8008836:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800883a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800883e:	2b00      	cmp	r3, #0
 8008840:	4659      	mov	r1, fp
 8008842:	dd0f      	ble.n	8008864 <_strtod_l+0x604>
 8008844:	2b1f      	cmp	r3, #31
 8008846:	dd55      	ble.n	80088f4 <_strtod_l+0x694>
 8008848:	2b34      	cmp	r3, #52	@ 0x34
 800884a:	bfde      	ittt	le
 800884c:	f04f 33ff 	movle.w	r3, #4294967295
 8008850:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008854:	4093      	lslle	r3, r2
 8008856:	f04f 0a00 	mov.w	sl, #0
 800885a:	bfcc      	ite	gt
 800885c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008860:	ea03 0b01 	andle.w	fp, r3, r1
 8008864:	2200      	movs	r2, #0
 8008866:	2300      	movs	r3, #0
 8008868:	4650      	mov	r0, sl
 800886a:	4659      	mov	r1, fp
 800886c:	f7f8 f92c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008870:	2800      	cmp	r0, #0
 8008872:	d1a6      	bne.n	80087c2 <_strtod_l+0x562>
 8008874:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800887a:	9805      	ldr	r0, [sp, #20]
 800887c:	462b      	mov	r3, r5
 800887e:	463a      	mov	r2, r7
 8008880:	f7ff f8c6 	bl	8007a10 <__s2b>
 8008884:	900a      	str	r0, [sp, #40]	@ 0x28
 8008886:	2800      	cmp	r0, #0
 8008888:	f43f af05 	beq.w	8008696 <_strtod_l+0x436>
 800888c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800888e:	2a00      	cmp	r2, #0
 8008890:	eba9 0308 	sub.w	r3, r9, r8
 8008894:	bfa8      	it	ge
 8008896:	2300      	movge	r3, #0
 8008898:	9312      	str	r3, [sp, #72]	@ 0x48
 800889a:	2400      	movs	r4, #0
 800889c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80088a0:	9316      	str	r3, [sp, #88]	@ 0x58
 80088a2:	46a0      	mov	r8, r4
 80088a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088a6:	9805      	ldr	r0, [sp, #20]
 80088a8:	6859      	ldr	r1, [r3, #4]
 80088aa:	f7ff f809 	bl	80078c0 <_Balloc>
 80088ae:	4681      	mov	r9, r0
 80088b0:	2800      	cmp	r0, #0
 80088b2:	f43f aef4 	beq.w	800869e <_strtod_l+0x43e>
 80088b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088b8:	691a      	ldr	r2, [r3, #16]
 80088ba:	3202      	adds	r2, #2
 80088bc:	f103 010c 	add.w	r1, r3, #12
 80088c0:	0092      	lsls	r2, r2, #2
 80088c2:	300c      	adds	r0, #12
 80088c4:	f000 fd72 	bl	80093ac <memcpy>
 80088c8:	ec4b ab10 	vmov	d0, sl, fp
 80088cc:	9805      	ldr	r0, [sp, #20]
 80088ce:	aa1c      	add	r2, sp, #112	@ 0x70
 80088d0:	a91b      	add	r1, sp, #108	@ 0x6c
 80088d2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80088d6:	f7ff fbd7 	bl	8008088 <__d2b>
 80088da:	901a      	str	r0, [sp, #104]	@ 0x68
 80088dc:	2800      	cmp	r0, #0
 80088de:	f43f aede 	beq.w	800869e <_strtod_l+0x43e>
 80088e2:	9805      	ldr	r0, [sp, #20]
 80088e4:	2101      	movs	r1, #1
 80088e6:	f7ff f929 	bl	8007b3c <__i2b>
 80088ea:	4680      	mov	r8, r0
 80088ec:	b948      	cbnz	r0, 8008902 <_strtod_l+0x6a2>
 80088ee:	f04f 0800 	mov.w	r8, #0
 80088f2:	e6d4      	b.n	800869e <_strtod_l+0x43e>
 80088f4:	f04f 32ff 	mov.w	r2, #4294967295
 80088f8:	fa02 f303 	lsl.w	r3, r2, r3
 80088fc:	ea03 0a0a 	and.w	sl, r3, sl
 8008900:	e7b0      	b.n	8008864 <_strtod_l+0x604>
 8008902:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008904:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008906:	2d00      	cmp	r5, #0
 8008908:	bfab      	itete	ge
 800890a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800890c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800890e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008910:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008912:	bfac      	ite	ge
 8008914:	18ef      	addge	r7, r5, r3
 8008916:	1b5e      	sublt	r6, r3, r5
 8008918:	9b08      	ldr	r3, [sp, #32]
 800891a:	1aed      	subs	r5, r5, r3
 800891c:	4415      	add	r5, r2
 800891e:	4b66      	ldr	r3, [pc, #408]	@ (8008ab8 <_strtod_l+0x858>)
 8008920:	3d01      	subs	r5, #1
 8008922:	429d      	cmp	r5, r3
 8008924:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008928:	da50      	bge.n	80089cc <_strtod_l+0x76c>
 800892a:	1b5b      	subs	r3, r3, r5
 800892c:	2b1f      	cmp	r3, #31
 800892e:	eba2 0203 	sub.w	r2, r2, r3
 8008932:	f04f 0101 	mov.w	r1, #1
 8008936:	dc3d      	bgt.n	80089b4 <_strtod_l+0x754>
 8008938:	fa01 f303 	lsl.w	r3, r1, r3
 800893c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800893e:	2300      	movs	r3, #0
 8008940:	9310      	str	r3, [sp, #64]	@ 0x40
 8008942:	18bd      	adds	r5, r7, r2
 8008944:	9b08      	ldr	r3, [sp, #32]
 8008946:	42af      	cmp	r7, r5
 8008948:	4416      	add	r6, r2
 800894a:	441e      	add	r6, r3
 800894c:	463b      	mov	r3, r7
 800894e:	bfa8      	it	ge
 8008950:	462b      	movge	r3, r5
 8008952:	42b3      	cmp	r3, r6
 8008954:	bfa8      	it	ge
 8008956:	4633      	movge	r3, r6
 8008958:	2b00      	cmp	r3, #0
 800895a:	bfc2      	ittt	gt
 800895c:	1aed      	subgt	r5, r5, r3
 800895e:	1af6      	subgt	r6, r6, r3
 8008960:	1aff      	subgt	r7, r7, r3
 8008962:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008964:	2b00      	cmp	r3, #0
 8008966:	dd16      	ble.n	8008996 <_strtod_l+0x736>
 8008968:	4641      	mov	r1, r8
 800896a:	9805      	ldr	r0, [sp, #20]
 800896c:	461a      	mov	r2, r3
 800896e:	f7ff f9a5 	bl	8007cbc <__pow5mult>
 8008972:	4680      	mov	r8, r0
 8008974:	2800      	cmp	r0, #0
 8008976:	d0ba      	beq.n	80088ee <_strtod_l+0x68e>
 8008978:	4601      	mov	r1, r0
 800897a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800897c:	9805      	ldr	r0, [sp, #20]
 800897e:	f7ff f8f3 	bl	8007b68 <__multiply>
 8008982:	900e      	str	r0, [sp, #56]	@ 0x38
 8008984:	2800      	cmp	r0, #0
 8008986:	f43f ae8a 	beq.w	800869e <_strtod_l+0x43e>
 800898a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800898c:	9805      	ldr	r0, [sp, #20]
 800898e:	f7fe ffd7 	bl	8007940 <_Bfree>
 8008992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008994:	931a      	str	r3, [sp, #104]	@ 0x68
 8008996:	2d00      	cmp	r5, #0
 8008998:	dc1d      	bgt.n	80089d6 <_strtod_l+0x776>
 800899a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800899c:	2b00      	cmp	r3, #0
 800899e:	dd23      	ble.n	80089e8 <_strtod_l+0x788>
 80089a0:	4649      	mov	r1, r9
 80089a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80089a4:	9805      	ldr	r0, [sp, #20]
 80089a6:	f7ff f989 	bl	8007cbc <__pow5mult>
 80089aa:	4681      	mov	r9, r0
 80089ac:	b9e0      	cbnz	r0, 80089e8 <_strtod_l+0x788>
 80089ae:	f04f 0900 	mov.w	r9, #0
 80089b2:	e674      	b.n	800869e <_strtod_l+0x43e>
 80089b4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80089b8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80089bc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80089c0:	35e2      	adds	r5, #226	@ 0xe2
 80089c2:	fa01 f305 	lsl.w	r3, r1, r5
 80089c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80089c8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80089ca:	e7ba      	b.n	8008942 <_strtod_l+0x6e2>
 80089cc:	2300      	movs	r3, #0
 80089ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80089d0:	2301      	movs	r3, #1
 80089d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089d4:	e7b5      	b.n	8008942 <_strtod_l+0x6e2>
 80089d6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089d8:	9805      	ldr	r0, [sp, #20]
 80089da:	462a      	mov	r2, r5
 80089dc:	f7ff f9c8 	bl	8007d70 <__lshift>
 80089e0:	901a      	str	r0, [sp, #104]	@ 0x68
 80089e2:	2800      	cmp	r0, #0
 80089e4:	d1d9      	bne.n	800899a <_strtod_l+0x73a>
 80089e6:	e65a      	b.n	800869e <_strtod_l+0x43e>
 80089e8:	2e00      	cmp	r6, #0
 80089ea:	dd07      	ble.n	80089fc <_strtod_l+0x79c>
 80089ec:	4649      	mov	r1, r9
 80089ee:	9805      	ldr	r0, [sp, #20]
 80089f0:	4632      	mov	r2, r6
 80089f2:	f7ff f9bd 	bl	8007d70 <__lshift>
 80089f6:	4681      	mov	r9, r0
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d0d8      	beq.n	80089ae <_strtod_l+0x74e>
 80089fc:	2f00      	cmp	r7, #0
 80089fe:	dd08      	ble.n	8008a12 <_strtod_l+0x7b2>
 8008a00:	4641      	mov	r1, r8
 8008a02:	9805      	ldr	r0, [sp, #20]
 8008a04:	463a      	mov	r2, r7
 8008a06:	f7ff f9b3 	bl	8007d70 <__lshift>
 8008a0a:	4680      	mov	r8, r0
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	f43f ae46 	beq.w	800869e <_strtod_l+0x43e>
 8008a12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a14:	9805      	ldr	r0, [sp, #20]
 8008a16:	464a      	mov	r2, r9
 8008a18:	f7ff fa32 	bl	8007e80 <__mdiff>
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	f43f ae3d 	beq.w	800869e <_strtod_l+0x43e>
 8008a24:	68c3      	ldr	r3, [r0, #12]
 8008a26:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a28:	2300      	movs	r3, #0
 8008a2a:	60c3      	str	r3, [r0, #12]
 8008a2c:	4641      	mov	r1, r8
 8008a2e:	f7ff fa0b 	bl	8007e48 <__mcmp>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	da46      	bge.n	8008ac4 <_strtod_l+0x864>
 8008a36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a38:	ea53 030a 	orrs.w	r3, r3, sl
 8008a3c:	d16c      	bne.n	8008b18 <_strtod_l+0x8b8>
 8008a3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d168      	bne.n	8008b18 <_strtod_l+0x8b8>
 8008a46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a4a:	0d1b      	lsrs	r3, r3, #20
 8008a4c:	051b      	lsls	r3, r3, #20
 8008a4e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a52:	d961      	bls.n	8008b18 <_strtod_l+0x8b8>
 8008a54:	6963      	ldr	r3, [r4, #20]
 8008a56:	b913      	cbnz	r3, 8008a5e <_strtod_l+0x7fe>
 8008a58:	6923      	ldr	r3, [r4, #16]
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	dd5c      	ble.n	8008b18 <_strtod_l+0x8b8>
 8008a5e:	4621      	mov	r1, r4
 8008a60:	2201      	movs	r2, #1
 8008a62:	9805      	ldr	r0, [sp, #20]
 8008a64:	f7ff f984 	bl	8007d70 <__lshift>
 8008a68:	4641      	mov	r1, r8
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	f7ff f9ec 	bl	8007e48 <__mcmp>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	dd51      	ble.n	8008b18 <_strtod_l+0x8b8>
 8008a74:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a78:	9a08      	ldr	r2, [sp, #32]
 8008a7a:	0d1b      	lsrs	r3, r3, #20
 8008a7c:	051b      	lsls	r3, r3, #20
 8008a7e:	2a00      	cmp	r2, #0
 8008a80:	d06b      	beq.n	8008b5a <_strtod_l+0x8fa>
 8008a82:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a86:	d868      	bhi.n	8008b5a <_strtod_l+0x8fa>
 8008a88:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a8c:	f67f ae9d 	bls.w	80087ca <_strtod_l+0x56a>
 8008a90:	4b0a      	ldr	r3, [pc, #40]	@ (8008abc <_strtod_l+0x85c>)
 8008a92:	4650      	mov	r0, sl
 8008a94:	4659      	mov	r1, fp
 8008a96:	2200      	movs	r2, #0
 8008a98:	f7f7 fdae 	bl	80005f8 <__aeabi_dmul>
 8008a9c:	4b08      	ldr	r3, [pc, #32]	@ (8008ac0 <_strtod_l+0x860>)
 8008a9e:	400b      	ands	r3, r1
 8008aa0:	4682      	mov	sl, r0
 8008aa2:	468b      	mov	fp, r1
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f47f ae05 	bne.w	80086b4 <_strtod_l+0x454>
 8008aaa:	9a05      	ldr	r2, [sp, #20]
 8008aac:	2322      	movs	r3, #34	@ 0x22
 8008aae:	6013      	str	r3, [r2, #0]
 8008ab0:	e600      	b.n	80086b4 <_strtod_l+0x454>
 8008ab2:	bf00      	nop
 8008ab4:	0800a5f0 	.word	0x0800a5f0
 8008ab8:	fffffc02 	.word	0xfffffc02
 8008abc:	39500000 	.word	0x39500000
 8008ac0:	7ff00000 	.word	0x7ff00000
 8008ac4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008ac8:	d165      	bne.n	8008b96 <_strtod_l+0x936>
 8008aca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008acc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ad0:	b35a      	cbz	r2, 8008b2a <_strtod_l+0x8ca>
 8008ad2:	4a9f      	ldr	r2, [pc, #636]	@ (8008d50 <_strtod_l+0xaf0>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d12b      	bne.n	8008b30 <_strtod_l+0x8d0>
 8008ad8:	9b08      	ldr	r3, [sp, #32]
 8008ada:	4651      	mov	r1, sl
 8008adc:	b303      	cbz	r3, 8008b20 <_strtod_l+0x8c0>
 8008ade:	4b9d      	ldr	r3, [pc, #628]	@ (8008d54 <_strtod_l+0xaf4>)
 8008ae0:	465a      	mov	r2, fp
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8008aec:	d81b      	bhi.n	8008b26 <_strtod_l+0x8c6>
 8008aee:	0d1b      	lsrs	r3, r3, #20
 8008af0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008af4:	fa02 f303 	lsl.w	r3, r2, r3
 8008af8:	4299      	cmp	r1, r3
 8008afa:	d119      	bne.n	8008b30 <_strtod_l+0x8d0>
 8008afc:	4b96      	ldr	r3, [pc, #600]	@ (8008d58 <_strtod_l+0xaf8>)
 8008afe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d102      	bne.n	8008b0a <_strtod_l+0x8aa>
 8008b04:	3101      	adds	r1, #1
 8008b06:	f43f adca 	beq.w	800869e <_strtod_l+0x43e>
 8008b0a:	4b92      	ldr	r3, [pc, #584]	@ (8008d54 <_strtod_l+0xaf4>)
 8008b0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b0e:	401a      	ands	r2, r3
 8008b10:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008b14:	f04f 0a00 	mov.w	sl, #0
 8008b18:	9b08      	ldr	r3, [sp, #32]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1b8      	bne.n	8008a90 <_strtod_l+0x830>
 8008b1e:	e5c9      	b.n	80086b4 <_strtod_l+0x454>
 8008b20:	f04f 33ff 	mov.w	r3, #4294967295
 8008b24:	e7e8      	b.n	8008af8 <_strtod_l+0x898>
 8008b26:	4613      	mov	r3, r2
 8008b28:	e7e6      	b.n	8008af8 <_strtod_l+0x898>
 8008b2a:	ea53 030a 	orrs.w	r3, r3, sl
 8008b2e:	d0a1      	beq.n	8008a74 <_strtod_l+0x814>
 8008b30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b32:	b1db      	cbz	r3, 8008b6c <_strtod_l+0x90c>
 8008b34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b36:	4213      	tst	r3, r2
 8008b38:	d0ee      	beq.n	8008b18 <_strtod_l+0x8b8>
 8008b3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b3c:	9a08      	ldr	r2, [sp, #32]
 8008b3e:	4650      	mov	r0, sl
 8008b40:	4659      	mov	r1, fp
 8008b42:	b1bb      	cbz	r3, 8008b74 <_strtod_l+0x914>
 8008b44:	f7ff fb6e 	bl	8008224 <sulp>
 8008b48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b4c:	ec53 2b10 	vmov	r2, r3, d0
 8008b50:	f7f7 fb9c 	bl	800028c <__adddf3>
 8008b54:	4682      	mov	sl, r0
 8008b56:	468b      	mov	fp, r1
 8008b58:	e7de      	b.n	8008b18 <_strtod_l+0x8b8>
 8008b5a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008b5e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008b62:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008b66:	f04f 3aff 	mov.w	sl, #4294967295
 8008b6a:	e7d5      	b.n	8008b18 <_strtod_l+0x8b8>
 8008b6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008b6e:	ea13 0f0a 	tst.w	r3, sl
 8008b72:	e7e1      	b.n	8008b38 <_strtod_l+0x8d8>
 8008b74:	f7ff fb56 	bl	8008224 <sulp>
 8008b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b7c:	ec53 2b10 	vmov	r2, r3, d0
 8008b80:	f7f7 fb82 	bl	8000288 <__aeabi_dsub>
 8008b84:	2200      	movs	r2, #0
 8008b86:	2300      	movs	r3, #0
 8008b88:	4682      	mov	sl, r0
 8008b8a:	468b      	mov	fp, r1
 8008b8c:	f7f7 ff9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d0c1      	beq.n	8008b18 <_strtod_l+0x8b8>
 8008b94:	e619      	b.n	80087ca <_strtod_l+0x56a>
 8008b96:	4641      	mov	r1, r8
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f7ff facd 	bl	8008138 <__ratio>
 8008b9e:	ec57 6b10 	vmov	r6, r7, d0
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ba8:	4630      	mov	r0, r6
 8008baa:	4639      	mov	r1, r7
 8008bac:	f7f7 ffa0 	bl	8000af0 <__aeabi_dcmple>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d06f      	beq.n	8008c94 <_strtod_l+0xa34>
 8008bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d17a      	bne.n	8008cb0 <_strtod_l+0xa50>
 8008bba:	f1ba 0f00 	cmp.w	sl, #0
 8008bbe:	d158      	bne.n	8008c72 <_strtod_l+0xa12>
 8008bc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d15a      	bne.n	8008c80 <_strtod_l+0xa20>
 8008bca:	4b64      	ldr	r3, [pc, #400]	@ (8008d5c <_strtod_l+0xafc>)
 8008bcc:	2200      	movs	r2, #0
 8008bce:	4630      	mov	r0, r6
 8008bd0:	4639      	mov	r1, r7
 8008bd2:	f7f7 ff83 	bl	8000adc <__aeabi_dcmplt>
 8008bd6:	2800      	cmp	r0, #0
 8008bd8:	d159      	bne.n	8008c8e <_strtod_l+0xa2e>
 8008bda:	4630      	mov	r0, r6
 8008bdc:	4639      	mov	r1, r7
 8008bde:	4b60      	ldr	r3, [pc, #384]	@ (8008d60 <_strtod_l+0xb00>)
 8008be0:	2200      	movs	r2, #0
 8008be2:	f7f7 fd09 	bl	80005f8 <__aeabi_dmul>
 8008be6:	4606      	mov	r6, r0
 8008be8:	460f      	mov	r7, r1
 8008bea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008bee:	9606      	str	r6, [sp, #24]
 8008bf0:	9307      	str	r3, [sp, #28]
 8008bf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008bf6:	4d57      	ldr	r5, [pc, #348]	@ (8008d54 <_strtod_l+0xaf4>)
 8008bf8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008bfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bfe:	401d      	ands	r5, r3
 8008c00:	4b58      	ldr	r3, [pc, #352]	@ (8008d64 <_strtod_l+0xb04>)
 8008c02:	429d      	cmp	r5, r3
 8008c04:	f040 80b2 	bne.w	8008d6c <_strtod_l+0xb0c>
 8008c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c0a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008c0e:	ec4b ab10 	vmov	d0, sl, fp
 8008c12:	f7ff f9c9 	bl	8007fa8 <__ulp>
 8008c16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c1a:	ec51 0b10 	vmov	r0, r1, d0
 8008c1e:	f7f7 fceb 	bl	80005f8 <__aeabi_dmul>
 8008c22:	4652      	mov	r2, sl
 8008c24:	465b      	mov	r3, fp
 8008c26:	f7f7 fb31 	bl	800028c <__adddf3>
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4949      	ldr	r1, [pc, #292]	@ (8008d54 <_strtod_l+0xaf4>)
 8008c2e:	4a4e      	ldr	r2, [pc, #312]	@ (8008d68 <_strtod_l+0xb08>)
 8008c30:	4019      	ands	r1, r3
 8008c32:	4291      	cmp	r1, r2
 8008c34:	4682      	mov	sl, r0
 8008c36:	d942      	bls.n	8008cbe <_strtod_l+0xa5e>
 8008c38:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c3a:	4b47      	ldr	r3, [pc, #284]	@ (8008d58 <_strtod_l+0xaf8>)
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d103      	bne.n	8008c48 <_strtod_l+0x9e8>
 8008c40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c42:	3301      	adds	r3, #1
 8008c44:	f43f ad2b 	beq.w	800869e <_strtod_l+0x43e>
 8008c48:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008d58 <_strtod_l+0xaf8>
 8008c4c:	f04f 3aff 	mov.w	sl, #4294967295
 8008c50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c52:	9805      	ldr	r0, [sp, #20]
 8008c54:	f7fe fe74 	bl	8007940 <_Bfree>
 8008c58:	9805      	ldr	r0, [sp, #20]
 8008c5a:	4649      	mov	r1, r9
 8008c5c:	f7fe fe70 	bl	8007940 <_Bfree>
 8008c60:	9805      	ldr	r0, [sp, #20]
 8008c62:	4641      	mov	r1, r8
 8008c64:	f7fe fe6c 	bl	8007940 <_Bfree>
 8008c68:	9805      	ldr	r0, [sp, #20]
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	f7fe fe68 	bl	8007940 <_Bfree>
 8008c70:	e618      	b.n	80088a4 <_strtod_l+0x644>
 8008c72:	f1ba 0f01 	cmp.w	sl, #1
 8008c76:	d103      	bne.n	8008c80 <_strtod_l+0xa20>
 8008c78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f43f ada5 	beq.w	80087ca <_strtod_l+0x56a>
 8008c80:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008d30 <_strtod_l+0xad0>
 8008c84:	4f35      	ldr	r7, [pc, #212]	@ (8008d5c <_strtod_l+0xafc>)
 8008c86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c8a:	2600      	movs	r6, #0
 8008c8c:	e7b1      	b.n	8008bf2 <_strtod_l+0x992>
 8008c8e:	4f34      	ldr	r7, [pc, #208]	@ (8008d60 <_strtod_l+0xb00>)
 8008c90:	2600      	movs	r6, #0
 8008c92:	e7aa      	b.n	8008bea <_strtod_l+0x98a>
 8008c94:	4b32      	ldr	r3, [pc, #200]	@ (8008d60 <_strtod_l+0xb00>)
 8008c96:	4630      	mov	r0, r6
 8008c98:	4639      	mov	r1, r7
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f7f7 fcac 	bl	80005f8 <__aeabi_dmul>
 8008ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	460f      	mov	r7, r1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d09f      	beq.n	8008bea <_strtod_l+0x98a>
 8008caa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008cae:	e7a0      	b.n	8008bf2 <_strtod_l+0x992>
 8008cb0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008d38 <_strtod_l+0xad8>
 8008cb4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008cb8:	ec57 6b17 	vmov	r6, r7, d7
 8008cbc:	e799      	b.n	8008bf2 <_strtod_l+0x992>
 8008cbe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008cc2:	9b08      	ldr	r3, [sp, #32]
 8008cc4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d1c1      	bne.n	8008c50 <_strtod_l+0x9f0>
 8008ccc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008cd0:	0d1b      	lsrs	r3, r3, #20
 8008cd2:	051b      	lsls	r3, r3, #20
 8008cd4:	429d      	cmp	r5, r3
 8008cd6:	d1bb      	bne.n	8008c50 <_strtod_l+0x9f0>
 8008cd8:	4630      	mov	r0, r6
 8008cda:	4639      	mov	r1, r7
 8008cdc:	f7f7 ffd4 	bl	8000c88 <__aeabi_d2lz>
 8008ce0:	f7f7 fc5c 	bl	800059c <__aeabi_l2d>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	4630      	mov	r0, r6
 8008cea:	4639      	mov	r1, r7
 8008cec:	f7f7 facc 	bl	8000288 <__aeabi_dsub>
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008cf8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cfe:	ea46 060a 	orr.w	r6, r6, sl
 8008d02:	431e      	orrs	r6, r3
 8008d04:	d06f      	beq.n	8008de6 <_strtod_l+0xb86>
 8008d06:	a30e      	add	r3, pc, #56	@ (adr r3, 8008d40 <_strtod_l+0xae0>)
 8008d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0c:	f7f7 fee6 	bl	8000adc <__aeabi_dcmplt>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	f47f accf 	bne.w	80086b4 <_strtod_l+0x454>
 8008d16:	a30c      	add	r3, pc, #48	@ (adr r3, 8008d48 <_strtod_l+0xae8>)
 8008d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d20:	f7f7 fefa 	bl	8000b18 <__aeabi_dcmpgt>
 8008d24:	2800      	cmp	r0, #0
 8008d26:	d093      	beq.n	8008c50 <_strtod_l+0x9f0>
 8008d28:	e4c4      	b.n	80086b4 <_strtod_l+0x454>
 8008d2a:	bf00      	nop
 8008d2c:	f3af 8000 	nop.w
 8008d30:	00000000 	.word	0x00000000
 8008d34:	bff00000 	.word	0xbff00000
 8008d38:	00000000 	.word	0x00000000
 8008d3c:	3ff00000 	.word	0x3ff00000
 8008d40:	94a03595 	.word	0x94a03595
 8008d44:	3fdfffff 	.word	0x3fdfffff
 8008d48:	35afe535 	.word	0x35afe535
 8008d4c:	3fe00000 	.word	0x3fe00000
 8008d50:	000fffff 	.word	0x000fffff
 8008d54:	7ff00000 	.word	0x7ff00000
 8008d58:	7fefffff 	.word	0x7fefffff
 8008d5c:	3ff00000 	.word	0x3ff00000
 8008d60:	3fe00000 	.word	0x3fe00000
 8008d64:	7fe00000 	.word	0x7fe00000
 8008d68:	7c9fffff 	.word	0x7c9fffff
 8008d6c:	9b08      	ldr	r3, [sp, #32]
 8008d6e:	b323      	cbz	r3, 8008dba <_strtod_l+0xb5a>
 8008d70:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008d74:	d821      	bhi.n	8008dba <_strtod_l+0xb5a>
 8008d76:	a328      	add	r3, pc, #160	@ (adr r3, 8008e18 <_strtod_l+0xbb8>)
 8008d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	4639      	mov	r1, r7
 8008d80:	f7f7 feb6 	bl	8000af0 <__aeabi_dcmple>
 8008d84:	b1a0      	cbz	r0, 8008db0 <_strtod_l+0xb50>
 8008d86:	4639      	mov	r1, r7
 8008d88:	4630      	mov	r0, r6
 8008d8a:	f7f7 ff0d 	bl	8000ba8 <__aeabi_d2uiz>
 8008d8e:	2801      	cmp	r0, #1
 8008d90:	bf38      	it	cc
 8008d92:	2001      	movcc	r0, #1
 8008d94:	f7f7 fbb6 	bl	8000504 <__aeabi_ui2d>
 8008d98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	460f      	mov	r7, r1
 8008d9e:	b9fb      	cbnz	r3, 8008de0 <_strtod_l+0xb80>
 8008da0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008da4:	9014      	str	r0, [sp, #80]	@ 0x50
 8008da6:	9315      	str	r3, [sp, #84]	@ 0x54
 8008da8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008dac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008db0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008db2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008db6:	1b5b      	subs	r3, r3, r5
 8008db8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008dba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008dbe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008dc2:	f7ff f8f1 	bl	8007fa8 <__ulp>
 8008dc6:	4650      	mov	r0, sl
 8008dc8:	ec53 2b10 	vmov	r2, r3, d0
 8008dcc:	4659      	mov	r1, fp
 8008dce:	f7f7 fc13 	bl	80005f8 <__aeabi_dmul>
 8008dd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008dd6:	f7f7 fa59 	bl	800028c <__adddf3>
 8008dda:	4682      	mov	sl, r0
 8008ddc:	468b      	mov	fp, r1
 8008dde:	e770      	b.n	8008cc2 <_strtod_l+0xa62>
 8008de0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008de4:	e7e0      	b.n	8008da8 <_strtod_l+0xb48>
 8008de6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008e20 <_strtod_l+0xbc0>)
 8008de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dec:	f7f7 fe76 	bl	8000adc <__aeabi_dcmplt>
 8008df0:	e798      	b.n	8008d24 <_strtod_l+0xac4>
 8008df2:	2300      	movs	r3, #0
 8008df4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008df6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008df8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	f7ff ba6d 	b.w	80082da <_strtod_l+0x7a>
 8008e00:	2a65      	cmp	r2, #101	@ 0x65
 8008e02:	f43f ab66 	beq.w	80084d2 <_strtod_l+0x272>
 8008e06:	2a45      	cmp	r2, #69	@ 0x45
 8008e08:	f43f ab63 	beq.w	80084d2 <_strtod_l+0x272>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	f7ff bb9e 	b.w	800854e <_strtod_l+0x2ee>
 8008e12:	bf00      	nop
 8008e14:	f3af 8000 	nop.w
 8008e18:	ffc00000 	.word	0xffc00000
 8008e1c:	41dfffff 	.word	0x41dfffff
 8008e20:	94a03595 	.word	0x94a03595
 8008e24:	3fcfffff 	.word	0x3fcfffff

08008e28 <_strtod_r>:
 8008e28:	4b01      	ldr	r3, [pc, #4]	@ (8008e30 <_strtod_r+0x8>)
 8008e2a:	f7ff ba19 	b.w	8008260 <_strtod_l>
 8008e2e:	bf00      	nop
 8008e30:	20000068 	.word	0x20000068

08008e34 <_strtol_l.constprop.0>:
 8008e34:	2b24      	cmp	r3, #36	@ 0x24
 8008e36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e3a:	4686      	mov	lr, r0
 8008e3c:	4690      	mov	r8, r2
 8008e3e:	d801      	bhi.n	8008e44 <_strtol_l.constprop.0+0x10>
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d106      	bne.n	8008e52 <_strtol_l.constprop.0+0x1e>
 8008e44:	f7fd fdba 	bl	80069bc <__errno>
 8008e48:	2316      	movs	r3, #22
 8008e4a:	6003      	str	r3, [r0, #0]
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e52:	4834      	ldr	r0, [pc, #208]	@ (8008f24 <_strtol_l.constprop.0+0xf0>)
 8008e54:	460d      	mov	r5, r1
 8008e56:	462a      	mov	r2, r5
 8008e58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e5c:	5d06      	ldrb	r6, [r0, r4]
 8008e5e:	f016 0608 	ands.w	r6, r6, #8
 8008e62:	d1f8      	bne.n	8008e56 <_strtol_l.constprop.0+0x22>
 8008e64:	2c2d      	cmp	r4, #45	@ 0x2d
 8008e66:	d12d      	bne.n	8008ec4 <_strtol_l.constprop.0+0x90>
 8008e68:	782c      	ldrb	r4, [r5, #0]
 8008e6a:	2601      	movs	r6, #1
 8008e6c:	1c95      	adds	r5, r2, #2
 8008e6e:	f033 0210 	bics.w	r2, r3, #16
 8008e72:	d109      	bne.n	8008e88 <_strtol_l.constprop.0+0x54>
 8008e74:	2c30      	cmp	r4, #48	@ 0x30
 8008e76:	d12a      	bne.n	8008ece <_strtol_l.constprop.0+0x9a>
 8008e78:	782a      	ldrb	r2, [r5, #0]
 8008e7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e7e:	2a58      	cmp	r2, #88	@ 0x58
 8008e80:	d125      	bne.n	8008ece <_strtol_l.constprop.0+0x9a>
 8008e82:	786c      	ldrb	r4, [r5, #1]
 8008e84:	2310      	movs	r3, #16
 8008e86:	3502      	adds	r5, #2
 8008e88:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e90:	2200      	movs	r2, #0
 8008e92:	fbbc f9f3 	udiv	r9, ip, r3
 8008e96:	4610      	mov	r0, r2
 8008e98:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008ea0:	2f09      	cmp	r7, #9
 8008ea2:	d81b      	bhi.n	8008edc <_strtol_l.constprop.0+0xa8>
 8008ea4:	463c      	mov	r4, r7
 8008ea6:	42a3      	cmp	r3, r4
 8008ea8:	dd27      	ble.n	8008efa <_strtol_l.constprop.0+0xc6>
 8008eaa:	1c57      	adds	r7, r2, #1
 8008eac:	d007      	beq.n	8008ebe <_strtol_l.constprop.0+0x8a>
 8008eae:	4581      	cmp	r9, r0
 8008eb0:	d320      	bcc.n	8008ef4 <_strtol_l.constprop.0+0xc0>
 8008eb2:	d101      	bne.n	8008eb8 <_strtol_l.constprop.0+0x84>
 8008eb4:	45a2      	cmp	sl, r4
 8008eb6:	db1d      	blt.n	8008ef4 <_strtol_l.constprop.0+0xc0>
 8008eb8:	fb00 4003 	mla	r0, r0, r3, r4
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ec2:	e7eb      	b.n	8008e9c <_strtol_l.constprop.0+0x68>
 8008ec4:	2c2b      	cmp	r4, #43	@ 0x2b
 8008ec6:	bf04      	itt	eq
 8008ec8:	782c      	ldrbeq	r4, [r5, #0]
 8008eca:	1c95      	addeq	r5, r2, #2
 8008ecc:	e7cf      	b.n	8008e6e <_strtol_l.constprop.0+0x3a>
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1da      	bne.n	8008e88 <_strtol_l.constprop.0+0x54>
 8008ed2:	2c30      	cmp	r4, #48	@ 0x30
 8008ed4:	bf0c      	ite	eq
 8008ed6:	2308      	moveq	r3, #8
 8008ed8:	230a      	movne	r3, #10
 8008eda:	e7d5      	b.n	8008e88 <_strtol_l.constprop.0+0x54>
 8008edc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008ee0:	2f19      	cmp	r7, #25
 8008ee2:	d801      	bhi.n	8008ee8 <_strtol_l.constprop.0+0xb4>
 8008ee4:	3c37      	subs	r4, #55	@ 0x37
 8008ee6:	e7de      	b.n	8008ea6 <_strtol_l.constprop.0+0x72>
 8008ee8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008eec:	2f19      	cmp	r7, #25
 8008eee:	d804      	bhi.n	8008efa <_strtol_l.constprop.0+0xc6>
 8008ef0:	3c57      	subs	r4, #87	@ 0x57
 8008ef2:	e7d8      	b.n	8008ea6 <_strtol_l.constprop.0+0x72>
 8008ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef8:	e7e1      	b.n	8008ebe <_strtol_l.constprop.0+0x8a>
 8008efa:	1c53      	adds	r3, r2, #1
 8008efc:	d108      	bne.n	8008f10 <_strtol_l.constprop.0+0xdc>
 8008efe:	2322      	movs	r3, #34	@ 0x22
 8008f00:	f8ce 3000 	str.w	r3, [lr]
 8008f04:	4660      	mov	r0, ip
 8008f06:	f1b8 0f00 	cmp.w	r8, #0
 8008f0a:	d0a0      	beq.n	8008e4e <_strtol_l.constprop.0+0x1a>
 8008f0c:	1e69      	subs	r1, r5, #1
 8008f0e:	e006      	b.n	8008f1e <_strtol_l.constprop.0+0xea>
 8008f10:	b106      	cbz	r6, 8008f14 <_strtol_l.constprop.0+0xe0>
 8008f12:	4240      	negs	r0, r0
 8008f14:	f1b8 0f00 	cmp.w	r8, #0
 8008f18:	d099      	beq.n	8008e4e <_strtol_l.constprop.0+0x1a>
 8008f1a:	2a00      	cmp	r2, #0
 8008f1c:	d1f6      	bne.n	8008f0c <_strtol_l.constprop.0+0xd8>
 8008f1e:	f8c8 1000 	str.w	r1, [r8]
 8008f22:	e794      	b.n	8008e4e <_strtol_l.constprop.0+0x1a>
 8008f24:	0800a619 	.word	0x0800a619

08008f28 <_strtol_r>:
 8008f28:	f7ff bf84 	b.w	8008e34 <_strtol_l.constprop.0>

08008f2c <__ssputs_r>:
 8008f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f30:	688e      	ldr	r6, [r1, #8]
 8008f32:	461f      	mov	r7, r3
 8008f34:	42be      	cmp	r6, r7
 8008f36:	680b      	ldr	r3, [r1, #0]
 8008f38:	4682      	mov	sl, r0
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	4690      	mov	r8, r2
 8008f3e:	d82d      	bhi.n	8008f9c <__ssputs_r+0x70>
 8008f40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f48:	d026      	beq.n	8008f98 <__ssputs_r+0x6c>
 8008f4a:	6965      	ldr	r5, [r4, #20]
 8008f4c:	6909      	ldr	r1, [r1, #16]
 8008f4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f52:	eba3 0901 	sub.w	r9, r3, r1
 8008f56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f5a:	1c7b      	adds	r3, r7, #1
 8008f5c:	444b      	add	r3, r9
 8008f5e:	106d      	asrs	r5, r5, #1
 8008f60:	429d      	cmp	r5, r3
 8008f62:	bf38      	it	cc
 8008f64:	461d      	movcc	r5, r3
 8008f66:	0553      	lsls	r3, r2, #21
 8008f68:	d527      	bpl.n	8008fba <__ssputs_r+0x8e>
 8008f6a:	4629      	mov	r1, r5
 8008f6c:	f7fe fc1c 	bl	80077a8 <_malloc_r>
 8008f70:	4606      	mov	r6, r0
 8008f72:	b360      	cbz	r0, 8008fce <__ssputs_r+0xa2>
 8008f74:	6921      	ldr	r1, [r4, #16]
 8008f76:	464a      	mov	r2, r9
 8008f78:	f000 fa18 	bl	80093ac <memcpy>
 8008f7c:	89a3      	ldrh	r3, [r4, #12]
 8008f7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f86:	81a3      	strh	r3, [r4, #12]
 8008f88:	6126      	str	r6, [r4, #16]
 8008f8a:	6165      	str	r5, [r4, #20]
 8008f8c:	444e      	add	r6, r9
 8008f8e:	eba5 0509 	sub.w	r5, r5, r9
 8008f92:	6026      	str	r6, [r4, #0]
 8008f94:	60a5      	str	r5, [r4, #8]
 8008f96:	463e      	mov	r6, r7
 8008f98:	42be      	cmp	r6, r7
 8008f9a:	d900      	bls.n	8008f9e <__ssputs_r+0x72>
 8008f9c:	463e      	mov	r6, r7
 8008f9e:	6820      	ldr	r0, [r4, #0]
 8008fa0:	4632      	mov	r2, r6
 8008fa2:	4641      	mov	r1, r8
 8008fa4:	f000 f9c6 	bl	8009334 <memmove>
 8008fa8:	68a3      	ldr	r3, [r4, #8]
 8008faa:	1b9b      	subs	r3, r3, r6
 8008fac:	60a3      	str	r3, [r4, #8]
 8008fae:	6823      	ldr	r3, [r4, #0]
 8008fb0:	4433      	add	r3, r6
 8008fb2:	6023      	str	r3, [r4, #0]
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fba:	462a      	mov	r2, r5
 8008fbc:	f000 fd89 	bl	8009ad2 <_realloc_r>
 8008fc0:	4606      	mov	r6, r0
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	d1e0      	bne.n	8008f88 <__ssputs_r+0x5c>
 8008fc6:	6921      	ldr	r1, [r4, #16]
 8008fc8:	4650      	mov	r0, sl
 8008fca:	f7fe fb79 	bl	80076c0 <_free_r>
 8008fce:	230c      	movs	r3, #12
 8008fd0:	f8ca 3000 	str.w	r3, [sl]
 8008fd4:	89a3      	ldrh	r3, [r4, #12]
 8008fd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe0:	e7e9      	b.n	8008fb6 <__ssputs_r+0x8a>
	...

08008fe4 <_svfiprintf_r>:
 8008fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe8:	4698      	mov	r8, r3
 8008fea:	898b      	ldrh	r3, [r1, #12]
 8008fec:	061b      	lsls	r3, r3, #24
 8008fee:	b09d      	sub	sp, #116	@ 0x74
 8008ff0:	4607      	mov	r7, r0
 8008ff2:	460d      	mov	r5, r1
 8008ff4:	4614      	mov	r4, r2
 8008ff6:	d510      	bpl.n	800901a <_svfiprintf_r+0x36>
 8008ff8:	690b      	ldr	r3, [r1, #16]
 8008ffa:	b973      	cbnz	r3, 800901a <_svfiprintf_r+0x36>
 8008ffc:	2140      	movs	r1, #64	@ 0x40
 8008ffe:	f7fe fbd3 	bl	80077a8 <_malloc_r>
 8009002:	6028      	str	r0, [r5, #0]
 8009004:	6128      	str	r0, [r5, #16]
 8009006:	b930      	cbnz	r0, 8009016 <_svfiprintf_r+0x32>
 8009008:	230c      	movs	r3, #12
 800900a:	603b      	str	r3, [r7, #0]
 800900c:	f04f 30ff 	mov.w	r0, #4294967295
 8009010:	b01d      	add	sp, #116	@ 0x74
 8009012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009016:	2340      	movs	r3, #64	@ 0x40
 8009018:	616b      	str	r3, [r5, #20]
 800901a:	2300      	movs	r3, #0
 800901c:	9309      	str	r3, [sp, #36]	@ 0x24
 800901e:	2320      	movs	r3, #32
 8009020:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009024:	f8cd 800c 	str.w	r8, [sp, #12]
 8009028:	2330      	movs	r3, #48	@ 0x30
 800902a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80091c8 <_svfiprintf_r+0x1e4>
 800902e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009032:	f04f 0901 	mov.w	r9, #1
 8009036:	4623      	mov	r3, r4
 8009038:	469a      	mov	sl, r3
 800903a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800903e:	b10a      	cbz	r2, 8009044 <_svfiprintf_r+0x60>
 8009040:	2a25      	cmp	r2, #37	@ 0x25
 8009042:	d1f9      	bne.n	8009038 <_svfiprintf_r+0x54>
 8009044:	ebba 0b04 	subs.w	fp, sl, r4
 8009048:	d00b      	beq.n	8009062 <_svfiprintf_r+0x7e>
 800904a:	465b      	mov	r3, fp
 800904c:	4622      	mov	r2, r4
 800904e:	4629      	mov	r1, r5
 8009050:	4638      	mov	r0, r7
 8009052:	f7ff ff6b 	bl	8008f2c <__ssputs_r>
 8009056:	3001      	adds	r0, #1
 8009058:	f000 80a7 	beq.w	80091aa <_svfiprintf_r+0x1c6>
 800905c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800905e:	445a      	add	r2, fp
 8009060:	9209      	str	r2, [sp, #36]	@ 0x24
 8009062:	f89a 3000 	ldrb.w	r3, [sl]
 8009066:	2b00      	cmp	r3, #0
 8009068:	f000 809f 	beq.w	80091aa <_svfiprintf_r+0x1c6>
 800906c:	2300      	movs	r3, #0
 800906e:	f04f 32ff 	mov.w	r2, #4294967295
 8009072:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009076:	f10a 0a01 	add.w	sl, sl, #1
 800907a:	9304      	str	r3, [sp, #16]
 800907c:	9307      	str	r3, [sp, #28]
 800907e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009082:	931a      	str	r3, [sp, #104]	@ 0x68
 8009084:	4654      	mov	r4, sl
 8009086:	2205      	movs	r2, #5
 8009088:	f814 1b01 	ldrb.w	r1, [r4], #1
 800908c:	484e      	ldr	r0, [pc, #312]	@ (80091c8 <_svfiprintf_r+0x1e4>)
 800908e:	f7f7 f89f 	bl	80001d0 <memchr>
 8009092:	9a04      	ldr	r2, [sp, #16]
 8009094:	b9d8      	cbnz	r0, 80090ce <_svfiprintf_r+0xea>
 8009096:	06d0      	lsls	r0, r2, #27
 8009098:	bf44      	itt	mi
 800909a:	2320      	movmi	r3, #32
 800909c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090a0:	0711      	lsls	r1, r2, #28
 80090a2:	bf44      	itt	mi
 80090a4:	232b      	movmi	r3, #43	@ 0x2b
 80090a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090aa:	f89a 3000 	ldrb.w	r3, [sl]
 80090ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80090b0:	d015      	beq.n	80090de <_svfiprintf_r+0xfa>
 80090b2:	9a07      	ldr	r2, [sp, #28]
 80090b4:	4654      	mov	r4, sl
 80090b6:	2000      	movs	r0, #0
 80090b8:	f04f 0c0a 	mov.w	ip, #10
 80090bc:	4621      	mov	r1, r4
 80090be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090c2:	3b30      	subs	r3, #48	@ 0x30
 80090c4:	2b09      	cmp	r3, #9
 80090c6:	d94b      	bls.n	8009160 <_svfiprintf_r+0x17c>
 80090c8:	b1b0      	cbz	r0, 80090f8 <_svfiprintf_r+0x114>
 80090ca:	9207      	str	r2, [sp, #28]
 80090cc:	e014      	b.n	80090f8 <_svfiprintf_r+0x114>
 80090ce:	eba0 0308 	sub.w	r3, r0, r8
 80090d2:	fa09 f303 	lsl.w	r3, r9, r3
 80090d6:	4313      	orrs	r3, r2
 80090d8:	9304      	str	r3, [sp, #16]
 80090da:	46a2      	mov	sl, r4
 80090dc:	e7d2      	b.n	8009084 <_svfiprintf_r+0xa0>
 80090de:	9b03      	ldr	r3, [sp, #12]
 80090e0:	1d19      	adds	r1, r3, #4
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	9103      	str	r1, [sp, #12]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	bfbb      	ittet	lt
 80090ea:	425b      	neglt	r3, r3
 80090ec:	f042 0202 	orrlt.w	r2, r2, #2
 80090f0:	9307      	strge	r3, [sp, #28]
 80090f2:	9307      	strlt	r3, [sp, #28]
 80090f4:	bfb8      	it	lt
 80090f6:	9204      	strlt	r2, [sp, #16]
 80090f8:	7823      	ldrb	r3, [r4, #0]
 80090fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80090fc:	d10a      	bne.n	8009114 <_svfiprintf_r+0x130>
 80090fe:	7863      	ldrb	r3, [r4, #1]
 8009100:	2b2a      	cmp	r3, #42	@ 0x2a
 8009102:	d132      	bne.n	800916a <_svfiprintf_r+0x186>
 8009104:	9b03      	ldr	r3, [sp, #12]
 8009106:	1d1a      	adds	r2, r3, #4
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	9203      	str	r2, [sp, #12]
 800910c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009110:	3402      	adds	r4, #2
 8009112:	9305      	str	r3, [sp, #20]
 8009114:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80091d8 <_svfiprintf_r+0x1f4>
 8009118:	7821      	ldrb	r1, [r4, #0]
 800911a:	2203      	movs	r2, #3
 800911c:	4650      	mov	r0, sl
 800911e:	f7f7 f857 	bl	80001d0 <memchr>
 8009122:	b138      	cbz	r0, 8009134 <_svfiprintf_r+0x150>
 8009124:	9b04      	ldr	r3, [sp, #16]
 8009126:	eba0 000a 	sub.w	r0, r0, sl
 800912a:	2240      	movs	r2, #64	@ 0x40
 800912c:	4082      	lsls	r2, r0
 800912e:	4313      	orrs	r3, r2
 8009130:	3401      	adds	r4, #1
 8009132:	9304      	str	r3, [sp, #16]
 8009134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009138:	4824      	ldr	r0, [pc, #144]	@ (80091cc <_svfiprintf_r+0x1e8>)
 800913a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800913e:	2206      	movs	r2, #6
 8009140:	f7f7 f846 	bl	80001d0 <memchr>
 8009144:	2800      	cmp	r0, #0
 8009146:	d036      	beq.n	80091b6 <_svfiprintf_r+0x1d2>
 8009148:	4b21      	ldr	r3, [pc, #132]	@ (80091d0 <_svfiprintf_r+0x1ec>)
 800914a:	bb1b      	cbnz	r3, 8009194 <_svfiprintf_r+0x1b0>
 800914c:	9b03      	ldr	r3, [sp, #12]
 800914e:	3307      	adds	r3, #7
 8009150:	f023 0307 	bic.w	r3, r3, #7
 8009154:	3308      	adds	r3, #8
 8009156:	9303      	str	r3, [sp, #12]
 8009158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800915a:	4433      	add	r3, r6
 800915c:	9309      	str	r3, [sp, #36]	@ 0x24
 800915e:	e76a      	b.n	8009036 <_svfiprintf_r+0x52>
 8009160:	fb0c 3202 	mla	r2, ip, r2, r3
 8009164:	460c      	mov	r4, r1
 8009166:	2001      	movs	r0, #1
 8009168:	e7a8      	b.n	80090bc <_svfiprintf_r+0xd8>
 800916a:	2300      	movs	r3, #0
 800916c:	3401      	adds	r4, #1
 800916e:	9305      	str	r3, [sp, #20]
 8009170:	4619      	mov	r1, r3
 8009172:	f04f 0c0a 	mov.w	ip, #10
 8009176:	4620      	mov	r0, r4
 8009178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800917c:	3a30      	subs	r2, #48	@ 0x30
 800917e:	2a09      	cmp	r2, #9
 8009180:	d903      	bls.n	800918a <_svfiprintf_r+0x1a6>
 8009182:	2b00      	cmp	r3, #0
 8009184:	d0c6      	beq.n	8009114 <_svfiprintf_r+0x130>
 8009186:	9105      	str	r1, [sp, #20]
 8009188:	e7c4      	b.n	8009114 <_svfiprintf_r+0x130>
 800918a:	fb0c 2101 	mla	r1, ip, r1, r2
 800918e:	4604      	mov	r4, r0
 8009190:	2301      	movs	r3, #1
 8009192:	e7f0      	b.n	8009176 <_svfiprintf_r+0x192>
 8009194:	ab03      	add	r3, sp, #12
 8009196:	9300      	str	r3, [sp, #0]
 8009198:	462a      	mov	r2, r5
 800919a:	4b0e      	ldr	r3, [pc, #56]	@ (80091d4 <_svfiprintf_r+0x1f0>)
 800919c:	a904      	add	r1, sp, #16
 800919e:	4638      	mov	r0, r7
 80091a0:	f7fc fcc8 	bl	8005b34 <_printf_float>
 80091a4:	1c42      	adds	r2, r0, #1
 80091a6:	4606      	mov	r6, r0
 80091a8:	d1d6      	bne.n	8009158 <_svfiprintf_r+0x174>
 80091aa:	89ab      	ldrh	r3, [r5, #12]
 80091ac:	065b      	lsls	r3, r3, #25
 80091ae:	f53f af2d 	bmi.w	800900c <_svfiprintf_r+0x28>
 80091b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091b4:	e72c      	b.n	8009010 <_svfiprintf_r+0x2c>
 80091b6:	ab03      	add	r3, sp, #12
 80091b8:	9300      	str	r3, [sp, #0]
 80091ba:	462a      	mov	r2, r5
 80091bc:	4b05      	ldr	r3, [pc, #20]	@ (80091d4 <_svfiprintf_r+0x1f0>)
 80091be:	a904      	add	r1, sp, #16
 80091c0:	4638      	mov	r0, r7
 80091c2:	f7fc ff4f 	bl	8006064 <_printf_i>
 80091c6:	e7ed      	b.n	80091a4 <_svfiprintf_r+0x1c0>
 80091c8:	0800a719 	.word	0x0800a719
 80091cc:	0800a723 	.word	0x0800a723
 80091d0:	08005b35 	.word	0x08005b35
 80091d4:	08008f2d 	.word	0x08008f2d
 80091d8:	0800a71f 	.word	0x0800a71f

080091dc <__sflush_r>:
 80091dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091e4:	0716      	lsls	r6, r2, #28
 80091e6:	4605      	mov	r5, r0
 80091e8:	460c      	mov	r4, r1
 80091ea:	d454      	bmi.n	8009296 <__sflush_r+0xba>
 80091ec:	684b      	ldr	r3, [r1, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	dc02      	bgt.n	80091f8 <__sflush_r+0x1c>
 80091f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	dd48      	ble.n	800928a <__sflush_r+0xae>
 80091f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091fa:	2e00      	cmp	r6, #0
 80091fc:	d045      	beq.n	800928a <__sflush_r+0xae>
 80091fe:	2300      	movs	r3, #0
 8009200:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009204:	682f      	ldr	r7, [r5, #0]
 8009206:	6a21      	ldr	r1, [r4, #32]
 8009208:	602b      	str	r3, [r5, #0]
 800920a:	d030      	beq.n	800926e <__sflush_r+0x92>
 800920c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	0759      	lsls	r1, r3, #29
 8009212:	d505      	bpl.n	8009220 <__sflush_r+0x44>
 8009214:	6863      	ldr	r3, [r4, #4]
 8009216:	1ad2      	subs	r2, r2, r3
 8009218:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800921a:	b10b      	cbz	r3, 8009220 <__sflush_r+0x44>
 800921c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800921e:	1ad2      	subs	r2, r2, r3
 8009220:	2300      	movs	r3, #0
 8009222:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009224:	6a21      	ldr	r1, [r4, #32]
 8009226:	4628      	mov	r0, r5
 8009228:	47b0      	blx	r6
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	89a3      	ldrh	r3, [r4, #12]
 800922e:	d106      	bne.n	800923e <__sflush_r+0x62>
 8009230:	6829      	ldr	r1, [r5, #0]
 8009232:	291d      	cmp	r1, #29
 8009234:	d82b      	bhi.n	800928e <__sflush_r+0xb2>
 8009236:	4a2a      	ldr	r2, [pc, #168]	@ (80092e0 <__sflush_r+0x104>)
 8009238:	410a      	asrs	r2, r1
 800923a:	07d6      	lsls	r6, r2, #31
 800923c:	d427      	bmi.n	800928e <__sflush_r+0xb2>
 800923e:	2200      	movs	r2, #0
 8009240:	6062      	str	r2, [r4, #4]
 8009242:	04d9      	lsls	r1, r3, #19
 8009244:	6922      	ldr	r2, [r4, #16]
 8009246:	6022      	str	r2, [r4, #0]
 8009248:	d504      	bpl.n	8009254 <__sflush_r+0x78>
 800924a:	1c42      	adds	r2, r0, #1
 800924c:	d101      	bne.n	8009252 <__sflush_r+0x76>
 800924e:	682b      	ldr	r3, [r5, #0]
 8009250:	b903      	cbnz	r3, 8009254 <__sflush_r+0x78>
 8009252:	6560      	str	r0, [r4, #84]	@ 0x54
 8009254:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009256:	602f      	str	r7, [r5, #0]
 8009258:	b1b9      	cbz	r1, 800928a <__sflush_r+0xae>
 800925a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800925e:	4299      	cmp	r1, r3
 8009260:	d002      	beq.n	8009268 <__sflush_r+0x8c>
 8009262:	4628      	mov	r0, r5
 8009264:	f7fe fa2c 	bl	80076c0 <_free_r>
 8009268:	2300      	movs	r3, #0
 800926a:	6363      	str	r3, [r4, #52]	@ 0x34
 800926c:	e00d      	b.n	800928a <__sflush_r+0xae>
 800926e:	2301      	movs	r3, #1
 8009270:	4628      	mov	r0, r5
 8009272:	47b0      	blx	r6
 8009274:	4602      	mov	r2, r0
 8009276:	1c50      	adds	r0, r2, #1
 8009278:	d1c9      	bne.n	800920e <__sflush_r+0x32>
 800927a:	682b      	ldr	r3, [r5, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d0c6      	beq.n	800920e <__sflush_r+0x32>
 8009280:	2b1d      	cmp	r3, #29
 8009282:	d001      	beq.n	8009288 <__sflush_r+0xac>
 8009284:	2b16      	cmp	r3, #22
 8009286:	d11e      	bne.n	80092c6 <__sflush_r+0xea>
 8009288:	602f      	str	r7, [r5, #0]
 800928a:	2000      	movs	r0, #0
 800928c:	e022      	b.n	80092d4 <__sflush_r+0xf8>
 800928e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009292:	b21b      	sxth	r3, r3
 8009294:	e01b      	b.n	80092ce <__sflush_r+0xf2>
 8009296:	690f      	ldr	r7, [r1, #16]
 8009298:	2f00      	cmp	r7, #0
 800929a:	d0f6      	beq.n	800928a <__sflush_r+0xae>
 800929c:	0793      	lsls	r3, r2, #30
 800929e:	680e      	ldr	r6, [r1, #0]
 80092a0:	bf08      	it	eq
 80092a2:	694b      	ldreq	r3, [r1, #20]
 80092a4:	600f      	str	r7, [r1, #0]
 80092a6:	bf18      	it	ne
 80092a8:	2300      	movne	r3, #0
 80092aa:	eba6 0807 	sub.w	r8, r6, r7
 80092ae:	608b      	str	r3, [r1, #8]
 80092b0:	f1b8 0f00 	cmp.w	r8, #0
 80092b4:	dde9      	ble.n	800928a <__sflush_r+0xae>
 80092b6:	6a21      	ldr	r1, [r4, #32]
 80092b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80092ba:	4643      	mov	r3, r8
 80092bc:	463a      	mov	r2, r7
 80092be:	4628      	mov	r0, r5
 80092c0:	47b0      	blx	r6
 80092c2:	2800      	cmp	r0, #0
 80092c4:	dc08      	bgt.n	80092d8 <__sflush_r+0xfc>
 80092c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092ce:	81a3      	strh	r3, [r4, #12]
 80092d0:	f04f 30ff 	mov.w	r0, #4294967295
 80092d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092d8:	4407      	add	r7, r0
 80092da:	eba8 0800 	sub.w	r8, r8, r0
 80092de:	e7e7      	b.n	80092b0 <__sflush_r+0xd4>
 80092e0:	dfbffffe 	.word	0xdfbffffe

080092e4 <_fflush_r>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	690b      	ldr	r3, [r1, #16]
 80092e8:	4605      	mov	r5, r0
 80092ea:	460c      	mov	r4, r1
 80092ec:	b913      	cbnz	r3, 80092f4 <_fflush_r+0x10>
 80092ee:	2500      	movs	r5, #0
 80092f0:	4628      	mov	r0, r5
 80092f2:	bd38      	pop	{r3, r4, r5, pc}
 80092f4:	b118      	cbz	r0, 80092fe <_fflush_r+0x1a>
 80092f6:	6a03      	ldr	r3, [r0, #32]
 80092f8:	b90b      	cbnz	r3, 80092fe <_fflush_r+0x1a>
 80092fa:	f7fd fa73 	bl	80067e4 <__sinit>
 80092fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d0f3      	beq.n	80092ee <_fflush_r+0xa>
 8009306:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009308:	07d0      	lsls	r0, r2, #31
 800930a:	d404      	bmi.n	8009316 <_fflush_r+0x32>
 800930c:	0599      	lsls	r1, r3, #22
 800930e:	d402      	bmi.n	8009316 <_fflush_r+0x32>
 8009310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009312:	f7fd fb7e 	bl	8006a12 <__retarget_lock_acquire_recursive>
 8009316:	4628      	mov	r0, r5
 8009318:	4621      	mov	r1, r4
 800931a:	f7ff ff5f 	bl	80091dc <__sflush_r>
 800931e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009320:	07da      	lsls	r2, r3, #31
 8009322:	4605      	mov	r5, r0
 8009324:	d4e4      	bmi.n	80092f0 <_fflush_r+0xc>
 8009326:	89a3      	ldrh	r3, [r4, #12]
 8009328:	059b      	lsls	r3, r3, #22
 800932a:	d4e1      	bmi.n	80092f0 <_fflush_r+0xc>
 800932c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800932e:	f7fd fb71 	bl	8006a14 <__retarget_lock_release_recursive>
 8009332:	e7dd      	b.n	80092f0 <_fflush_r+0xc>

08009334 <memmove>:
 8009334:	4288      	cmp	r0, r1
 8009336:	b510      	push	{r4, lr}
 8009338:	eb01 0402 	add.w	r4, r1, r2
 800933c:	d902      	bls.n	8009344 <memmove+0x10>
 800933e:	4284      	cmp	r4, r0
 8009340:	4623      	mov	r3, r4
 8009342:	d807      	bhi.n	8009354 <memmove+0x20>
 8009344:	1e43      	subs	r3, r0, #1
 8009346:	42a1      	cmp	r1, r4
 8009348:	d008      	beq.n	800935c <memmove+0x28>
 800934a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800934e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009352:	e7f8      	b.n	8009346 <memmove+0x12>
 8009354:	4402      	add	r2, r0
 8009356:	4601      	mov	r1, r0
 8009358:	428a      	cmp	r2, r1
 800935a:	d100      	bne.n	800935e <memmove+0x2a>
 800935c:	bd10      	pop	{r4, pc}
 800935e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009366:	e7f7      	b.n	8009358 <memmove+0x24>

08009368 <strncmp>:
 8009368:	b510      	push	{r4, lr}
 800936a:	b16a      	cbz	r2, 8009388 <strncmp+0x20>
 800936c:	3901      	subs	r1, #1
 800936e:	1884      	adds	r4, r0, r2
 8009370:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009374:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009378:	429a      	cmp	r2, r3
 800937a:	d103      	bne.n	8009384 <strncmp+0x1c>
 800937c:	42a0      	cmp	r0, r4
 800937e:	d001      	beq.n	8009384 <strncmp+0x1c>
 8009380:	2a00      	cmp	r2, #0
 8009382:	d1f5      	bne.n	8009370 <strncmp+0x8>
 8009384:	1ad0      	subs	r0, r2, r3
 8009386:	bd10      	pop	{r4, pc}
 8009388:	4610      	mov	r0, r2
 800938a:	e7fc      	b.n	8009386 <strncmp+0x1e>

0800938c <_sbrk_r>:
 800938c:	b538      	push	{r3, r4, r5, lr}
 800938e:	4d06      	ldr	r5, [pc, #24]	@ (80093a8 <_sbrk_r+0x1c>)
 8009390:	2300      	movs	r3, #0
 8009392:	4604      	mov	r4, r0
 8009394:	4608      	mov	r0, r1
 8009396:	602b      	str	r3, [r5, #0]
 8009398:	f7f8 f9d6 	bl	8001748 <_sbrk>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	d102      	bne.n	80093a6 <_sbrk_r+0x1a>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	b103      	cbz	r3, 80093a6 <_sbrk_r+0x1a>
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	bd38      	pop	{r3, r4, r5, pc}
 80093a8:	20000478 	.word	0x20000478

080093ac <memcpy>:
 80093ac:	440a      	add	r2, r1
 80093ae:	4291      	cmp	r1, r2
 80093b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80093b4:	d100      	bne.n	80093b8 <memcpy+0xc>
 80093b6:	4770      	bx	lr
 80093b8:	b510      	push	{r4, lr}
 80093ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093c2:	4291      	cmp	r1, r2
 80093c4:	d1f9      	bne.n	80093ba <memcpy+0xe>
 80093c6:	bd10      	pop	{r4, pc}

080093c8 <nan>:
 80093c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80093d0 <nan+0x8>
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	00000000 	.word	0x00000000
 80093d4:	7ff80000 	.word	0x7ff80000

080093d8 <__assert_func>:
 80093d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093da:	4614      	mov	r4, r2
 80093dc:	461a      	mov	r2, r3
 80093de:	4b09      	ldr	r3, [pc, #36]	@ (8009404 <__assert_func+0x2c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4605      	mov	r5, r0
 80093e4:	68d8      	ldr	r0, [r3, #12]
 80093e6:	b954      	cbnz	r4, 80093fe <__assert_func+0x26>
 80093e8:	4b07      	ldr	r3, [pc, #28]	@ (8009408 <__assert_func+0x30>)
 80093ea:	461c      	mov	r4, r3
 80093ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093f0:	9100      	str	r1, [sp, #0]
 80093f2:	462b      	mov	r3, r5
 80093f4:	4905      	ldr	r1, [pc, #20]	@ (800940c <__assert_func+0x34>)
 80093f6:	f000 fba7 	bl	8009b48 <fiprintf>
 80093fa:	f000 fbb7 	bl	8009b6c <abort>
 80093fe:	4b04      	ldr	r3, [pc, #16]	@ (8009410 <__assert_func+0x38>)
 8009400:	e7f4      	b.n	80093ec <__assert_func+0x14>
 8009402:	bf00      	nop
 8009404:	20000018 	.word	0x20000018
 8009408:	0800a76d 	.word	0x0800a76d
 800940c:	0800a73f 	.word	0x0800a73f
 8009410:	0800a732 	.word	0x0800a732

08009414 <_calloc_r>:
 8009414:	b570      	push	{r4, r5, r6, lr}
 8009416:	fba1 5402 	umull	r5, r4, r1, r2
 800941a:	b93c      	cbnz	r4, 800942c <_calloc_r+0x18>
 800941c:	4629      	mov	r1, r5
 800941e:	f7fe f9c3 	bl	80077a8 <_malloc_r>
 8009422:	4606      	mov	r6, r0
 8009424:	b928      	cbnz	r0, 8009432 <_calloc_r+0x1e>
 8009426:	2600      	movs	r6, #0
 8009428:	4630      	mov	r0, r6
 800942a:	bd70      	pop	{r4, r5, r6, pc}
 800942c:	220c      	movs	r2, #12
 800942e:	6002      	str	r2, [r0, #0]
 8009430:	e7f9      	b.n	8009426 <_calloc_r+0x12>
 8009432:	462a      	mov	r2, r5
 8009434:	4621      	mov	r1, r4
 8009436:	f7fd fa6e 	bl	8006916 <memset>
 800943a:	e7f5      	b.n	8009428 <_calloc_r+0x14>

0800943c <rshift>:
 800943c:	6903      	ldr	r3, [r0, #16]
 800943e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009442:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009446:	ea4f 1261 	mov.w	r2, r1, asr #5
 800944a:	f100 0414 	add.w	r4, r0, #20
 800944e:	dd45      	ble.n	80094dc <rshift+0xa0>
 8009450:	f011 011f 	ands.w	r1, r1, #31
 8009454:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009458:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800945c:	d10c      	bne.n	8009478 <rshift+0x3c>
 800945e:	f100 0710 	add.w	r7, r0, #16
 8009462:	4629      	mov	r1, r5
 8009464:	42b1      	cmp	r1, r6
 8009466:	d334      	bcc.n	80094d2 <rshift+0x96>
 8009468:	1a9b      	subs	r3, r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	1eea      	subs	r2, r5, #3
 800946e:	4296      	cmp	r6, r2
 8009470:	bf38      	it	cc
 8009472:	2300      	movcc	r3, #0
 8009474:	4423      	add	r3, r4
 8009476:	e015      	b.n	80094a4 <rshift+0x68>
 8009478:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800947c:	f1c1 0820 	rsb	r8, r1, #32
 8009480:	40cf      	lsrs	r7, r1
 8009482:	f105 0e04 	add.w	lr, r5, #4
 8009486:	46a1      	mov	r9, r4
 8009488:	4576      	cmp	r6, lr
 800948a:	46f4      	mov	ip, lr
 800948c:	d815      	bhi.n	80094ba <rshift+0x7e>
 800948e:	1a9a      	subs	r2, r3, r2
 8009490:	0092      	lsls	r2, r2, #2
 8009492:	3a04      	subs	r2, #4
 8009494:	3501      	adds	r5, #1
 8009496:	42ae      	cmp	r6, r5
 8009498:	bf38      	it	cc
 800949a:	2200      	movcc	r2, #0
 800949c:	18a3      	adds	r3, r4, r2
 800949e:	50a7      	str	r7, [r4, r2]
 80094a0:	b107      	cbz	r7, 80094a4 <rshift+0x68>
 80094a2:	3304      	adds	r3, #4
 80094a4:	1b1a      	subs	r2, r3, r4
 80094a6:	42a3      	cmp	r3, r4
 80094a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80094ac:	bf08      	it	eq
 80094ae:	2300      	moveq	r3, #0
 80094b0:	6102      	str	r2, [r0, #16]
 80094b2:	bf08      	it	eq
 80094b4:	6143      	streq	r3, [r0, #20]
 80094b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094ba:	f8dc c000 	ldr.w	ip, [ip]
 80094be:	fa0c fc08 	lsl.w	ip, ip, r8
 80094c2:	ea4c 0707 	orr.w	r7, ip, r7
 80094c6:	f849 7b04 	str.w	r7, [r9], #4
 80094ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094ce:	40cf      	lsrs	r7, r1
 80094d0:	e7da      	b.n	8009488 <rshift+0x4c>
 80094d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80094d6:	f847 cf04 	str.w	ip, [r7, #4]!
 80094da:	e7c3      	b.n	8009464 <rshift+0x28>
 80094dc:	4623      	mov	r3, r4
 80094de:	e7e1      	b.n	80094a4 <rshift+0x68>

080094e0 <__hexdig_fun>:
 80094e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80094e4:	2b09      	cmp	r3, #9
 80094e6:	d802      	bhi.n	80094ee <__hexdig_fun+0xe>
 80094e8:	3820      	subs	r0, #32
 80094ea:	b2c0      	uxtb	r0, r0
 80094ec:	4770      	bx	lr
 80094ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80094f2:	2b05      	cmp	r3, #5
 80094f4:	d801      	bhi.n	80094fa <__hexdig_fun+0x1a>
 80094f6:	3847      	subs	r0, #71	@ 0x47
 80094f8:	e7f7      	b.n	80094ea <__hexdig_fun+0xa>
 80094fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80094fe:	2b05      	cmp	r3, #5
 8009500:	d801      	bhi.n	8009506 <__hexdig_fun+0x26>
 8009502:	3827      	subs	r0, #39	@ 0x27
 8009504:	e7f1      	b.n	80094ea <__hexdig_fun+0xa>
 8009506:	2000      	movs	r0, #0
 8009508:	4770      	bx	lr
	...

0800950c <__gethex>:
 800950c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	b085      	sub	sp, #20
 8009512:	468a      	mov	sl, r1
 8009514:	9302      	str	r3, [sp, #8]
 8009516:	680b      	ldr	r3, [r1, #0]
 8009518:	9001      	str	r0, [sp, #4]
 800951a:	4690      	mov	r8, r2
 800951c:	1c9c      	adds	r4, r3, #2
 800951e:	46a1      	mov	r9, r4
 8009520:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009524:	2830      	cmp	r0, #48	@ 0x30
 8009526:	d0fa      	beq.n	800951e <__gethex+0x12>
 8009528:	eba9 0303 	sub.w	r3, r9, r3
 800952c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009530:	f7ff ffd6 	bl	80094e0 <__hexdig_fun>
 8009534:	4605      	mov	r5, r0
 8009536:	2800      	cmp	r0, #0
 8009538:	d168      	bne.n	800960c <__gethex+0x100>
 800953a:	49a0      	ldr	r1, [pc, #640]	@ (80097bc <__gethex+0x2b0>)
 800953c:	2201      	movs	r2, #1
 800953e:	4648      	mov	r0, r9
 8009540:	f7ff ff12 	bl	8009368 <strncmp>
 8009544:	4607      	mov	r7, r0
 8009546:	2800      	cmp	r0, #0
 8009548:	d167      	bne.n	800961a <__gethex+0x10e>
 800954a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800954e:	4626      	mov	r6, r4
 8009550:	f7ff ffc6 	bl	80094e0 <__hexdig_fun>
 8009554:	2800      	cmp	r0, #0
 8009556:	d062      	beq.n	800961e <__gethex+0x112>
 8009558:	4623      	mov	r3, r4
 800955a:	7818      	ldrb	r0, [r3, #0]
 800955c:	2830      	cmp	r0, #48	@ 0x30
 800955e:	4699      	mov	r9, r3
 8009560:	f103 0301 	add.w	r3, r3, #1
 8009564:	d0f9      	beq.n	800955a <__gethex+0x4e>
 8009566:	f7ff ffbb 	bl	80094e0 <__hexdig_fun>
 800956a:	fab0 f580 	clz	r5, r0
 800956e:	096d      	lsrs	r5, r5, #5
 8009570:	f04f 0b01 	mov.w	fp, #1
 8009574:	464a      	mov	r2, r9
 8009576:	4616      	mov	r6, r2
 8009578:	3201      	adds	r2, #1
 800957a:	7830      	ldrb	r0, [r6, #0]
 800957c:	f7ff ffb0 	bl	80094e0 <__hexdig_fun>
 8009580:	2800      	cmp	r0, #0
 8009582:	d1f8      	bne.n	8009576 <__gethex+0x6a>
 8009584:	498d      	ldr	r1, [pc, #564]	@ (80097bc <__gethex+0x2b0>)
 8009586:	2201      	movs	r2, #1
 8009588:	4630      	mov	r0, r6
 800958a:	f7ff feed 	bl	8009368 <strncmp>
 800958e:	2800      	cmp	r0, #0
 8009590:	d13f      	bne.n	8009612 <__gethex+0x106>
 8009592:	b944      	cbnz	r4, 80095a6 <__gethex+0x9a>
 8009594:	1c74      	adds	r4, r6, #1
 8009596:	4622      	mov	r2, r4
 8009598:	4616      	mov	r6, r2
 800959a:	3201      	adds	r2, #1
 800959c:	7830      	ldrb	r0, [r6, #0]
 800959e:	f7ff ff9f 	bl	80094e0 <__hexdig_fun>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	d1f8      	bne.n	8009598 <__gethex+0x8c>
 80095a6:	1ba4      	subs	r4, r4, r6
 80095a8:	00a7      	lsls	r7, r4, #2
 80095aa:	7833      	ldrb	r3, [r6, #0]
 80095ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80095b0:	2b50      	cmp	r3, #80	@ 0x50
 80095b2:	d13e      	bne.n	8009632 <__gethex+0x126>
 80095b4:	7873      	ldrb	r3, [r6, #1]
 80095b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80095b8:	d033      	beq.n	8009622 <__gethex+0x116>
 80095ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80095bc:	d034      	beq.n	8009628 <__gethex+0x11c>
 80095be:	1c71      	adds	r1, r6, #1
 80095c0:	2400      	movs	r4, #0
 80095c2:	7808      	ldrb	r0, [r1, #0]
 80095c4:	f7ff ff8c 	bl	80094e0 <__hexdig_fun>
 80095c8:	1e43      	subs	r3, r0, #1
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	2b18      	cmp	r3, #24
 80095ce:	d830      	bhi.n	8009632 <__gethex+0x126>
 80095d0:	f1a0 0210 	sub.w	r2, r0, #16
 80095d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80095d8:	f7ff ff82 	bl	80094e0 <__hexdig_fun>
 80095dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80095e0:	fa5f fc8c 	uxtb.w	ip, ip
 80095e4:	f1bc 0f18 	cmp.w	ip, #24
 80095e8:	f04f 030a 	mov.w	r3, #10
 80095ec:	d91e      	bls.n	800962c <__gethex+0x120>
 80095ee:	b104      	cbz	r4, 80095f2 <__gethex+0xe6>
 80095f0:	4252      	negs	r2, r2
 80095f2:	4417      	add	r7, r2
 80095f4:	f8ca 1000 	str.w	r1, [sl]
 80095f8:	b1ed      	cbz	r5, 8009636 <__gethex+0x12a>
 80095fa:	f1bb 0f00 	cmp.w	fp, #0
 80095fe:	bf0c      	ite	eq
 8009600:	2506      	moveq	r5, #6
 8009602:	2500      	movne	r5, #0
 8009604:	4628      	mov	r0, r5
 8009606:	b005      	add	sp, #20
 8009608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800960c:	2500      	movs	r5, #0
 800960e:	462c      	mov	r4, r5
 8009610:	e7b0      	b.n	8009574 <__gethex+0x68>
 8009612:	2c00      	cmp	r4, #0
 8009614:	d1c7      	bne.n	80095a6 <__gethex+0x9a>
 8009616:	4627      	mov	r7, r4
 8009618:	e7c7      	b.n	80095aa <__gethex+0x9e>
 800961a:	464e      	mov	r6, r9
 800961c:	462f      	mov	r7, r5
 800961e:	2501      	movs	r5, #1
 8009620:	e7c3      	b.n	80095aa <__gethex+0x9e>
 8009622:	2400      	movs	r4, #0
 8009624:	1cb1      	adds	r1, r6, #2
 8009626:	e7cc      	b.n	80095c2 <__gethex+0xb6>
 8009628:	2401      	movs	r4, #1
 800962a:	e7fb      	b.n	8009624 <__gethex+0x118>
 800962c:	fb03 0002 	mla	r0, r3, r2, r0
 8009630:	e7ce      	b.n	80095d0 <__gethex+0xc4>
 8009632:	4631      	mov	r1, r6
 8009634:	e7de      	b.n	80095f4 <__gethex+0xe8>
 8009636:	eba6 0309 	sub.w	r3, r6, r9
 800963a:	3b01      	subs	r3, #1
 800963c:	4629      	mov	r1, r5
 800963e:	2b07      	cmp	r3, #7
 8009640:	dc0a      	bgt.n	8009658 <__gethex+0x14c>
 8009642:	9801      	ldr	r0, [sp, #4]
 8009644:	f7fe f93c 	bl	80078c0 <_Balloc>
 8009648:	4604      	mov	r4, r0
 800964a:	b940      	cbnz	r0, 800965e <__gethex+0x152>
 800964c:	4b5c      	ldr	r3, [pc, #368]	@ (80097c0 <__gethex+0x2b4>)
 800964e:	4602      	mov	r2, r0
 8009650:	21e4      	movs	r1, #228	@ 0xe4
 8009652:	485c      	ldr	r0, [pc, #368]	@ (80097c4 <__gethex+0x2b8>)
 8009654:	f7ff fec0 	bl	80093d8 <__assert_func>
 8009658:	3101      	adds	r1, #1
 800965a:	105b      	asrs	r3, r3, #1
 800965c:	e7ef      	b.n	800963e <__gethex+0x132>
 800965e:	f100 0a14 	add.w	sl, r0, #20
 8009662:	2300      	movs	r3, #0
 8009664:	4655      	mov	r5, sl
 8009666:	469b      	mov	fp, r3
 8009668:	45b1      	cmp	r9, r6
 800966a:	d337      	bcc.n	80096dc <__gethex+0x1d0>
 800966c:	f845 bb04 	str.w	fp, [r5], #4
 8009670:	eba5 050a 	sub.w	r5, r5, sl
 8009674:	10ad      	asrs	r5, r5, #2
 8009676:	6125      	str	r5, [r4, #16]
 8009678:	4658      	mov	r0, fp
 800967a:	f7fe fa13 	bl	8007aa4 <__hi0bits>
 800967e:	016d      	lsls	r5, r5, #5
 8009680:	f8d8 6000 	ldr.w	r6, [r8]
 8009684:	1a2d      	subs	r5, r5, r0
 8009686:	42b5      	cmp	r5, r6
 8009688:	dd54      	ble.n	8009734 <__gethex+0x228>
 800968a:	1bad      	subs	r5, r5, r6
 800968c:	4629      	mov	r1, r5
 800968e:	4620      	mov	r0, r4
 8009690:	f7fe fda7 	bl	80081e2 <__any_on>
 8009694:	4681      	mov	r9, r0
 8009696:	b178      	cbz	r0, 80096b8 <__gethex+0x1ac>
 8009698:	1e6b      	subs	r3, r5, #1
 800969a:	1159      	asrs	r1, r3, #5
 800969c:	f003 021f 	and.w	r2, r3, #31
 80096a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80096a4:	f04f 0901 	mov.w	r9, #1
 80096a8:	fa09 f202 	lsl.w	r2, r9, r2
 80096ac:	420a      	tst	r2, r1
 80096ae:	d003      	beq.n	80096b8 <__gethex+0x1ac>
 80096b0:	454b      	cmp	r3, r9
 80096b2:	dc36      	bgt.n	8009722 <__gethex+0x216>
 80096b4:	f04f 0902 	mov.w	r9, #2
 80096b8:	4629      	mov	r1, r5
 80096ba:	4620      	mov	r0, r4
 80096bc:	f7ff febe 	bl	800943c <rshift>
 80096c0:	442f      	add	r7, r5
 80096c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096c6:	42bb      	cmp	r3, r7
 80096c8:	da42      	bge.n	8009750 <__gethex+0x244>
 80096ca:	9801      	ldr	r0, [sp, #4]
 80096cc:	4621      	mov	r1, r4
 80096ce:	f7fe f937 	bl	8007940 <_Bfree>
 80096d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096d4:	2300      	movs	r3, #0
 80096d6:	6013      	str	r3, [r2, #0]
 80096d8:	25a3      	movs	r5, #163	@ 0xa3
 80096da:	e793      	b.n	8009604 <__gethex+0xf8>
 80096dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80096e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80096e2:	d012      	beq.n	800970a <__gethex+0x1fe>
 80096e4:	2b20      	cmp	r3, #32
 80096e6:	d104      	bne.n	80096f2 <__gethex+0x1e6>
 80096e8:	f845 bb04 	str.w	fp, [r5], #4
 80096ec:	f04f 0b00 	mov.w	fp, #0
 80096f0:	465b      	mov	r3, fp
 80096f2:	7830      	ldrb	r0, [r6, #0]
 80096f4:	9303      	str	r3, [sp, #12]
 80096f6:	f7ff fef3 	bl	80094e0 <__hexdig_fun>
 80096fa:	9b03      	ldr	r3, [sp, #12]
 80096fc:	f000 000f 	and.w	r0, r0, #15
 8009700:	4098      	lsls	r0, r3
 8009702:	ea4b 0b00 	orr.w	fp, fp, r0
 8009706:	3304      	adds	r3, #4
 8009708:	e7ae      	b.n	8009668 <__gethex+0x15c>
 800970a:	45b1      	cmp	r9, r6
 800970c:	d8ea      	bhi.n	80096e4 <__gethex+0x1d8>
 800970e:	492b      	ldr	r1, [pc, #172]	@ (80097bc <__gethex+0x2b0>)
 8009710:	9303      	str	r3, [sp, #12]
 8009712:	2201      	movs	r2, #1
 8009714:	4630      	mov	r0, r6
 8009716:	f7ff fe27 	bl	8009368 <strncmp>
 800971a:	9b03      	ldr	r3, [sp, #12]
 800971c:	2800      	cmp	r0, #0
 800971e:	d1e1      	bne.n	80096e4 <__gethex+0x1d8>
 8009720:	e7a2      	b.n	8009668 <__gethex+0x15c>
 8009722:	1ea9      	subs	r1, r5, #2
 8009724:	4620      	mov	r0, r4
 8009726:	f7fe fd5c 	bl	80081e2 <__any_on>
 800972a:	2800      	cmp	r0, #0
 800972c:	d0c2      	beq.n	80096b4 <__gethex+0x1a8>
 800972e:	f04f 0903 	mov.w	r9, #3
 8009732:	e7c1      	b.n	80096b8 <__gethex+0x1ac>
 8009734:	da09      	bge.n	800974a <__gethex+0x23e>
 8009736:	1b75      	subs	r5, r6, r5
 8009738:	4621      	mov	r1, r4
 800973a:	9801      	ldr	r0, [sp, #4]
 800973c:	462a      	mov	r2, r5
 800973e:	f7fe fb17 	bl	8007d70 <__lshift>
 8009742:	1b7f      	subs	r7, r7, r5
 8009744:	4604      	mov	r4, r0
 8009746:	f100 0a14 	add.w	sl, r0, #20
 800974a:	f04f 0900 	mov.w	r9, #0
 800974e:	e7b8      	b.n	80096c2 <__gethex+0x1b6>
 8009750:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009754:	42bd      	cmp	r5, r7
 8009756:	dd6f      	ble.n	8009838 <__gethex+0x32c>
 8009758:	1bed      	subs	r5, r5, r7
 800975a:	42ae      	cmp	r6, r5
 800975c:	dc34      	bgt.n	80097c8 <__gethex+0x2bc>
 800975e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009762:	2b02      	cmp	r3, #2
 8009764:	d022      	beq.n	80097ac <__gethex+0x2a0>
 8009766:	2b03      	cmp	r3, #3
 8009768:	d024      	beq.n	80097b4 <__gethex+0x2a8>
 800976a:	2b01      	cmp	r3, #1
 800976c:	d115      	bne.n	800979a <__gethex+0x28e>
 800976e:	42ae      	cmp	r6, r5
 8009770:	d113      	bne.n	800979a <__gethex+0x28e>
 8009772:	2e01      	cmp	r6, #1
 8009774:	d10b      	bne.n	800978e <__gethex+0x282>
 8009776:	9a02      	ldr	r2, [sp, #8]
 8009778:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800977c:	6013      	str	r3, [r2, #0]
 800977e:	2301      	movs	r3, #1
 8009780:	6123      	str	r3, [r4, #16]
 8009782:	f8ca 3000 	str.w	r3, [sl]
 8009786:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009788:	2562      	movs	r5, #98	@ 0x62
 800978a:	601c      	str	r4, [r3, #0]
 800978c:	e73a      	b.n	8009604 <__gethex+0xf8>
 800978e:	1e71      	subs	r1, r6, #1
 8009790:	4620      	mov	r0, r4
 8009792:	f7fe fd26 	bl	80081e2 <__any_on>
 8009796:	2800      	cmp	r0, #0
 8009798:	d1ed      	bne.n	8009776 <__gethex+0x26a>
 800979a:	9801      	ldr	r0, [sp, #4]
 800979c:	4621      	mov	r1, r4
 800979e:	f7fe f8cf 	bl	8007940 <_Bfree>
 80097a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097a4:	2300      	movs	r3, #0
 80097a6:	6013      	str	r3, [r2, #0]
 80097a8:	2550      	movs	r5, #80	@ 0x50
 80097aa:	e72b      	b.n	8009604 <__gethex+0xf8>
 80097ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d1f3      	bne.n	800979a <__gethex+0x28e>
 80097b2:	e7e0      	b.n	8009776 <__gethex+0x26a>
 80097b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1dd      	bne.n	8009776 <__gethex+0x26a>
 80097ba:	e7ee      	b.n	800979a <__gethex+0x28e>
 80097bc:	0800a5c0 	.word	0x0800a5c0
 80097c0:	0800a455 	.word	0x0800a455
 80097c4:	0800a76e 	.word	0x0800a76e
 80097c8:	1e6f      	subs	r7, r5, #1
 80097ca:	f1b9 0f00 	cmp.w	r9, #0
 80097ce:	d130      	bne.n	8009832 <__gethex+0x326>
 80097d0:	b127      	cbz	r7, 80097dc <__gethex+0x2d0>
 80097d2:	4639      	mov	r1, r7
 80097d4:	4620      	mov	r0, r4
 80097d6:	f7fe fd04 	bl	80081e2 <__any_on>
 80097da:	4681      	mov	r9, r0
 80097dc:	117a      	asrs	r2, r7, #5
 80097de:	2301      	movs	r3, #1
 80097e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80097e4:	f007 071f 	and.w	r7, r7, #31
 80097e8:	40bb      	lsls	r3, r7
 80097ea:	4213      	tst	r3, r2
 80097ec:	4629      	mov	r1, r5
 80097ee:	4620      	mov	r0, r4
 80097f0:	bf18      	it	ne
 80097f2:	f049 0902 	orrne.w	r9, r9, #2
 80097f6:	f7ff fe21 	bl	800943c <rshift>
 80097fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80097fe:	1b76      	subs	r6, r6, r5
 8009800:	2502      	movs	r5, #2
 8009802:	f1b9 0f00 	cmp.w	r9, #0
 8009806:	d047      	beq.n	8009898 <__gethex+0x38c>
 8009808:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800980c:	2b02      	cmp	r3, #2
 800980e:	d015      	beq.n	800983c <__gethex+0x330>
 8009810:	2b03      	cmp	r3, #3
 8009812:	d017      	beq.n	8009844 <__gethex+0x338>
 8009814:	2b01      	cmp	r3, #1
 8009816:	d109      	bne.n	800982c <__gethex+0x320>
 8009818:	f019 0f02 	tst.w	r9, #2
 800981c:	d006      	beq.n	800982c <__gethex+0x320>
 800981e:	f8da 3000 	ldr.w	r3, [sl]
 8009822:	ea49 0903 	orr.w	r9, r9, r3
 8009826:	f019 0f01 	tst.w	r9, #1
 800982a:	d10e      	bne.n	800984a <__gethex+0x33e>
 800982c:	f045 0510 	orr.w	r5, r5, #16
 8009830:	e032      	b.n	8009898 <__gethex+0x38c>
 8009832:	f04f 0901 	mov.w	r9, #1
 8009836:	e7d1      	b.n	80097dc <__gethex+0x2d0>
 8009838:	2501      	movs	r5, #1
 800983a:	e7e2      	b.n	8009802 <__gethex+0x2f6>
 800983c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800983e:	f1c3 0301 	rsb	r3, r3, #1
 8009842:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009846:	2b00      	cmp	r3, #0
 8009848:	d0f0      	beq.n	800982c <__gethex+0x320>
 800984a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800984e:	f104 0314 	add.w	r3, r4, #20
 8009852:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009856:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800985a:	f04f 0c00 	mov.w	ip, #0
 800985e:	4618      	mov	r0, r3
 8009860:	f853 2b04 	ldr.w	r2, [r3], #4
 8009864:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009868:	d01b      	beq.n	80098a2 <__gethex+0x396>
 800986a:	3201      	adds	r2, #1
 800986c:	6002      	str	r2, [r0, #0]
 800986e:	2d02      	cmp	r5, #2
 8009870:	f104 0314 	add.w	r3, r4, #20
 8009874:	d13c      	bne.n	80098f0 <__gethex+0x3e4>
 8009876:	f8d8 2000 	ldr.w	r2, [r8]
 800987a:	3a01      	subs	r2, #1
 800987c:	42b2      	cmp	r2, r6
 800987e:	d109      	bne.n	8009894 <__gethex+0x388>
 8009880:	1171      	asrs	r1, r6, #5
 8009882:	2201      	movs	r2, #1
 8009884:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009888:	f006 061f 	and.w	r6, r6, #31
 800988c:	fa02 f606 	lsl.w	r6, r2, r6
 8009890:	421e      	tst	r6, r3
 8009892:	d13a      	bne.n	800990a <__gethex+0x3fe>
 8009894:	f045 0520 	orr.w	r5, r5, #32
 8009898:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800989a:	601c      	str	r4, [r3, #0]
 800989c:	9b02      	ldr	r3, [sp, #8]
 800989e:	601f      	str	r7, [r3, #0]
 80098a0:	e6b0      	b.n	8009604 <__gethex+0xf8>
 80098a2:	4299      	cmp	r1, r3
 80098a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80098a8:	d8d9      	bhi.n	800985e <__gethex+0x352>
 80098aa:	68a3      	ldr	r3, [r4, #8]
 80098ac:	459b      	cmp	fp, r3
 80098ae:	db17      	blt.n	80098e0 <__gethex+0x3d4>
 80098b0:	6861      	ldr	r1, [r4, #4]
 80098b2:	9801      	ldr	r0, [sp, #4]
 80098b4:	3101      	adds	r1, #1
 80098b6:	f7fe f803 	bl	80078c0 <_Balloc>
 80098ba:	4681      	mov	r9, r0
 80098bc:	b918      	cbnz	r0, 80098c6 <__gethex+0x3ba>
 80098be:	4b1a      	ldr	r3, [pc, #104]	@ (8009928 <__gethex+0x41c>)
 80098c0:	4602      	mov	r2, r0
 80098c2:	2184      	movs	r1, #132	@ 0x84
 80098c4:	e6c5      	b.n	8009652 <__gethex+0x146>
 80098c6:	6922      	ldr	r2, [r4, #16]
 80098c8:	3202      	adds	r2, #2
 80098ca:	f104 010c 	add.w	r1, r4, #12
 80098ce:	0092      	lsls	r2, r2, #2
 80098d0:	300c      	adds	r0, #12
 80098d2:	f7ff fd6b 	bl	80093ac <memcpy>
 80098d6:	4621      	mov	r1, r4
 80098d8:	9801      	ldr	r0, [sp, #4]
 80098da:	f7fe f831 	bl	8007940 <_Bfree>
 80098de:	464c      	mov	r4, r9
 80098e0:	6923      	ldr	r3, [r4, #16]
 80098e2:	1c5a      	adds	r2, r3, #1
 80098e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098e8:	6122      	str	r2, [r4, #16]
 80098ea:	2201      	movs	r2, #1
 80098ec:	615a      	str	r2, [r3, #20]
 80098ee:	e7be      	b.n	800986e <__gethex+0x362>
 80098f0:	6922      	ldr	r2, [r4, #16]
 80098f2:	455a      	cmp	r2, fp
 80098f4:	dd0b      	ble.n	800990e <__gethex+0x402>
 80098f6:	2101      	movs	r1, #1
 80098f8:	4620      	mov	r0, r4
 80098fa:	f7ff fd9f 	bl	800943c <rshift>
 80098fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009902:	3701      	adds	r7, #1
 8009904:	42bb      	cmp	r3, r7
 8009906:	f6ff aee0 	blt.w	80096ca <__gethex+0x1be>
 800990a:	2501      	movs	r5, #1
 800990c:	e7c2      	b.n	8009894 <__gethex+0x388>
 800990e:	f016 061f 	ands.w	r6, r6, #31
 8009912:	d0fa      	beq.n	800990a <__gethex+0x3fe>
 8009914:	4453      	add	r3, sl
 8009916:	f1c6 0620 	rsb	r6, r6, #32
 800991a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800991e:	f7fe f8c1 	bl	8007aa4 <__hi0bits>
 8009922:	42b0      	cmp	r0, r6
 8009924:	dbe7      	blt.n	80098f6 <__gethex+0x3ea>
 8009926:	e7f0      	b.n	800990a <__gethex+0x3fe>
 8009928:	0800a455 	.word	0x0800a455

0800992c <L_shift>:
 800992c:	f1c2 0208 	rsb	r2, r2, #8
 8009930:	0092      	lsls	r2, r2, #2
 8009932:	b570      	push	{r4, r5, r6, lr}
 8009934:	f1c2 0620 	rsb	r6, r2, #32
 8009938:	6843      	ldr	r3, [r0, #4]
 800993a:	6804      	ldr	r4, [r0, #0]
 800993c:	fa03 f506 	lsl.w	r5, r3, r6
 8009940:	432c      	orrs	r4, r5
 8009942:	40d3      	lsrs	r3, r2
 8009944:	6004      	str	r4, [r0, #0]
 8009946:	f840 3f04 	str.w	r3, [r0, #4]!
 800994a:	4288      	cmp	r0, r1
 800994c:	d3f4      	bcc.n	8009938 <L_shift+0xc>
 800994e:	bd70      	pop	{r4, r5, r6, pc}

08009950 <__match>:
 8009950:	b530      	push	{r4, r5, lr}
 8009952:	6803      	ldr	r3, [r0, #0]
 8009954:	3301      	adds	r3, #1
 8009956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800995a:	b914      	cbnz	r4, 8009962 <__match+0x12>
 800995c:	6003      	str	r3, [r0, #0]
 800995e:	2001      	movs	r0, #1
 8009960:	bd30      	pop	{r4, r5, pc}
 8009962:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009966:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800996a:	2d19      	cmp	r5, #25
 800996c:	bf98      	it	ls
 800996e:	3220      	addls	r2, #32
 8009970:	42a2      	cmp	r2, r4
 8009972:	d0f0      	beq.n	8009956 <__match+0x6>
 8009974:	2000      	movs	r0, #0
 8009976:	e7f3      	b.n	8009960 <__match+0x10>

08009978 <__hexnan>:
 8009978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800997c:	680b      	ldr	r3, [r1, #0]
 800997e:	6801      	ldr	r1, [r0, #0]
 8009980:	115e      	asrs	r6, r3, #5
 8009982:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009986:	f013 031f 	ands.w	r3, r3, #31
 800998a:	b087      	sub	sp, #28
 800998c:	bf18      	it	ne
 800998e:	3604      	addne	r6, #4
 8009990:	2500      	movs	r5, #0
 8009992:	1f37      	subs	r7, r6, #4
 8009994:	4682      	mov	sl, r0
 8009996:	4690      	mov	r8, r2
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	f846 5c04 	str.w	r5, [r6, #-4]
 800999e:	46b9      	mov	r9, r7
 80099a0:	463c      	mov	r4, r7
 80099a2:	9502      	str	r5, [sp, #8]
 80099a4:	46ab      	mov	fp, r5
 80099a6:	784a      	ldrb	r2, [r1, #1]
 80099a8:	1c4b      	adds	r3, r1, #1
 80099aa:	9303      	str	r3, [sp, #12]
 80099ac:	b342      	cbz	r2, 8009a00 <__hexnan+0x88>
 80099ae:	4610      	mov	r0, r2
 80099b0:	9105      	str	r1, [sp, #20]
 80099b2:	9204      	str	r2, [sp, #16]
 80099b4:	f7ff fd94 	bl	80094e0 <__hexdig_fun>
 80099b8:	2800      	cmp	r0, #0
 80099ba:	d151      	bne.n	8009a60 <__hexnan+0xe8>
 80099bc:	9a04      	ldr	r2, [sp, #16]
 80099be:	9905      	ldr	r1, [sp, #20]
 80099c0:	2a20      	cmp	r2, #32
 80099c2:	d818      	bhi.n	80099f6 <__hexnan+0x7e>
 80099c4:	9b02      	ldr	r3, [sp, #8]
 80099c6:	459b      	cmp	fp, r3
 80099c8:	dd13      	ble.n	80099f2 <__hexnan+0x7a>
 80099ca:	454c      	cmp	r4, r9
 80099cc:	d206      	bcs.n	80099dc <__hexnan+0x64>
 80099ce:	2d07      	cmp	r5, #7
 80099d0:	dc04      	bgt.n	80099dc <__hexnan+0x64>
 80099d2:	462a      	mov	r2, r5
 80099d4:	4649      	mov	r1, r9
 80099d6:	4620      	mov	r0, r4
 80099d8:	f7ff ffa8 	bl	800992c <L_shift>
 80099dc:	4544      	cmp	r4, r8
 80099de:	d952      	bls.n	8009a86 <__hexnan+0x10e>
 80099e0:	2300      	movs	r3, #0
 80099e2:	f1a4 0904 	sub.w	r9, r4, #4
 80099e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80099ea:	f8cd b008 	str.w	fp, [sp, #8]
 80099ee:	464c      	mov	r4, r9
 80099f0:	461d      	mov	r5, r3
 80099f2:	9903      	ldr	r1, [sp, #12]
 80099f4:	e7d7      	b.n	80099a6 <__hexnan+0x2e>
 80099f6:	2a29      	cmp	r2, #41	@ 0x29
 80099f8:	d157      	bne.n	8009aaa <__hexnan+0x132>
 80099fa:	3102      	adds	r1, #2
 80099fc:	f8ca 1000 	str.w	r1, [sl]
 8009a00:	f1bb 0f00 	cmp.w	fp, #0
 8009a04:	d051      	beq.n	8009aaa <__hexnan+0x132>
 8009a06:	454c      	cmp	r4, r9
 8009a08:	d206      	bcs.n	8009a18 <__hexnan+0xa0>
 8009a0a:	2d07      	cmp	r5, #7
 8009a0c:	dc04      	bgt.n	8009a18 <__hexnan+0xa0>
 8009a0e:	462a      	mov	r2, r5
 8009a10:	4649      	mov	r1, r9
 8009a12:	4620      	mov	r0, r4
 8009a14:	f7ff ff8a 	bl	800992c <L_shift>
 8009a18:	4544      	cmp	r4, r8
 8009a1a:	d936      	bls.n	8009a8a <__hexnan+0x112>
 8009a1c:	f1a8 0204 	sub.w	r2, r8, #4
 8009a20:	4623      	mov	r3, r4
 8009a22:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a26:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a2a:	429f      	cmp	r7, r3
 8009a2c:	d2f9      	bcs.n	8009a22 <__hexnan+0xaa>
 8009a2e:	1b3b      	subs	r3, r7, r4
 8009a30:	f023 0303 	bic.w	r3, r3, #3
 8009a34:	3304      	adds	r3, #4
 8009a36:	3401      	adds	r4, #1
 8009a38:	3e03      	subs	r6, #3
 8009a3a:	42b4      	cmp	r4, r6
 8009a3c:	bf88      	it	hi
 8009a3e:	2304      	movhi	r3, #4
 8009a40:	4443      	add	r3, r8
 8009a42:	2200      	movs	r2, #0
 8009a44:	f843 2b04 	str.w	r2, [r3], #4
 8009a48:	429f      	cmp	r7, r3
 8009a4a:	d2fb      	bcs.n	8009a44 <__hexnan+0xcc>
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	b91b      	cbnz	r3, 8009a58 <__hexnan+0xe0>
 8009a50:	4547      	cmp	r7, r8
 8009a52:	d128      	bne.n	8009aa6 <__hexnan+0x12e>
 8009a54:	2301      	movs	r3, #1
 8009a56:	603b      	str	r3, [r7, #0]
 8009a58:	2005      	movs	r0, #5
 8009a5a:	b007      	add	sp, #28
 8009a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a60:	3501      	adds	r5, #1
 8009a62:	2d08      	cmp	r5, #8
 8009a64:	f10b 0b01 	add.w	fp, fp, #1
 8009a68:	dd06      	ble.n	8009a78 <__hexnan+0x100>
 8009a6a:	4544      	cmp	r4, r8
 8009a6c:	d9c1      	bls.n	80099f2 <__hexnan+0x7a>
 8009a6e:	2300      	movs	r3, #0
 8009a70:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a74:	2501      	movs	r5, #1
 8009a76:	3c04      	subs	r4, #4
 8009a78:	6822      	ldr	r2, [r4, #0]
 8009a7a:	f000 000f 	and.w	r0, r0, #15
 8009a7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a82:	6020      	str	r0, [r4, #0]
 8009a84:	e7b5      	b.n	80099f2 <__hexnan+0x7a>
 8009a86:	2508      	movs	r5, #8
 8009a88:	e7b3      	b.n	80099f2 <__hexnan+0x7a>
 8009a8a:	9b01      	ldr	r3, [sp, #4]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d0dd      	beq.n	8009a4c <__hexnan+0xd4>
 8009a90:	f1c3 0320 	rsb	r3, r3, #32
 8009a94:	f04f 32ff 	mov.w	r2, #4294967295
 8009a98:	40da      	lsrs	r2, r3
 8009a9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	f846 3c04 	str.w	r3, [r6, #-4]
 8009aa4:	e7d2      	b.n	8009a4c <__hexnan+0xd4>
 8009aa6:	3f04      	subs	r7, #4
 8009aa8:	e7d0      	b.n	8009a4c <__hexnan+0xd4>
 8009aaa:	2004      	movs	r0, #4
 8009aac:	e7d5      	b.n	8009a5a <__hexnan+0xe2>

08009aae <__ascii_mbtowc>:
 8009aae:	b082      	sub	sp, #8
 8009ab0:	b901      	cbnz	r1, 8009ab4 <__ascii_mbtowc+0x6>
 8009ab2:	a901      	add	r1, sp, #4
 8009ab4:	b142      	cbz	r2, 8009ac8 <__ascii_mbtowc+0x1a>
 8009ab6:	b14b      	cbz	r3, 8009acc <__ascii_mbtowc+0x1e>
 8009ab8:	7813      	ldrb	r3, [r2, #0]
 8009aba:	600b      	str	r3, [r1, #0]
 8009abc:	7812      	ldrb	r2, [r2, #0]
 8009abe:	1e10      	subs	r0, r2, #0
 8009ac0:	bf18      	it	ne
 8009ac2:	2001      	movne	r0, #1
 8009ac4:	b002      	add	sp, #8
 8009ac6:	4770      	bx	lr
 8009ac8:	4610      	mov	r0, r2
 8009aca:	e7fb      	b.n	8009ac4 <__ascii_mbtowc+0x16>
 8009acc:	f06f 0001 	mvn.w	r0, #1
 8009ad0:	e7f8      	b.n	8009ac4 <__ascii_mbtowc+0x16>

08009ad2 <_realloc_r>:
 8009ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad6:	4680      	mov	r8, r0
 8009ad8:	4615      	mov	r5, r2
 8009ada:	460c      	mov	r4, r1
 8009adc:	b921      	cbnz	r1, 8009ae8 <_realloc_r+0x16>
 8009ade:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae2:	4611      	mov	r1, r2
 8009ae4:	f7fd be60 	b.w	80077a8 <_malloc_r>
 8009ae8:	b92a      	cbnz	r2, 8009af6 <_realloc_r+0x24>
 8009aea:	f7fd fde9 	bl	80076c0 <_free_r>
 8009aee:	2400      	movs	r4, #0
 8009af0:	4620      	mov	r0, r4
 8009af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009af6:	f000 f840 	bl	8009b7a <_malloc_usable_size_r>
 8009afa:	4285      	cmp	r5, r0
 8009afc:	4606      	mov	r6, r0
 8009afe:	d802      	bhi.n	8009b06 <_realloc_r+0x34>
 8009b00:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b04:	d8f4      	bhi.n	8009af0 <_realloc_r+0x1e>
 8009b06:	4629      	mov	r1, r5
 8009b08:	4640      	mov	r0, r8
 8009b0a:	f7fd fe4d 	bl	80077a8 <_malloc_r>
 8009b0e:	4607      	mov	r7, r0
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d0ec      	beq.n	8009aee <_realloc_r+0x1c>
 8009b14:	42b5      	cmp	r5, r6
 8009b16:	462a      	mov	r2, r5
 8009b18:	4621      	mov	r1, r4
 8009b1a:	bf28      	it	cs
 8009b1c:	4632      	movcs	r2, r6
 8009b1e:	f7ff fc45 	bl	80093ac <memcpy>
 8009b22:	4621      	mov	r1, r4
 8009b24:	4640      	mov	r0, r8
 8009b26:	f7fd fdcb 	bl	80076c0 <_free_r>
 8009b2a:	463c      	mov	r4, r7
 8009b2c:	e7e0      	b.n	8009af0 <_realloc_r+0x1e>

08009b2e <__ascii_wctomb>:
 8009b2e:	4603      	mov	r3, r0
 8009b30:	4608      	mov	r0, r1
 8009b32:	b141      	cbz	r1, 8009b46 <__ascii_wctomb+0x18>
 8009b34:	2aff      	cmp	r2, #255	@ 0xff
 8009b36:	d904      	bls.n	8009b42 <__ascii_wctomb+0x14>
 8009b38:	228a      	movs	r2, #138	@ 0x8a
 8009b3a:	601a      	str	r2, [r3, #0]
 8009b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b40:	4770      	bx	lr
 8009b42:	700a      	strb	r2, [r1, #0]
 8009b44:	2001      	movs	r0, #1
 8009b46:	4770      	bx	lr

08009b48 <fiprintf>:
 8009b48:	b40e      	push	{r1, r2, r3}
 8009b4a:	b503      	push	{r0, r1, lr}
 8009b4c:	4601      	mov	r1, r0
 8009b4e:	ab03      	add	r3, sp, #12
 8009b50:	4805      	ldr	r0, [pc, #20]	@ (8009b68 <fiprintf+0x20>)
 8009b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b56:	6800      	ldr	r0, [r0, #0]
 8009b58:	9301      	str	r3, [sp, #4]
 8009b5a:	f000 f83f 	bl	8009bdc <_vfiprintf_r>
 8009b5e:	b002      	add	sp, #8
 8009b60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b64:	b003      	add	sp, #12
 8009b66:	4770      	bx	lr
 8009b68:	20000018 	.word	0x20000018

08009b6c <abort>:
 8009b6c:	b508      	push	{r3, lr}
 8009b6e:	2006      	movs	r0, #6
 8009b70:	f000 fa08 	bl	8009f84 <raise>
 8009b74:	2001      	movs	r0, #1
 8009b76:	f7f7 fd6e 	bl	8001656 <_exit>

08009b7a <_malloc_usable_size_r>:
 8009b7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b7e:	1f18      	subs	r0, r3, #4
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	bfbc      	itt	lt
 8009b84:	580b      	ldrlt	r3, [r1, r0]
 8009b86:	18c0      	addlt	r0, r0, r3
 8009b88:	4770      	bx	lr

08009b8a <__sfputc_r>:
 8009b8a:	6893      	ldr	r3, [r2, #8]
 8009b8c:	3b01      	subs	r3, #1
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	b410      	push	{r4}
 8009b92:	6093      	str	r3, [r2, #8]
 8009b94:	da08      	bge.n	8009ba8 <__sfputc_r+0x1e>
 8009b96:	6994      	ldr	r4, [r2, #24]
 8009b98:	42a3      	cmp	r3, r4
 8009b9a:	db01      	blt.n	8009ba0 <__sfputc_r+0x16>
 8009b9c:	290a      	cmp	r1, #10
 8009b9e:	d103      	bne.n	8009ba8 <__sfputc_r+0x1e>
 8009ba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ba4:	f000 b932 	b.w	8009e0c <__swbuf_r>
 8009ba8:	6813      	ldr	r3, [r2, #0]
 8009baa:	1c58      	adds	r0, r3, #1
 8009bac:	6010      	str	r0, [r2, #0]
 8009bae:	7019      	strb	r1, [r3, #0]
 8009bb0:	4608      	mov	r0, r1
 8009bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <__sfputs_r>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	4606      	mov	r6, r0
 8009bbc:	460f      	mov	r7, r1
 8009bbe:	4614      	mov	r4, r2
 8009bc0:	18d5      	adds	r5, r2, r3
 8009bc2:	42ac      	cmp	r4, r5
 8009bc4:	d101      	bne.n	8009bca <__sfputs_r+0x12>
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	e007      	b.n	8009bda <__sfputs_r+0x22>
 8009bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bce:	463a      	mov	r2, r7
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	f7ff ffda 	bl	8009b8a <__sfputc_r>
 8009bd6:	1c43      	adds	r3, r0, #1
 8009bd8:	d1f3      	bne.n	8009bc2 <__sfputs_r+0xa>
 8009bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009bdc <_vfiprintf_r>:
 8009bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be0:	460d      	mov	r5, r1
 8009be2:	b09d      	sub	sp, #116	@ 0x74
 8009be4:	4614      	mov	r4, r2
 8009be6:	4698      	mov	r8, r3
 8009be8:	4606      	mov	r6, r0
 8009bea:	b118      	cbz	r0, 8009bf4 <_vfiprintf_r+0x18>
 8009bec:	6a03      	ldr	r3, [r0, #32]
 8009bee:	b90b      	cbnz	r3, 8009bf4 <_vfiprintf_r+0x18>
 8009bf0:	f7fc fdf8 	bl	80067e4 <__sinit>
 8009bf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bf6:	07d9      	lsls	r1, r3, #31
 8009bf8:	d405      	bmi.n	8009c06 <_vfiprintf_r+0x2a>
 8009bfa:	89ab      	ldrh	r3, [r5, #12]
 8009bfc:	059a      	lsls	r2, r3, #22
 8009bfe:	d402      	bmi.n	8009c06 <_vfiprintf_r+0x2a>
 8009c00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c02:	f7fc ff06 	bl	8006a12 <__retarget_lock_acquire_recursive>
 8009c06:	89ab      	ldrh	r3, [r5, #12]
 8009c08:	071b      	lsls	r3, r3, #28
 8009c0a:	d501      	bpl.n	8009c10 <_vfiprintf_r+0x34>
 8009c0c:	692b      	ldr	r3, [r5, #16]
 8009c0e:	b99b      	cbnz	r3, 8009c38 <_vfiprintf_r+0x5c>
 8009c10:	4629      	mov	r1, r5
 8009c12:	4630      	mov	r0, r6
 8009c14:	f000 f938 	bl	8009e88 <__swsetup_r>
 8009c18:	b170      	cbz	r0, 8009c38 <_vfiprintf_r+0x5c>
 8009c1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c1c:	07dc      	lsls	r4, r3, #31
 8009c1e:	d504      	bpl.n	8009c2a <_vfiprintf_r+0x4e>
 8009c20:	f04f 30ff 	mov.w	r0, #4294967295
 8009c24:	b01d      	add	sp, #116	@ 0x74
 8009c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2a:	89ab      	ldrh	r3, [r5, #12]
 8009c2c:	0598      	lsls	r0, r3, #22
 8009c2e:	d4f7      	bmi.n	8009c20 <_vfiprintf_r+0x44>
 8009c30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c32:	f7fc feef 	bl	8006a14 <__retarget_lock_release_recursive>
 8009c36:	e7f3      	b.n	8009c20 <_vfiprintf_r+0x44>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c3c:	2320      	movs	r3, #32
 8009c3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c46:	2330      	movs	r3, #48	@ 0x30
 8009c48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009df8 <_vfiprintf_r+0x21c>
 8009c4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c50:	f04f 0901 	mov.w	r9, #1
 8009c54:	4623      	mov	r3, r4
 8009c56:	469a      	mov	sl, r3
 8009c58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c5c:	b10a      	cbz	r2, 8009c62 <_vfiprintf_r+0x86>
 8009c5e:	2a25      	cmp	r2, #37	@ 0x25
 8009c60:	d1f9      	bne.n	8009c56 <_vfiprintf_r+0x7a>
 8009c62:	ebba 0b04 	subs.w	fp, sl, r4
 8009c66:	d00b      	beq.n	8009c80 <_vfiprintf_r+0xa4>
 8009c68:	465b      	mov	r3, fp
 8009c6a:	4622      	mov	r2, r4
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	4630      	mov	r0, r6
 8009c70:	f7ff ffa2 	bl	8009bb8 <__sfputs_r>
 8009c74:	3001      	adds	r0, #1
 8009c76:	f000 80a7 	beq.w	8009dc8 <_vfiprintf_r+0x1ec>
 8009c7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c7c:	445a      	add	r2, fp
 8009c7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c80:	f89a 3000 	ldrb.w	r3, [sl]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f000 809f 	beq.w	8009dc8 <_vfiprintf_r+0x1ec>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c94:	f10a 0a01 	add.w	sl, sl, #1
 8009c98:	9304      	str	r3, [sp, #16]
 8009c9a:	9307      	str	r3, [sp, #28]
 8009c9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ca0:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ca2:	4654      	mov	r4, sl
 8009ca4:	2205      	movs	r2, #5
 8009ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009caa:	4853      	ldr	r0, [pc, #332]	@ (8009df8 <_vfiprintf_r+0x21c>)
 8009cac:	f7f6 fa90 	bl	80001d0 <memchr>
 8009cb0:	9a04      	ldr	r2, [sp, #16]
 8009cb2:	b9d8      	cbnz	r0, 8009cec <_vfiprintf_r+0x110>
 8009cb4:	06d1      	lsls	r1, r2, #27
 8009cb6:	bf44      	itt	mi
 8009cb8:	2320      	movmi	r3, #32
 8009cba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cbe:	0713      	lsls	r3, r2, #28
 8009cc0:	bf44      	itt	mi
 8009cc2:	232b      	movmi	r3, #43	@ 0x2b
 8009cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc8:	f89a 3000 	ldrb.w	r3, [sl]
 8009ccc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cce:	d015      	beq.n	8009cfc <_vfiprintf_r+0x120>
 8009cd0:	9a07      	ldr	r2, [sp, #28]
 8009cd2:	4654      	mov	r4, sl
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	f04f 0c0a 	mov.w	ip, #10
 8009cda:	4621      	mov	r1, r4
 8009cdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ce0:	3b30      	subs	r3, #48	@ 0x30
 8009ce2:	2b09      	cmp	r3, #9
 8009ce4:	d94b      	bls.n	8009d7e <_vfiprintf_r+0x1a2>
 8009ce6:	b1b0      	cbz	r0, 8009d16 <_vfiprintf_r+0x13a>
 8009ce8:	9207      	str	r2, [sp, #28]
 8009cea:	e014      	b.n	8009d16 <_vfiprintf_r+0x13a>
 8009cec:	eba0 0308 	sub.w	r3, r0, r8
 8009cf0:	fa09 f303 	lsl.w	r3, r9, r3
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	9304      	str	r3, [sp, #16]
 8009cf8:	46a2      	mov	sl, r4
 8009cfa:	e7d2      	b.n	8009ca2 <_vfiprintf_r+0xc6>
 8009cfc:	9b03      	ldr	r3, [sp, #12]
 8009cfe:	1d19      	adds	r1, r3, #4
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	9103      	str	r1, [sp, #12]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	bfbb      	ittet	lt
 8009d08:	425b      	neglt	r3, r3
 8009d0a:	f042 0202 	orrlt.w	r2, r2, #2
 8009d0e:	9307      	strge	r3, [sp, #28]
 8009d10:	9307      	strlt	r3, [sp, #28]
 8009d12:	bfb8      	it	lt
 8009d14:	9204      	strlt	r2, [sp, #16]
 8009d16:	7823      	ldrb	r3, [r4, #0]
 8009d18:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d1a:	d10a      	bne.n	8009d32 <_vfiprintf_r+0x156>
 8009d1c:	7863      	ldrb	r3, [r4, #1]
 8009d1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d20:	d132      	bne.n	8009d88 <_vfiprintf_r+0x1ac>
 8009d22:	9b03      	ldr	r3, [sp, #12]
 8009d24:	1d1a      	adds	r2, r3, #4
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	9203      	str	r2, [sp, #12]
 8009d2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d2e:	3402      	adds	r4, #2
 8009d30:	9305      	str	r3, [sp, #20]
 8009d32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e08 <_vfiprintf_r+0x22c>
 8009d36:	7821      	ldrb	r1, [r4, #0]
 8009d38:	2203      	movs	r2, #3
 8009d3a:	4650      	mov	r0, sl
 8009d3c:	f7f6 fa48 	bl	80001d0 <memchr>
 8009d40:	b138      	cbz	r0, 8009d52 <_vfiprintf_r+0x176>
 8009d42:	9b04      	ldr	r3, [sp, #16]
 8009d44:	eba0 000a 	sub.w	r0, r0, sl
 8009d48:	2240      	movs	r2, #64	@ 0x40
 8009d4a:	4082      	lsls	r2, r0
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	3401      	adds	r4, #1
 8009d50:	9304      	str	r3, [sp, #16]
 8009d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d56:	4829      	ldr	r0, [pc, #164]	@ (8009dfc <_vfiprintf_r+0x220>)
 8009d58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d5c:	2206      	movs	r2, #6
 8009d5e:	f7f6 fa37 	bl	80001d0 <memchr>
 8009d62:	2800      	cmp	r0, #0
 8009d64:	d03f      	beq.n	8009de6 <_vfiprintf_r+0x20a>
 8009d66:	4b26      	ldr	r3, [pc, #152]	@ (8009e00 <_vfiprintf_r+0x224>)
 8009d68:	bb1b      	cbnz	r3, 8009db2 <_vfiprintf_r+0x1d6>
 8009d6a:	9b03      	ldr	r3, [sp, #12]
 8009d6c:	3307      	adds	r3, #7
 8009d6e:	f023 0307 	bic.w	r3, r3, #7
 8009d72:	3308      	adds	r3, #8
 8009d74:	9303      	str	r3, [sp, #12]
 8009d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d78:	443b      	add	r3, r7
 8009d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d7c:	e76a      	b.n	8009c54 <_vfiprintf_r+0x78>
 8009d7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d82:	460c      	mov	r4, r1
 8009d84:	2001      	movs	r0, #1
 8009d86:	e7a8      	b.n	8009cda <_vfiprintf_r+0xfe>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	3401      	adds	r4, #1
 8009d8c:	9305      	str	r3, [sp, #20]
 8009d8e:	4619      	mov	r1, r3
 8009d90:	f04f 0c0a 	mov.w	ip, #10
 8009d94:	4620      	mov	r0, r4
 8009d96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d9a:	3a30      	subs	r2, #48	@ 0x30
 8009d9c:	2a09      	cmp	r2, #9
 8009d9e:	d903      	bls.n	8009da8 <_vfiprintf_r+0x1cc>
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d0c6      	beq.n	8009d32 <_vfiprintf_r+0x156>
 8009da4:	9105      	str	r1, [sp, #20]
 8009da6:	e7c4      	b.n	8009d32 <_vfiprintf_r+0x156>
 8009da8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dac:	4604      	mov	r4, r0
 8009dae:	2301      	movs	r3, #1
 8009db0:	e7f0      	b.n	8009d94 <_vfiprintf_r+0x1b8>
 8009db2:	ab03      	add	r3, sp, #12
 8009db4:	9300      	str	r3, [sp, #0]
 8009db6:	462a      	mov	r2, r5
 8009db8:	4b12      	ldr	r3, [pc, #72]	@ (8009e04 <_vfiprintf_r+0x228>)
 8009dba:	a904      	add	r1, sp, #16
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	f7fb feb9 	bl	8005b34 <_printf_float>
 8009dc2:	4607      	mov	r7, r0
 8009dc4:	1c78      	adds	r0, r7, #1
 8009dc6:	d1d6      	bne.n	8009d76 <_vfiprintf_r+0x19a>
 8009dc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dca:	07d9      	lsls	r1, r3, #31
 8009dcc:	d405      	bmi.n	8009dda <_vfiprintf_r+0x1fe>
 8009dce:	89ab      	ldrh	r3, [r5, #12]
 8009dd0:	059a      	lsls	r2, r3, #22
 8009dd2:	d402      	bmi.n	8009dda <_vfiprintf_r+0x1fe>
 8009dd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dd6:	f7fc fe1d 	bl	8006a14 <__retarget_lock_release_recursive>
 8009dda:	89ab      	ldrh	r3, [r5, #12]
 8009ddc:	065b      	lsls	r3, r3, #25
 8009dde:	f53f af1f 	bmi.w	8009c20 <_vfiprintf_r+0x44>
 8009de2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009de4:	e71e      	b.n	8009c24 <_vfiprintf_r+0x48>
 8009de6:	ab03      	add	r3, sp, #12
 8009de8:	9300      	str	r3, [sp, #0]
 8009dea:	462a      	mov	r2, r5
 8009dec:	4b05      	ldr	r3, [pc, #20]	@ (8009e04 <_vfiprintf_r+0x228>)
 8009dee:	a904      	add	r1, sp, #16
 8009df0:	4630      	mov	r0, r6
 8009df2:	f7fc f937 	bl	8006064 <_printf_i>
 8009df6:	e7e4      	b.n	8009dc2 <_vfiprintf_r+0x1e6>
 8009df8:	0800a719 	.word	0x0800a719
 8009dfc:	0800a723 	.word	0x0800a723
 8009e00:	08005b35 	.word	0x08005b35
 8009e04:	08009bb9 	.word	0x08009bb9
 8009e08:	0800a71f 	.word	0x0800a71f

08009e0c <__swbuf_r>:
 8009e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0e:	460e      	mov	r6, r1
 8009e10:	4614      	mov	r4, r2
 8009e12:	4605      	mov	r5, r0
 8009e14:	b118      	cbz	r0, 8009e1e <__swbuf_r+0x12>
 8009e16:	6a03      	ldr	r3, [r0, #32]
 8009e18:	b90b      	cbnz	r3, 8009e1e <__swbuf_r+0x12>
 8009e1a:	f7fc fce3 	bl	80067e4 <__sinit>
 8009e1e:	69a3      	ldr	r3, [r4, #24]
 8009e20:	60a3      	str	r3, [r4, #8]
 8009e22:	89a3      	ldrh	r3, [r4, #12]
 8009e24:	071a      	lsls	r2, r3, #28
 8009e26:	d501      	bpl.n	8009e2c <__swbuf_r+0x20>
 8009e28:	6923      	ldr	r3, [r4, #16]
 8009e2a:	b943      	cbnz	r3, 8009e3e <__swbuf_r+0x32>
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4628      	mov	r0, r5
 8009e30:	f000 f82a 	bl	8009e88 <__swsetup_r>
 8009e34:	b118      	cbz	r0, 8009e3e <__swbuf_r+0x32>
 8009e36:	f04f 37ff 	mov.w	r7, #4294967295
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e3e:	6823      	ldr	r3, [r4, #0]
 8009e40:	6922      	ldr	r2, [r4, #16]
 8009e42:	1a98      	subs	r0, r3, r2
 8009e44:	6963      	ldr	r3, [r4, #20]
 8009e46:	b2f6      	uxtb	r6, r6
 8009e48:	4283      	cmp	r3, r0
 8009e4a:	4637      	mov	r7, r6
 8009e4c:	dc05      	bgt.n	8009e5a <__swbuf_r+0x4e>
 8009e4e:	4621      	mov	r1, r4
 8009e50:	4628      	mov	r0, r5
 8009e52:	f7ff fa47 	bl	80092e4 <_fflush_r>
 8009e56:	2800      	cmp	r0, #0
 8009e58:	d1ed      	bne.n	8009e36 <__swbuf_r+0x2a>
 8009e5a:	68a3      	ldr	r3, [r4, #8]
 8009e5c:	3b01      	subs	r3, #1
 8009e5e:	60a3      	str	r3, [r4, #8]
 8009e60:	6823      	ldr	r3, [r4, #0]
 8009e62:	1c5a      	adds	r2, r3, #1
 8009e64:	6022      	str	r2, [r4, #0]
 8009e66:	701e      	strb	r6, [r3, #0]
 8009e68:	6962      	ldr	r2, [r4, #20]
 8009e6a:	1c43      	adds	r3, r0, #1
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d004      	beq.n	8009e7a <__swbuf_r+0x6e>
 8009e70:	89a3      	ldrh	r3, [r4, #12]
 8009e72:	07db      	lsls	r3, r3, #31
 8009e74:	d5e1      	bpl.n	8009e3a <__swbuf_r+0x2e>
 8009e76:	2e0a      	cmp	r6, #10
 8009e78:	d1df      	bne.n	8009e3a <__swbuf_r+0x2e>
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	f7ff fa31 	bl	80092e4 <_fflush_r>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d0d9      	beq.n	8009e3a <__swbuf_r+0x2e>
 8009e86:	e7d6      	b.n	8009e36 <__swbuf_r+0x2a>

08009e88 <__swsetup_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4b29      	ldr	r3, [pc, #164]	@ (8009f30 <__swsetup_r+0xa8>)
 8009e8c:	4605      	mov	r5, r0
 8009e8e:	6818      	ldr	r0, [r3, #0]
 8009e90:	460c      	mov	r4, r1
 8009e92:	b118      	cbz	r0, 8009e9c <__swsetup_r+0x14>
 8009e94:	6a03      	ldr	r3, [r0, #32]
 8009e96:	b90b      	cbnz	r3, 8009e9c <__swsetup_r+0x14>
 8009e98:	f7fc fca4 	bl	80067e4 <__sinit>
 8009e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea0:	0719      	lsls	r1, r3, #28
 8009ea2:	d422      	bmi.n	8009eea <__swsetup_r+0x62>
 8009ea4:	06da      	lsls	r2, r3, #27
 8009ea6:	d407      	bmi.n	8009eb8 <__swsetup_r+0x30>
 8009ea8:	2209      	movs	r2, #9
 8009eaa:	602a      	str	r2, [r5, #0]
 8009eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eb0:	81a3      	strh	r3, [r4, #12]
 8009eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb6:	e033      	b.n	8009f20 <__swsetup_r+0x98>
 8009eb8:	0758      	lsls	r0, r3, #29
 8009eba:	d512      	bpl.n	8009ee2 <__swsetup_r+0x5a>
 8009ebc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ebe:	b141      	cbz	r1, 8009ed2 <__swsetup_r+0x4a>
 8009ec0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ec4:	4299      	cmp	r1, r3
 8009ec6:	d002      	beq.n	8009ece <__swsetup_r+0x46>
 8009ec8:	4628      	mov	r0, r5
 8009eca:	f7fd fbf9 	bl	80076c0 <_free_r>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ed2:	89a3      	ldrh	r3, [r4, #12]
 8009ed4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ed8:	81a3      	strh	r3, [r4, #12]
 8009eda:	2300      	movs	r3, #0
 8009edc:	6063      	str	r3, [r4, #4]
 8009ede:	6923      	ldr	r3, [r4, #16]
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	f043 0308 	orr.w	r3, r3, #8
 8009ee8:	81a3      	strh	r3, [r4, #12]
 8009eea:	6923      	ldr	r3, [r4, #16]
 8009eec:	b94b      	cbnz	r3, 8009f02 <__swsetup_r+0x7a>
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ef8:	d003      	beq.n	8009f02 <__swsetup_r+0x7a>
 8009efa:	4621      	mov	r1, r4
 8009efc:	4628      	mov	r0, r5
 8009efe:	f000 f883 	bl	800a008 <__smakebuf_r>
 8009f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f06:	f013 0201 	ands.w	r2, r3, #1
 8009f0a:	d00a      	beq.n	8009f22 <__swsetup_r+0x9a>
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	60a2      	str	r2, [r4, #8]
 8009f10:	6962      	ldr	r2, [r4, #20]
 8009f12:	4252      	negs	r2, r2
 8009f14:	61a2      	str	r2, [r4, #24]
 8009f16:	6922      	ldr	r2, [r4, #16]
 8009f18:	b942      	cbnz	r2, 8009f2c <__swsetup_r+0xa4>
 8009f1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f1e:	d1c5      	bne.n	8009eac <__swsetup_r+0x24>
 8009f20:	bd38      	pop	{r3, r4, r5, pc}
 8009f22:	0799      	lsls	r1, r3, #30
 8009f24:	bf58      	it	pl
 8009f26:	6962      	ldrpl	r2, [r4, #20]
 8009f28:	60a2      	str	r2, [r4, #8]
 8009f2a:	e7f4      	b.n	8009f16 <__swsetup_r+0x8e>
 8009f2c:	2000      	movs	r0, #0
 8009f2e:	e7f7      	b.n	8009f20 <__swsetup_r+0x98>
 8009f30:	20000018 	.word	0x20000018

08009f34 <_raise_r>:
 8009f34:	291f      	cmp	r1, #31
 8009f36:	b538      	push	{r3, r4, r5, lr}
 8009f38:	4605      	mov	r5, r0
 8009f3a:	460c      	mov	r4, r1
 8009f3c:	d904      	bls.n	8009f48 <_raise_r+0x14>
 8009f3e:	2316      	movs	r3, #22
 8009f40:	6003      	str	r3, [r0, #0]
 8009f42:	f04f 30ff 	mov.w	r0, #4294967295
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f4a:	b112      	cbz	r2, 8009f52 <_raise_r+0x1e>
 8009f4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f50:	b94b      	cbnz	r3, 8009f66 <_raise_r+0x32>
 8009f52:	4628      	mov	r0, r5
 8009f54:	f000 f830 	bl	8009fb8 <_getpid_r>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f62:	f000 b817 	b.w	8009f94 <_kill_r>
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d00a      	beq.n	8009f80 <_raise_r+0x4c>
 8009f6a:	1c59      	adds	r1, r3, #1
 8009f6c:	d103      	bne.n	8009f76 <_raise_r+0x42>
 8009f6e:	2316      	movs	r3, #22
 8009f70:	6003      	str	r3, [r0, #0]
 8009f72:	2001      	movs	r0, #1
 8009f74:	e7e7      	b.n	8009f46 <_raise_r+0x12>
 8009f76:	2100      	movs	r1, #0
 8009f78:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f7c:	4620      	mov	r0, r4
 8009f7e:	4798      	blx	r3
 8009f80:	2000      	movs	r0, #0
 8009f82:	e7e0      	b.n	8009f46 <_raise_r+0x12>

08009f84 <raise>:
 8009f84:	4b02      	ldr	r3, [pc, #8]	@ (8009f90 <raise+0xc>)
 8009f86:	4601      	mov	r1, r0
 8009f88:	6818      	ldr	r0, [r3, #0]
 8009f8a:	f7ff bfd3 	b.w	8009f34 <_raise_r>
 8009f8e:	bf00      	nop
 8009f90:	20000018 	.word	0x20000018

08009f94 <_kill_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d07      	ldr	r5, [pc, #28]	@ (8009fb4 <_kill_r+0x20>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	602b      	str	r3, [r5, #0]
 8009fa2:	f7f7 fb48 	bl	8001636 <_kill>
 8009fa6:	1c43      	adds	r3, r0, #1
 8009fa8:	d102      	bne.n	8009fb0 <_kill_r+0x1c>
 8009faa:	682b      	ldr	r3, [r5, #0]
 8009fac:	b103      	cbz	r3, 8009fb0 <_kill_r+0x1c>
 8009fae:	6023      	str	r3, [r4, #0]
 8009fb0:	bd38      	pop	{r3, r4, r5, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20000478 	.word	0x20000478

08009fb8 <_getpid_r>:
 8009fb8:	f7f7 bb35 	b.w	8001626 <_getpid>

08009fbc <__swhatbuf_r>:
 8009fbc:	b570      	push	{r4, r5, r6, lr}
 8009fbe:	460c      	mov	r4, r1
 8009fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fc4:	2900      	cmp	r1, #0
 8009fc6:	b096      	sub	sp, #88	@ 0x58
 8009fc8:	4615      	mov	r5, r2
 8009fca:	461e      	mov	r6, r3
 8009fcc:	da0d      	bge.n	8009fea <__swhatbuf_r+0x2e>
 8009fce:	89a3      	ldrh	r3, [r4, #12]
 8009fd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009fd4:	f04f 0100 	mov.w	r1, #0
 8009fd8:	bf14      	ite	ne
 8009fda:	2340      	movne	r3, #64	@ 0x40
 8009fdc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009fe0:	2000      	movs	r0, #0
 8009fe2:	6031      	str	r1, [r6, #0]
 8009fe4:	602b      	str	r3, [r5, #0]
 8009fe6:	b016      	add	sp, #88	@ 0x58
 8009fe8:	bd70      	pop	{r4, r5, r6, pc}
 8009fea:	466a      	mov	r2, sp
 8009fec:	f000 f848 	bl	800a080 <_fstat_r>
 8009ff0:	2800      	cmp	r0, #0
 8009ff2:	dbec      	blt.n	8009fce <__swhatbuf_r+0x12>
 8009ff4:	9901      	ldr	r1, [sp, #4]
 8009ff6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ffa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ffe:	4259      	negs	r1, r3
 800a000:	4159      	adcs	r1, r3
 800a002:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a006:	e7eb      	b.n	8009fe0 <__swhatbuf_r+0x24>

0800a008 <__smakebuf_r>:
 800a008:	898b      	ldrh	r3, [r1, #12]
 800a00a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a00c:	079d      	lsls	r5, r3, #30
 800a00e:	4606      	mov	r6, r0
 800a010:	460c      	mov	r4, r1
 800a012:	d507      	bpl.n	800a024 <__smakebuf_r+0x1c>
 800a014:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a018:	6023      	str	r3, [r4, #0]
 800a01a:	6123      	str	r3, [r4, #16]
 800a01c:	2301      	movs	r3, #1
 800a01e:	6163      	str	r3, [r4, #20]
 800a020:	b003      	add	sp, #12
 800a022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a024:	ab01      	add	r3, sp, #4
 800a026:	466a      	mov	r2, sp
 800a028:	f7ff ffc8 	bl	8009fbc <__swhatbuf_r>
 800a02c:	9f00      	ldr	r7, [sp, #0]
 800a02e:	4605      	mov	r5, r0
 800a030:	4639      	mov	r1, r7
 800a032:	4630      	mov	r0, r6
 800a034:	f7fd fbb8 	bl	80077a8 <_malloc_r>
 800a038:	b948      	cbnz	r0, 800a04e <__smakebuf_r+0x46>
 800a03a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a03e:	059a      	lsls	r2, r3, #22
 800a040:	d4ee      	bmi.n	800a020 <__smakebuf_r+0x18>
 800a042:	f023 0303 	bic.w	r3, r3, #3
 800a046:	f043 0302 	orr.w	r3, r3, #2
 800a04a:	81a3      	strh	r3, [r4, #12]
 800a04c:	e7e2      	b.n	800a014 <__smakebuf_r+0xc>
 800a04e:	89a3      	ldrh	r3, [r4, #12]
 800a050:	6020      	str	r0, [r4, #0]
 800a052:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a056:	81a3      	strh	r3, [r4, #12]
 800a058:	9b01      	ldr	r3, [sp, #4]
 800a05a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a05e:	b15b      	cbz	r3, 800a078 <__smakebuf_r+0x70>
 800a060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a064:	4630      	mov	r0, r6
 800a066:	f000 f81d 	bl	800a0a4 <_isatty_r>
 800a06a:	b128      	cbz	r0, 800a078 <__smakebuf_r+0x70>
 800a06c:	89a3      	ldrh	r3, [r4, #12]
 800a06e:	f023 0303 	bic.w	r3, r3, #3
 800a072:	f043 0301 	orr.w	r3, r3, #1
 800a076:	81a3      	strh	r3, [r4, #12]
 800a078:	89a3      	ldrh	r3, [r4, #12]
 800a07a:	431d      	orrs	r5, r3
 800a07c:	81a5      	strh	r5, [r4, #12]
 800a07e:	e7cf      	b.n	800a020 <__smakebuf_r+0x18>

0800a080 <_fstat_r>:
 800a080:	b538      	push	{r3, r4, r5, lr}
 800a082:	4d07      	ldr	r5, [pc, #28]	@ (800a0a0 <_fstat_r+0x20>)
 800a084:	2300      	movs	r3, #0
 800a086:	4604      	mov	r4, r0
 800a088:	4608      	mov	r0, r1
 800a08a:	4611      	mov	r1, r2
 800a08c:	602b      	str	r3, [r5, #0]
 800a08e:	f7f7 fb32 	bl	80016f6 <_fstat>
 800a092:	1c43      	adds	r3, r0, #1
 800a094:	d102      	bne.n	800a09c <_fstat_r+0x1c>
 800a096:	682b      	ldr	r3, [r5, #0]
 800a098:	b103      	cbz	r3, 800a09c <_fstat_r+0x1c>
 800a09a:	6023      	str	r3, [r4, #0]
 800a09c:	bd38      	pop	{r3, r4, r5, pc}
 800a09e:	bf00      	nop
 800a0a0:	20000478 	.word	0x20000478

0800a0a4 <_isatty_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	4d06      	ldr	r5, [pc, #24]	@ (800a0c0 <_isatty_r+0x1c>)
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	4608      	mov	r0, r1
 800a0ae:	602b      	str	r3, [r5, #0]
 800a0b0:	f7f7 fb31 	bl	8001716 <_isatty>
 800a0b4:	1c43      	adds	r3, r0, #1
 800a0b6:	d102      	bne.n	800a0be <_isatty_r+0x1a>
 800a0b8:	682b      	ldr	r3, [r5, #0]
 800a0ba:	b103      	cbz	r3, 800a0be <_isatty_r+0x1a>
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	bd38      	pop	{r3, r4, r5, pc}
 800a0c0:	20000478 	.word	0x20000478

0800a0c4 <sqrt>:
 800a0c4:	b538      	push	{r3, r4, r5, lr}
 800a0c6:	ed2d 8b02 	vpush	{d8}
 800a0ca:	ec55 4b10 	vmov	r4, r5, d0
 800a0ce:	f000 f825 	bl	800a11c <__ieee754_sqrt>
 800a0d2:	4622      	mov	r2, r4
 800a0d4:	462b      	mov	r3, r5
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	4629      	mov	r1, r5
 800a0da:	eeb0 8a40 	vmov.f32	s16, s0
 800a0de:	eef0 8a60 	vmov.f32	s17, s1
 800a0e2:	f7f6 fd23 	bl	8000b2c <__aeabi_dcmpun>
 800a0e6:	b990      	cbnz	r0, 800a10e <sqrt+0x4a>
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	4629      	mov	r1, r5
 800a0f0:	f7f6 fcf4 	bl	8000adc <__aeabi_dcmplt>
 800a0f4:	b158      	cbz	r0, 800a10e <sqrt+0x4a>
 800a0f6:	f7fc fc61 	bl	80069bc <__errno>
 800a0fa:	2321      	movs	r3, #33	@ 0x21
 800a0fc:	6003      	str	r3, [r0, #0]
 800a0fe:	2200      	movs	r2, #0
 800a100:	2300      	movs	r3, #0
 800a102:	4610      	mov	r0, r2
 800a104:	4619      	mov	r1, r3
 800a106:	f7f6 fba1 	bl	800084c <__aeabi_ddiv>
 800a10a:	ec41 0b18 	vmov	d8, r0, r1
 800a10e:	eeb0 0a48 	vmov.f32	s0, s16
 800a112:	eef0 0a68 	vmov.f32	s1, s17
 800a116:	ecbd 8b02 	vpop	{d8}
 800a11a:	bd38      	pop	{r3, r4, r5, pc}

0800a11c <__ieee754_sqrt>:
 800a11c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a120:	4a68      	ldr	r2, [pc, #416]	@ (800a2c4 <__ieee754_sqrt+0x1a8>)
 800a122:	ec55 4b10 	vmov	r4, r5, d0
 800a126:	43aa      	bics	r2, r5
 800a128:	462b      	mov	r3, r5
 800a12a:	4621      	mov	r1, r4
 800a12c:	d110      	bne.n	800a150 <__ieee754_sqrt+0x34>
 800a12e:	4622      	mov	r2, r4
 800a130:	4620      	mov	r0, r4
 800a132:	4629      	mov	r1, r5
 800a134:	f7f6 fa60 	bl	80005f8 <__aeabi_dmul>
 800a138:	4602      	mov	r2, r0
 800a13a:	460b      	mov	r3, r1
 800a13c:	4620      	mov	r0, r4
 800a13e:	4629      	mov	r1, r5
 800a140:	f7f6 f8a4 	bl	800028c <__adddf3>
 800a144:	4604      	mov	r4, r0
 800a146:	460d      	mov	r5, r1
 800a148:	ec45 4b10 	vmov	d0, r4, r5
 800a14c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a150:	2d00      	cmp	r5, #0
 800a152:	dc0e      	bgt.n	800a172 <__ieee754_sqrt+0x56>
 800a154:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a158:	4322      	orrs	r2, r4
 800a15a:	d0f5      	beq.n	800a148 <__ieee754_sqrt+0x2c>
 800a15c:	b19d      	cbz	r5, 800a186 <__ieee754_sqrt+0x6a>
 800a15e:	4622      	mov	r2, r4
 800a160:	4620      	mov	r0, r4
 800a162:	4629      	mov	r1, r5
 800a164:	f7f6 f890 	bl	8000288 <__aeabi_dsub>
 800a168:	4602      	mov	r2, r0
 800a16a:	460b      	mov	r3, r1
 800a16c:	f7f6 fb6e 	bl	800084c <__aeabi_ddiv>
 800a170:	e7e8      	b.n	800a144 <__ieee754_sqrt+0x28>
 800a172:	152a      	asrs	r2, r5, #20
 800a174:	d115      	bne.n	800a1a2 <__ieee754_sqrt+0x86>
 800a176:	2000      	movs	r0, #0
 800a178:	e009      	b.n	800a18e <__ieee754_sqrt+0x72>
 800a17a:	0acb      	lsrs	r3, r1, #11
 800a17c:	3a15      	subs	r2, #21
 800a17e:	0549      	lsls	r1, r1, #21
 800a180:	2b00      	cmp	r3, #0
 800a182:	d0fa      	beq.n	800a17a <__ieee754_sqrt+0x5e>
 800a184:	e7f7      	b.n	800a176 <__ieee754_sqrt+0x5a>
 800a186:	462a      	mov	r2, r5
 800a188:	e7fa      	b.n	800a180 <__ieee754_sqrt+0x64>
 800a18a:	005b      	lsls	r3, r3, #1
 800a18c:	3001      	adds	r0, #1
 800a18e:	02dc      	lsls	r4, r3, #11
 800a190:	d5fb      	bpl.n	800a18a <__ieee754_sqrt+0x6e>
 800a192:	1e44      	subs	r4, r0, #1
 800a194:	1b12      	subs	r2, r2, r4
 800a196:	f1c0 0420 	rsb	r4, r0, #32
 800a19a:	fa21 f404 	lsr.w	r4, r1, r4
 800a19e:	4323      	orrs	r3, r4
 800a1a0:	4081      	lsls	r1, r0
 800a1a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1a6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a1aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1ae:	07d2      	lsls	r2, r2, #31
 800a1b0:	bf5c      	itt	pl
 800a1b2:	005b      	lslpl	r3, r3, #1
 800a1b4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a1b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a1bc:	bf58      	it	pl
 800a1be:	0049      	lslpl	r1, r1, #1
 800a1c0:	2600      	movs	r6, #0
 800a1c2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a1c6:	106d      	asrs	r5, r5, #1
 800a1c8:	0049      	lsls	r1, r1, #1
 800a1ca:	2016      	movs	r0, #22
 800a1cc:	4632      	mov	r2, r6
 800a1ce:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a1d2:	1917      	adds	r7, r2, r4
 800a1d4:	429f      	cmp	r7, r3
 800a1d6:	bfde      	ittt	le
 800a1d8:	193a      	addle	r2, r7, r4
 800a1da:	1bdb      	suble	r3, r3, r7
 800a1dc:	1936      	addle	r6, r6, r4
 800a1de:	0fcf      	lsrs	r7, r1, #31
 800a1e0:	3801      	subs	r0, #1
 800a1e2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800a1e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a1ea:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a1ee:	d1f0      	bne.n	800a1d2 <__ieee754_sqrt+0xb6>
 800a1f0:	4604      	mov	r4, r0
 800a1f2:	2720      	movs	r7, #32
 800a1f4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	eb00 0e0c 	add.w	lr, r0, ip
 800a1fe:	db02      	blt.n	800a206 <__ieee754_sqrt+0xea>
 800a200:	d113      	bne.n	800a22a <__ieee754_sqrt+0x10e>
 800a202:	458e      	cmp	lr, r1
 800a204:	d811      	bhi.n	800a22a <__ieee754_sqrt+0x10e>
 800a206:	f1be 0f00 	cmp.w	lr, #0
 800a20a:	eb0e 000c 	add.w	r0, lr, ip
 800a20e:	da42      	bge.n	800a296 <__ieee754_sqrt+0x17a>
 800a210:	2800      	cmp	r0, #0
 800a212:	db40      	blt.n	800a296 <__ieee754_sqrt+0x17a>
 800a214:	f102 0801 	add.w	r8, r2, #1
 800a218:	1a9b      	subs	r3, r3, r2
 800a21a:	458e      	cmp	lr, r1
 800a21c:	bf88      	it	hi
 800a21e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a222:	eba1 010e 	sub.w	r1, r1, lr
 800a226:	4464      	add	r4, ip
 800a228:	4642      	mov	r2, r8
 800a22a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a22e:	3f01      	subs	r7, #1
 800a230:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a234:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a238:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a23c:	d1dc      	bne.n	800a1f8 <__ieee754_sqrt+0xdc>
 800a23e:	4319      	orrs	r1, r3
 800a240:	d01b      	beq.n	800a27a <__ieee754_sqrt+0x15e>
 800a242:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a2c8 <__ieee754_sqrt+0x1ac>
 800a246:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a2cc <__ieee754_sqrt+0x1b0>
 800a24a:	e9da 0100 	ldrd	r0, r1, [sl]
 800a24e:	e9db 2300 	ldrd	r2, r3, [fp]
 800a252:	f7f6 f819 	bl	8000288 <__aeabi_dsub>
 800a256:	e9da 8900 	ldrd	r8, r9, [sl]
 800a25a:	4602      	mov	r2, r0
 800a25c:	460b      	mov	r3, r1
 800a25e:	4640      	mov	r0, r8
 800a260:	4649      	mov	r1, r9
 800a262:	f7f6 fc45 	bl	8000af0 <__aeabi_dcmple>
 800a266:	b140      	cbz	r0, 800a27a <__ieee754_sqrt+0x15e>
 800a268:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a26c:	e9da 0100 	ldrd	r0, r1, [sl]
 800a270:	e9db 2300 	ldrd	r2, r3, [fp]
 800a274:	d111      	bne.n	800a29a <__ieee754_sqrt+0x17e>
 800a276:	3601      	adds	r6, #1
 800a278:	463c      	mov	r4, r7
 800a27a:	1072      	asrs	r2, r6, #1
 800a27c:	0863      	lsrs	r3, r4, #1
 800a27e:	07f1      	lsls	r1, r6, #31
 800a280:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a284:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a288:	bf48      	it	mi
 800a28a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a28e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a292:	4618      	mov	r0, r3
 800a294:	e756      	b.n	800a144 <__ieee754_sqrt+0x28>
 800a296:	4690      	mov	r8, r2
 800a298:	e7be      	b.n	800a218 <__ieee754_sqrt+0xfc>
 800a29a:	f7f5 fff7 	bl	800028c <__adddf3>
 800a29e:	e9da 8900 	ldrd	r8, r9, [sl]
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	460b      	mov	r3, r1
 800a2a6:	4640      	mov	r0, r8
 800a2a8:	4649      	mov	r1, r9
 800a2aa:	f7f6 fc17 	bl	8000adc <__aeabi_dcmplt>
 800a2ae:	b120      	cbz	r0, 800a2ba <__ieee754_sqrt+0x19e>
 800a2b0:	1ca0      	adds	r0, r4, #2
 800a2b2:	bf08      	it	eq
 800a2b4:	3601      	addeq	r6, #1
 800a2b6:	3402      	adds	r4, #2
 800a2b8:	e7df      	b.n	800a27a <__ieee754_sqrt+0x15e>
 800a2ba:	1c63      	adds	r3, r4, #1
 800a2bc:	f023 0401 	bic.w	r4, r3, #1
 800a2c0:	e7db      	b.n	800a27a <__ieee754_sqrt+0x15e>
 800a2c2:	bf00      	nop
 800a2c4:	7ff00000 	.word	0x7ff00000
 800a2c8:	200001e0 	.word	0x200001e0
 800a2cc:	200001d8 	.word	0x200001d8

0800a2d0 <_init>:
 800a2d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2d2:	bf00      	nop
 800a2d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d6:	bc08      	pop	{r3}
 800a2d8:	469e      	mov	lr, r3
 800a2da:	4770      	bx	lr

0800a2dc <_fini>:
 800a2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2de:	bf00      	nop
 800a2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2e2:	bc08      	pop	{r3}
 800a2e4:	469e      	mov	lr, r3
 800a2e6:	4770      	bx	lr
