<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0">
    <channel>
        <title>RISC-V - Tag - Akira&#39;s Blog</title>
        <link>https://akira-uestc.github.io/en/tags/risc-v/</link>
        <description>RISC-V - Tag - Akira&#39;s Blog</description>
        <generator>Hugo -- gohugo.io</generator><language>en</language><managingEditor>akira.uestc@gmail.com (Akira)</managingEditor>
            <webMaster>akira.uestc@gmail.com (Akira)</webMaster><lastBuildDate>Fri, 27 Jun 2025 00:20:03 &#43;0800</lastBuildDate><atom:link href="https://akira-uestc.github.io/en/tags/risc-v/" rel="self" type="application/rss+xml" /><item>
    <title>Trying to Boot Arch Linux RISC-V on QEMU</title>
    <link>https://akira-uestc.github.io/en/posts/%E5%B0%9D%E8%AF%95%E5%9C%A8qemu%E4%B8%8A%E5%90%AF%E5%8A%A8arch-linux-risc-v/</link>
    <pubDate>Fri, 27 Jun 2025 00:20:03 &#43;0800</pubDate><author>
        <name>Akira</name>
    </author><guid>https://akira-uestc.github.io/en/posts/%E5%B0%9D%E8%AF%95%E5%9C%A8qemu%E4%B8%8A%E5%90%AF%E5%8A%A8arch-linux-risc-v/</guid>
    <description><![CDATA[Attempt to run the RISC-V port of Arch Linux on QEMU using the rootfs provided by <a href="https://archriscv.felixc.at/" target="_blank" rel="noopener noreferrer">https://archriscv.felixc.at/</a>]]></description>
</item><item>
    <title>系统调用实现（RISC V）</title>
    <link>https://akira-uestc.github.io/en/posts/%E7%B3%BB%E7%BB%9F%E8%B0%83%E7%94%A8%E5%AE%9E%E7%8E%B0risc-v/</link>
    <pubDate>Thu, 20 Feb 2025 01:15:04 &#43;0800</pubDate><author>
        <name>Akira</name>
    </author><guid>https://akira-uestc.github.io/en/posts/%E7%B3%BB%E7%BB%9F%E8%B0%83%E7%94%A8%E5%AE%9E%E7%8E%B0risc-v/</guid>
    <description><![CDATA[分析了rCore的系统调用实现]]></description>
</item><item>
    <title>RISC-V Interrupt and Exception Mechanism</title>
    <link>https://akira-uestc.github.io/en/posts/risc-v%E7%9A%84%E4%B8%AD%E6%96%AD%E5%92%8C%E5%BC%82%E5%B8%B8%E6%9C%BA%E5%88%B6/</link>
    <pubDate>Wed, 19 Feb 2025 10:15:05 &#43;0800</pubDate><author>
        <name>Akira</name>
    </author><guid>https://akira-uestc.github.io/en/posts/risc-v%E7%9A%84%E4%B8%AD%E6%96%AD%E5%92%8C%E5%BC%82%E5%B8%B8%E6%9C%BA%E5%88%B6/</guid>
    <description><![CDATA[Analyzes the interrupt and exception mechanism of RISC-V, including privilege modes, exception and interrupt types, control and status registers, and the handling process.]]></description>
</item></channel>
</rss>
