module UpDownCounter (
    input wire clk,
    input wire rst_n,           
    input wire dir,             
    output reg [3:0] q
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        q <= 4'd0;
    else if (dir)
        q <= q + 1;
    else
        q <= q - 1;
end

endmodule
