
*** Running vivado
    with args -log system_mean_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_1.tcl -notrace
Command: synth_design -top system_mean_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 449.297 ; gain = 96.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_1' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/synth/system_mean_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:303]
INFO: [Synth 8-6157] synthesizing module 'mean_AXILiteS_s_axi' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CONSTANT_V_DATA_0 bound to: 5'b10000 
	Parameter ADDR_CONSTANT_V_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean_AXILiteS_s_axi.v:165]
INFO: [Synth 8-6155] done synthesizing module 'mean_AXILiteS_s_axi' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mean' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_1' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/synth/system_mean_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 503.945 ; gain = 151.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 503.945 ; gain = 151.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 503.945 ; gain = 151.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 870.707 ; gain = 1.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 870.707 ; gain = 517.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 870.707 ; gain = 517.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 870.707 ; gain = 517.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mean_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mean_AXILiteS_s_axi'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element constant_V_0_data_reg_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:910]
WARNING: [Synth 8-6014] Unused sequential element constant_V_read_reg_140_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:916]
WARNING: [Synth 8-6014] Unused sequential element in_data_data_V_tmp_reg_145_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:917]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mean_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mean_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 870.707 ; gain = 517.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mean_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mean 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/f625/hdl/verilog/mean.v:1519]
DSP Report: Generating DSP out_data_data_V_tmp_fu_135_p2, operation Mode is: A2*B''.
DSP Report: register A is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: register A is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: register B is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: operator out_data_data_V_tmp_fu_135_p2 is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: operator out_data_data_V_tmp_fu_135_p2 is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: Generating DSP out_data_data_V_tmp_fu_135_p2, operation Mode is: A2*B''.
DSP Report: register A is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: register B is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: register B is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: operator out_data_data_V_tmp_fu_135_p2 is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: operator out_data_data_V_tmp_fu_135_p2 is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: Generating DSP out_data_data_V_tmp_fu_135_p2, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register A is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: register B is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: register B is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: operator out_data_data_V_tmp_fu_135_p2 is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
DSP Report: operator out_data_data_V_tmp_fu_135_p2 is absorbed into DSP out_data_data_V_tmp_fu_135_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 870.707 ; gain = 517.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mean        | A2*B''           | 15     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mean        | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mean        | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:02:02 . Memory (MB): peak = 896.258 ; gain = 543.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:03 . Memory (MB): peak = 897.750 ; gain = 544.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:02:04 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     3|
|3     |LUT1    |     1|
|4     |LUT2    |    19|
|5     |LUT3    |   149|
|6     |LUT4    |    20|
|7     |LUT5    |    32|
|8     |LUT6    |    15|
|9     |FDRE    |   321|
|10    |FDSE    |     3|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |   567|
|2     |  inst                    |mean                |   567|
|3     |    mean_AXILiteS_s_axi_U |mean_AXILiteS_s_axi |   119|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:02:08 . Memory (MB): peak = 910.457 ; gain = 557.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:34 . Memory (MB): peak = 910.457 ; gain = 190.770
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:09 . Memory (MB): peak = 910.457 ; gain = 557.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:16 . Memory (MB): peak = 910.457 ; gain = 569.004
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/system_mean_0_1.dcp' has been generated.
