{
  "Top": "nqueens",
  "RtlTop": "nqueens",
  "RtlPrefix": "",
  "RtlSubPrefix": "nqueens_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "taskIn": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<nqueens_args, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "taskIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "taskOut": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<nqueens_args, 0>&",
      "srcSize": "256",
      "hwRefs": [{
          "type": "interface",
          "interface": "taskOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "argOut": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<unsigned long, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "argOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "closureIn": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<unsigned long, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "closureIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mallocIn": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<unsigned long, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "mallocIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mem": {
      "index": "5",
      "direction": "inout",
      "srcType": "void*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mem_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mem_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nqueens"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "11 ~ 4093142",
    "Latency": "10"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nqueens",
    "Version": "1.0",
    "DisplayName": "Nqueens",
    "Revision": "2113760469",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nqueens_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/nqueens.cpp",
      "..\/..\/descriptors.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/nqueens_bs_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nqueens_control_s_axi.vhd",
      "impl\/vhdl\/nqueens_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/nqueens_gmem_m_axi.vhd",
      "impl\/vhdl\/nqueens_l_a_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nqueens_l_bs_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nqueens_nqueens_Pipeline_VITIS_LOOP_18_2.vhd",
      "impl\/vhdl\/nqueens_nqueens_Pipeline_VITIS_LOOP_84_1.vhd",
      "impl\/vhdl\/nqueens_nqueens_Pipeline_VITIS_LOOP_94_2.vhd",
      "impl\/vhdl\/nqueens_nqueens_Pipeline_VITIS_LOOP_102_4.vhd",
      "impl\/vhdl\/nqueens_nqueens_Pipeline_VITIS_LOOP_113_6.vhd",
      "impl\/vhdl\/nqueens_nqueens_Pipeline_VITIS_LOOP_142_8.vhd",
      "impl\/vhdl\/nqueens_regslice_both.vhd",
      "impl\/vhdl\/nqueens_spawn_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/nqueens.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nqueens_bs_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nqueens_control_s_axi.v",
      "impl\/verilog\/nqueens_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/nqueens_gmem_m_axi.v",
      "impl\/verilog\/nqueens_l_a_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nqueens_l_bs_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nqueens_nqueens_Pipeline_VITIS_LOOP_18_2.v",
      "impl\/verilog\/nqueens_nqueens_Pipeline_VITIS_LOOP_84_1.v",
      "impl\/verilog\/nqueens_nqueens_Pipeline_VITIS_LOOP_94_2.v",
      "impl\/verilog\/nqueens_nqueens_Pipeline_VITIS_LOOP_102_4.v",
      "impl\/verilog\/nqueens_nqueens_Pipeline_VITIS_LOOP_113_6.v",
      "impl\/verilog\/nqueens_nqueens_Pipeline_VITIS_LOOP_142_8.v",
      "impl\/verilog\/nqueens_regslice_both.v",
      "impl\/verilog\/nqueens_spawn_RAM_AUTO_1R1W.v",
      "impl\/verilog\/nqueens.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/nqueens_v1_0\/data\/nqueens.mdd",
      "impl\/misc\/drivers\/nqueens_v1_0\/data\/nqueens.tcl",
      "impl\/misc\/drivers\/nqueens_v1_0\/data\/nqueens.yaml",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/xnqueens.c",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/xnqueens.h",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/xnqueens_hw.h",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/xnqueens_linux.c",
      "impl\/misc\/drivers\/nqueens_v1_0\/src\/xnqueens_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/nqueens.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "mem_1",
          "access": "W",
          "description": "Data signal of mem",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mem",
              "access": "W",
              "description": "Bit 31 to 0 of mem"
            }]
        },
        {
          "offset": "0x14",
          "name": "mem_2",
          "access": "W",
          "description": "Data signal of mem",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mem",
              "access": "W",
              "description": "Bit 63 to 32 of mem"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "mem"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:taskIn:taskOut:argOut:closureIn:mallocIn",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "mem"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "64",
          "argName": "mem"
        }
      ]
    },
    "taskIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "256",
      "portPrefix": "taskIn_",
      "ports": [
        "taskIn_TDATA",
        "taskIn_TREADY",
        "taskIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "taskIn"
        }]
    },
    "taskOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "256",
      "portPrefix": "taskOut_",
      "ports": [
        "taskOut_TDATA",
        "taskOut_TREADY",
        "taskOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "taskOut"
        }]
    },
    "argOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "argOut_",
      "ports": [
        "argOut_TDATA",
        "argOut_TREADY",
        "argOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "argOut"
        }]
    },
    "closureIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "closureIn_",
      "ports": [
        "closureIn_TDATA",
        "closureIn_TREADY",
        "closureIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "closureIn"
        }]
    },
    "mallocIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "mallocIn_",
      "ports": [
        "mallocIn_TDATA",
        "mallocIn_TREADY",
        "mallocIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "mallocIn"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "taskIn_TDATA": {
      "dir": "in",
      "width": "256"
    },
    "taskIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "taskIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "taskOut_TDATA": {
      "dir": "out",
      "width": "256"
    },
    "taskOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "taskOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "argOut_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "argOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "argOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "closureIn_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "closureIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "closureIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "mallocIn_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "mallocIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "mallocIn_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "nqueens",
      "BindInstances": "spawn_U bs_U l_bs_U l_a_U icmp_ln72_fu_617_p2 icmp_ln84_fu_643_p2 add_ln105_fu_654_p2 icmp_ln98_fu_676_p2 add_ln98_fu_681_p2 add_ln105_1_fu_692_p2 shl_ln105_fu_731_p2 shl_ln105_2_fu_748_p2 i_4_fu_764_p2 icmp_ln110_fu_782_p2 i_7_fu_787_p2 add_ln116_fu_806_p2 arg_j_fu_816_p2 icmp_ln119_fu_846_p2 add_ln119_fu_851_p2 icmp_ln18_fu_937_p2 add_ln18_fu_942_p2 add_ln17_fu_952_p2 icmp_ln18_1_fu_962_p2 cond_fu_967_p2 add_ln15_fu_973_p2 spawn_count_1_fu_987_p2 icmp_ln126_fu_873_p2 add_ln137_fu_879_p2 shl_ln137_fu_1004_p2 shl_ln137_2_fu_1021_p2 add_ln137_1_fu_1037_p2 shl_ln137_3_fu_1063_p2 shl_ln137_5_fu_1080_p2 add_ln137_2_fu_1095_p2 shl_ln137_6_fu_1121_p2 add_ln137_3_fu_1137_p2 shl_ln137_7_fu_1159_p2 add_ln137_4_fu_1175_p2 shl_ln137_8_fu_1197_p2 add_ln157_fu_919_p2 shl_ln157_fu_1226_p2 add_ln75_fu_623_p2 shl_ln75_fu_1245_p2 shl_ln75_2_fu_1262_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "nqueens_Pipeline_VITIS_LOOP_84_1",
          "InstanceName": "grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485",
          "BindInstances": "icmp_ln84_fu_116_p2 add_ln84_fu_122_p2 shl_ln85_fu_160_p2"
        },
        {
          "ModuleName": "nqueens_Pipeline_VITIS_LOOP_94_2",
          "InstanceName": "grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495",
          "BindInstances": "icmp_ln94_fu_127_p2 add_ln94_fu_133_p2 lshr_ln95_fu_195_p2"
        },
        {
          "ModuleName": "nqueens_Pipeline_VITIS_LOOP_102_4",
          "InstanceName": "grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505",
          "BindInstances": "icmp_ln102_fu_132_p2 add_ln102_fu_138_p2 shl_ln103_fu_187_p2 shl_ln103_2_fu_204_p2"
        },
        {
          "ModuleName": "nqueens_Pipeline_VITIS_LOOP_113_6",
          "InstanceName": "grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516",
          "BindInstances": "icmp_ln113_fu_89_p2 add_ln113_fu_95_p2 add_ln114_fu_106_p2"
        },
        {
          "ModuleName": "nqueens_Pipeline_VITIS_LOOP_18_2",
          "InstanceName": "grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524",
          "BindInstances": "icmp_ln18_fu_139_p2 add_ln20_fu_149_p2 icmp_ln21_fu_163_p2 add_ln18_fu_168_p2 sub_ln21_fu_177_p2 sub_ln21_1_fu_186_p2 icmp_ln21_1_fu_191_p2 add_ln21_fu_197_p2 icmp_ln21_2_fu_202_p2 or_ln21_fu_208_p2"
        },
        {
          "ModuleName": "nqueens_Pipeline_VITIS_LOOP_142_8",
          "InstanceName": "grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537",
          "BindInstances": "icmp_ln142_fu_145_p2 add_ln142_fu_151_p2 arg_ret_addr_fu_187_p2"
        }
      ]
    },
    "Info": {
      "nqueens_Pipeline_VITIS_LOOP_84_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nqueens_Pipeline_VITIS_LOOP_94_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nqueens_Pipeline_VITIS_LOOP_102_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nqueens_Pipeline_VITIS_LOOP_113_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nqueens_Pipeline_VITIS_LOOP_18_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nqueens_Pipeline_VITIS_LOOP_142_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nqueens": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "nqueens_Pipeline_VITIS_LOOP_84_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "135",
          "LatencyWorst": "263",
          "PipelineIIMin": "1",
          "PipelineIIMax": "256",
          "PipelineII": "1 ~ 256",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "261",
            "Latency": "0 ~ 261",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "100",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "nqueens_Pipeline_VITIS_LOOP_94_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "138",
          "LatencyWorst": "266",
          "PipelineIIMin": "1",
          "PipelineIIMax": "256",
          "PipelineII": "1 ~ 256",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_94_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "264",
            "Latency": "0 ~ 264",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "287",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "459",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "nqueens_Pipeline_VITIS_LOOP_102_4": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "39",
          "PipelineIIMin": "1",
          "PipelineIIMax": "32",
          "PipelineII": "1 ~ 32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_102_4",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "37",
            "Latency": "0 ~ 37",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "156",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "422",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "nqueens_Pipeline_VITIS_LOOP_113_6": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "33",
          "PipelineIIMin": "1",
          "PipelineIIMax": "32",
          "PipelineII": "1 ~ 32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.481"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_6",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "31",
            "Latency": "0 ~ 31",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "nqueens_Pipeline_VITIS_LOOP_18_2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "258",
          "LatencyWorst": "512",
          "PipelineIIMin": "2",
          "PipelineIIMax": "510",
          "PipelineII": "2 ~ 510",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.258"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "510",
            "Latency": "2 ~ 510",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "48",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "254",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "nqueens_Pipeline_VITIS_LOOP_142_8": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "34",
          "PipelineIIMin": "1",
          "PipelineIIMax": "32",
          "PipelineII": "1 ~ 32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.847"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_142_8",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "32",
            "Latency": "0 ~ 32",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "148",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "nqueens": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "",
          "LatencyWorst": "4093141",
          "PipelineIIMin": "11",
          "PipelineIIMax": "4093142",
          "PipelineII": "11 ~ 4093142",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_98_3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "12240",
            "Latency": "0 ~ 12240",
            "PipelineII": "",
            "PipelineDepthMin": "11",
            "PipelineDepthMax": "48",
            "PipelineDepth": "11 ~ 48"
          },
          {
            "Name": "VITIS_LOOP_110_5",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1116",
            "Latency": "0 ~ 1116",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "36",
            "PipelineDepth": "5 ~ 36"
          },
          {
            "Name": "VITIS_LOOP_119_7",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "4079197",
            "Latency": "0 ~ 4079197",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "131587",
            "PipelineDepth": "3 ~ 131587",
            "Loops": [{
                "Name": "VITIS_LOOP_15_1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "131583",
                "Latency": "0 ~ 131583",
                "PipelineII": "",
                "PipelineDepthMin": "3",
                "PipelineDepthMax": "516",
                "PipelineDepth": "3 ~ 516"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "3546",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5534",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-02 16:09:04 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
