sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    NIKELLANJILO
Date:        Fri Mar 11 20:39:20 2016
Version:     J-2015.03M-3

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log build_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.

log file: "C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr"

Running: synthesis_1 in foreground



Running build_syn|synthesis_1


Running: compile (Compile) on build_syn|synthesis_1


Running: compile_flow (Compile Process) on build_syn|synthesis_1


Running: identify_db_generator (Identify Database Generator) on build_syn|synthesis_1

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synlog\build_identify_db_generator.srr to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.srr


identify_db_generator Completed with warnings
Return Code: 1
Run Time:0h:00m:01s


Running: identify_compile (Identify Compile) on build_syn|synthesis_1


identify_compile Completed
Return Code: 0
Run Time:0h:00m:07s


Running: compiler (Compile Input) on build_syn|synthesis_1

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_comp.srs to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on build_syn|synthesis_1

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_comp.srs to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_mult.srs to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs

Complete: Compile Process on build_syn|synthesis_1


Running: premap (Pre-mapping) on build_syn|synthesis_1

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.sap to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_s.sap

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.fse to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:10s

Complete: Compile on build_syn|synthesis_1


Running: map (Map) on build_syn|synthesis_1


Running: fpga_mapper (Map & Optimize) on build_syn|synthesis_1

Copied C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_m.srm to C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:10s

Complete: Map on build_syn|synthesis_1

Complete: Logic Synthesis on build_syn|synthesis_1

TCL script complete: "build_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

