

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_lpwr_1_lpwr_2'
================================================================
* Date:           Fri Feb 21 05:31:03 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.517 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr_1_lpwr_2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten163 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten163"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body157"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten163_load = load i13 %indvar_flatten163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 13 'load' 'indvar_flatten163_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%icmp_ln52 = icmp_eq  i13 %indvar_flatten163_load, i13 4096" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 15 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%add_ln52_1 = add i13 %indvar_flatten163_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 16 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc174, void %for.end176.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 17 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln52 = add i7 %i_load, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 20 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln53 = icmp_eq  i7 %j_load, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 21 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 22 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i7 %add_ln52, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52]   --->   Operation 23 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i7 %select_ln52_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 24 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln55, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %select_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 26 'zext' 'zext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.74ns)   --->   "%add_ln55 = add i12 %tmp_s, i12 %zext_ln55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 27 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i12 %add_ln55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 28 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_D_out_addr = getelementptr i32 %buff_D_out, i64 0, i64 %zext_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 29 'getelementptr' 'buff_D_out_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.59ns)   --->   "%icmp_ln54 = icmp_ugt  i7 %select_ln52, i7 %select_ln52_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:54]   --->   Operation 30 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (1.64ns)   --->   "%buff_D_out_load = load i12 %buff_D_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 31 'load' 'buff_D_out_load' <Predicate = (!icmp_ln52)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln53 = add i7 %select_ln52, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 32 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln53 = store i13 %add_ln52_1, i13 %indvar_flatten163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 33 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln53 = store i7 %select_ln52_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 34 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln53 = store i7 %add_ln53, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 35 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lpwr_1_lpwr_2_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%D_out_addr = getelementptr i32 %D_out, i64 0, i64 %zext_ln55_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 39 'getelementptr' 'D_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:5]   --->   Operation 40 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.64ns)   --->   "%buff_D_out_load = load i12 %buff_D_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 41 'load' 'buff_D_out_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %buff_D_out_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55]   --->   Operation 42 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.22ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i32 0, i32 %bitcast_ln55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:54]   --->   Operation 43 'select' 'select_ln54' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.64ns)   --->   "%store_ln54 = store i32 %select_ln54, i12 %D_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:54]   --->   Operation 44 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body157" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:53]   --->   Operation 45 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52) [20]  (0.706 ns)
	'select' operation ('select_ln52_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:52) [25]  (0.308 ns)
	'add' operation ('add_ln55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55) [30]  (0.745 ns)
	'getelementptr' operation ('buff_D_out_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55) [33]  (0 ns)
	'load' operation ('buff_D_out_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55) on array 'buff_D_out' [36]  (1.65 ns)

 <State 2>: 3.52ns
The critical path consists of the following:
	'load' operation ('buff_D_out_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:55) on array 'buff_D_out' [36]  (1.65 ns)
	'select' operation ('select_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:54) [38]  (0.227 ns)
	'store' operation ('store_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:54) of variable 'select_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/syr2k/syr2k.c:54 on array 'D_out' [39]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
