-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	0    :   11100011101000000010000001001011;
	1    :   11100000010011110000000000001111;
	2    :   11100010100000100011000000001010;
	3    :   11100011101000000100000001010101;
	4    :   11100001010100110000000000000100;
	5    :   00001000000000000000000000000111;
	6    :   11100010000000100000000000001010;
	7    :   11100011101000000000000001100100;
	8    :   00001010000000000000000000001100;
	9    :   11100000010100111000000000000100;
	10   :   10101010000000000000000000000000;
	11   :   11100010100000000101000000000000;
	12   :   11100000010101111000000000000010;
	13   :   10110010100001010111000000000001;
	14   :   11100000010001110111000000000010;
	15   :   11100101100000110111000001010100;
	16   :   11100101100100000010000001100000;
	17   :   11100000100011111111000000000000;
	18   :   11100010100000000010000000001110;
	19   :   11101010000000000000000000000001;
	20   :   11100010100000000010000000001101;
	21   :   11100010100000000010000000001010;
	22   :   11100101100000000010000001100100;
	[23..255]  :   00000000000000000000000000000000;
END;
