

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:37:44 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_17 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.182 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     320|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|     120|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     204|    -|
|Register         |        -|     -|     188|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     188|     644|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U51  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U52  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_4_2_32_1_1_U53        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U54        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_64_1_1_U55        |mux_4_2_64_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_64_1_1_U56        |mux_4_2_64_1_1        |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0| 120|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_374_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_358_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln40_2_fu_459_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_424_p2       |         +|   0|  0|  71|          64|          64|
    |empty_fu_280_p2          |         -|   0|  0|  10|           2|           3|
    |ap_condition_149         |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_fu_258_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln40_1_fu_306_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_2_fu_314_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_3_fu_322_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln40_fu_298_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 320|         148|         269|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |arr_1_address0           |  14|          3|    2|          6|
    |arr_1_address1           |  14|          3|    2|          6|
    |arr_1_d0                 |  14|          3|   64|        192|
    |arr_2_address0           |  14|          3|    2|          6|
    |arr_2_address1           |  14|          3|    2|          6|
    |arr_2_d0                 |  14|          3|   64|        192|
    |arr_3_address0           |  14|          3|    2|          6|
    |arr_3_address1           |  14|          3|    2|          6|
    |arr_3_d0                 |  14|          3|   64|        192|
    |arr_address0             |  14|          3|    2|          6|
    |arr_address1             |  14|          3|    2|          6|
    |arr_d0                   |  14|          3|   64|        192|
    |i_2_fu_80                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 204|         44|  282|        836|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |arr_1_addr_1_reg_542                |   2|   0|    2|          0|
    |arr_1_addr_reg_518                  |   1|   0|    2|          1|
    |arr_2_addr_1_reg_548                |   2|   0|    2|          0|
    |arr_2_addr_reg_524                  |   1|   0|    2|          1|
    |arr_3_addr_1_reg_554                |   2|   0|    2|          0|
    |arr_3_addr_reg_530                  |   1|   0|    2|          1|
    |arr_addr_1_reg_536                  |   2|   0|    2|          0|
    |arr_addr_reg_512                    |   1|   0|    2|          1|
    |i_2_fu_80                           |   4|   0|    4|          0|
    |lshr_ln1_reg_507                    |   2|   0|    2|          0|
    |tmp_8_reg_497                       |  32|   0|   32|          0|
    |tmp_8_reg_497_pp0_iter1_reg         |  32|   0|   32|          0|
    |tmp_reg_492                         |   1|   0|    1|          0|
    |tmp_s_reg_502                       |  32|   0|   32|          0|
    |tmp_s_reg_502_pp0_iter1_reg         |  32|   0|   32|          0|
    |trunc_ln34_1_reg_486                |   2|   0|    2|          0|
    |trunc_ln34_1_reg_486_pp0_iter1_reg  |   2|   0|    2|          0|
    |zext_ln40_cast_reg_476              |  32|   0|   63|         31|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 188|   0|  223|         35|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_3_address0          |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce0               |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_we0               |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_d0                |  out|   64|   ap_memory|                                             arr_3|         array|
|arr_3_address1          |  out|    2|   ap_memory|                                             arr_3|         array|
|arr_3_ce1               |  out|    1|   ap_memory|                                             arr_3|         array|
|arr_3_q1                |   in|   64|   ap_memory|                                             arr_3|         array|
|arr_2_address0          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0                |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1                |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0                |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1                |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                  |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                  |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_1_04_reload      |   in|   32|     ap_none|                                arg1_r_1_04_reload|        scalar|
|arg1_r_0_01_reload      |   in|   32|     ap_none|                                arg1_r_0_01_reload|        scalar|
|arg1_r_1_1_011_reload   |   in|   32|     ap_none|                             arg1_r_1_1_011_reload|        scalar|
|arg1_r_0_1_010_reload   |   in|   32|     ap_none|                             arg1_r_0_1_010_reload|        scalar|
|arg1_r_1_2_014_reload   |   in|   32|     ap_none|                             arg1_r_1_2_014_reload|        scalar|
|arg1_r_0_2_013_reload   |   in|   32|     ap_none|                             arg1_r_0_2_013_reload|        scalar|
|arg1_r_3_1_0277_reload  |   in|   32|     ap_none|                            arg1_r_3_1_0277_reload|        scalar|
|arg1_r_3_0_0276_reload  |   in|   32|     ap_none|                            arg1_r_3_0_0276_reload|        scalar|
|zext_ln40               |   in|   32|     ap_none|                                         zext_ln40|        scalar|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 7 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0276_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_0_0276_reload"   --->   Operation 8 'read' 'arg1_r_3_0_0276_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0277_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_0277_reload"   --->   Operation 9 'read' 'arg1_r_3_1_0277_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload"   --->   Operation 10 'read' 'arg1_r_0_2_013_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload"   --->   Operation 11 'read' 'arg1_r_1_2_014_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload"   --->   Operation 12 'read' 'arg1_r_0_1_010_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload"   --->   Operation 13 'read' 'arg1_r_1_1_011_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload"   --->   Operation 14 'read' 'arg1_r_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload"   --->   Operation 15 'read' 'arg1_r_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 16 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [d3.cpp:22]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_ult  i4 %i, i4 9" [d3.cpp:34]   --->   Operation 20 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split" [d3.cpp:34]   --->   Operation 21 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [d3.cpp:34]   --->   Operation 22 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i4 %i" [d3.cpp:34]   --->   Operation 23 'trunc' 'trunc_ln34_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [d3.cpp:22]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%empty = sub i3 2, i3 %trunc_ln34" [d3.cpp:34]   --->   Operation 25 'sub' 'empty' <Predicate = (icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i3 %empty" [d3.cpp:37]   --->   Operation 26 'trunc' 'trunc_ln37' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %empty, i32 2" [d3.cpp:40]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.44ns)   --->   "%select_ln40 = select i1 %tmp_3, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_0_01_reload_read" [d3.cpp:40]   --->   Operation 28 'select' 'select_ln40' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%select_ln40_1 = select i1 %tmp_3, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_0_1_010_reload_read" [d3.cpp:40]   --->   Operation 29 'select' 'select_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.44ns)   --->   "%select_ln40_2 = select i1 %tmp_3, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_0_2_013_reload_read" [d3.cpp:40]   --->   Operation 30 'select' 'select_ln40_2' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.44ns)   --->   "%select_ln40_3 = select i1 %tmp_3, i32 %arg1_r_3_1_0277_reload_read, i32 %arg1_r_3_0_0276_reload_read" [d3.cpp:40]   --->   Operation 31 'select' 'select_ln40_3' <Predicate = (icmp_ln34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.52ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40_3, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 32 'mux' 'tmp_8' <Predicate = (icmp_ln34)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40_3, i32 %select_ln40, i32 %select_ln40_1, i32 %select_ln40_2, i2 %trunc_ln37" [d3.cpp:40]   --->   Operation 33 'mux' 'tmp_s' <Predicate = (icmp_ln34)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i4 %i, i4 1" [d3.cpp:40]   --->   Operation 34 'add' 'add_ln40_1' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln40_1, i32 2, i32 3" [d3.cpp:40]   --->   Operation 35 'partselect' 'lshr_ln1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "%switch_ln40 = switch i2 %trunc_ln34_1, void %arrayidx51.1.case.0, i2 0, void %arrayidx51.1.case.1, i2 1, void %arrayidx51.1.case.2, i2 2, void %arrayidx51.1.case.3" [d3.cpp:40]   --->   Operation 36 'switch' 'switch_ln40' <Predicate = (icmp_ln34)> <Delay = 0.73>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i, i4 2" [d3.cpp:34]   --->   Operation 37 'add' 'add_ln34' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_2" [d3.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 39 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp" [d3.cpp:22]   --->   Operation 40 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 41 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 42 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 43 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 44 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 45 'load' 'arr_load' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 46 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 46 'load' 'arr_1_load' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 47 'load' 'arr_2_load' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 48 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 48 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i2 %lshr_ln1" [d3.cpp:40]   --->   Operation 49 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 50 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 51 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 52 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 53 'getelementptr' 'arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 54 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 55 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 55 'load' 'arr_1_load_1' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 56 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 56 'load' 'arr_2_load_1' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 57 [2/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 57 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.18>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 58 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:22]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 60 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp_8" [d3.cpp:40]   --->   Operation 61 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 62 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_3 : Operation 62 [1/1] (2.69ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 62 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 63 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 64 'load' 'arr_load' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 65 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 65 'load' 'arr_1_load' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 66 'load' 'arr_2_load' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 67 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 67 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 68 [1/1] (0.52ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 68 'mux' 'tmp_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %tmp_9, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 69 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %tmp_s" [d3.cpp:40]   --->   Operation 70 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 71 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2'
ST_3 : Operation 71 [1/1] (2.69ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2" [d3.cpp:40]   --->   Operation 71 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 72 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 73 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 74 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 74 'load' 'arr_1_load_1' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 75 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 75 'load' 'arr_2_load_1' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 76 [1/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 76 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 77 [1/1] (0.52ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_1_load_1, i64 %arr_2_load_1, i64 %arr_3_load_1, i64 %arr_load_1, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 77 'mux' 'tmp_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.08ns)   --->   "%add_ln40_2 = add i64 %tmp_2, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 78 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 79 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 81 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 82 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 83 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 84 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_addr" [d3.cpp:40]   --->   Operation 85 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 87 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 88 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 89 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 90 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_1_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_011_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_1_010_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_014_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_2_013_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_1_0277_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_0_0276_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                         (alloca           ) [ 0100]
zext_ln40_read              (read             ) [ 0000]
arg1_r_3_0_0276_reload_read (read             ) [ 0000]
arg1_r_3_1_0277_reload_read (read             ) [ 0000]
arg1_r_0_2_013_reload_read  (read             ) [ 0000]
arg1_r_1_2_014_reload_read  (read             ) [ 0000]
arg1_r_0_1_010_reload_read  (read             ) [ 0000]
arg1_r_1_1_011_reload_read  (read             ) [ 0000]
arg1_r_0_01_reload_read     (read             ) [ 0000]
arg1_r_1_04_reload_read     (read             ) [ 0000]
zext_ln40_cast              (zext             ) [ 0111]
store_ln0                   (store            ) [ 0000]
br_ln0                      (br               ) [ 0000]
i                           (load             ) [ 0000]
icmp_ln34                   (icmp             ) [ 0110]
br_ln34                     (br               ) [ 0000]
trunc_ln34                  (trunc            ) [ 0000]
trunc_ln34_1                (trunc            ) [ 0111]
tmp                         (bitselect        ) [ 0110]
empty                       (sub              ) [ 0000]
trunc_ln37                  (trunc            ) [ 0000]
tmp_3                       (bitselect        ) [ 0000]
select_ln40                 (select           ) [ 0000]
select_ln40_1               (select           ) [ 0000]
select_ln40_2               (select           ) [ 0000]
select_ln40_3               (select           ) [ 0000]
tmp_8                       (mux              ) [ 0111]
tmp_s                       (mux              ) [ 0111]
add_ln40_1                  (add              ) [ 0000]
lshr_ln1                    (partselect       ) [ 0110]
switch_ln40                 (switch           ) [ 0000]
add_ln34                    (add              ) [ 0000]
store_ln34                  (store            ) [ 0000]
br_ln34                     (br               ) [ 0000]
zext_ln22                   (zext             ) [ 0000]
arr_addr                    (getelementptr    ) [ 0101]
arr_1_addr                  (getelementptr    ) [ 0101]
arr_2_addr                  (getelementptr    ) [ 0101]
arr_3_addr                  (getelementptr    ) [ 0101]
zext_ln40_3                 (zext             ) [ 0000]
arr_addr_1                  (getelementptr    ) [ 0101]
arr_1_addr_1                (getelementptr    ) [ 0101]
arr_2_addr_1                (getelementptr    ) [ 0101]
arr_3_addr_1                (getelementptr    ) [ 0101]
specpipeline_ln36           (specpipeline     ) [ 0000]
speclooptripcount_ln22      (speclooptripcount) [ 0000]
specloopname_ln34           (specloopname     ) [ 0000]
zext_ln40_1                 (zext             ) [ 0000]
mul_ln40_1                  (mul              ) [ 0000]
shl_ln1                     (bitconcatenate   ) [ 0000]
arr_load                    (load             ) [ 0000]
arr_1_load                  (load             ) [ 0000]
arr_2_load                  (load             ) [ 0000]
arr_3_load                  (load             ) [ 0000]
tmp_9                       (mux              ) [ 0000]
add_ln40                    (add              ) [ 0000]
zext_ln40_2                 (zext             ) [ 0000]
mul_ln40                    (mul              ) [ 0000]
shl_ln40_1                  (bitconcatenate   ) [ 0000]
arr_load_1                  (load             ) [ 0000]
arr_1_load_1                (load             ) [ 0000]
arr_2_load_1                (load             ) [ 0000]
arr_3_load_1                (load             ) [ 0000]
tmp_2                       (mux              ) [ 0000]
add_ln40_2                  (add              ) [ 0000]
store_ln40                  (store            ) [ 0000]
store_ln40                  (store            ) [ 0000]
br_ln40                     (br               ) [ 0000]
store_ln40                  (store            ) [ 0000]
store_ln40                  (store            ) [ 0000]
br_ln40                     (br               ) [ 0000]
store_ln40                  (store            ) [ 0000]
store_ln40                  (store            ) [ 0000]
br_ln40                     (br               ) [ 0000]
store_ln40                  (store            ) [ 0000]
store_ln40                  (store            ) [ 0000]
br_ln40                     (br               ) [ 0000]
ret_ln0                     (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_04_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_0_01_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_1_011_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_0_1_010_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_2_014_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_0_2_013_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_3_1_0277_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_1_0277_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_3_0_0276_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0_0276_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="zext_ln40">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln40_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg1_r_3_0_0276_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_0_0276_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg1_r_3_1_0277_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_1_0277_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg1_r_0_2_013_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_2_013_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_1_2_014_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_014_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_0_1_010_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_1_010_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arg1_r_1_1_011_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_011_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_0_01_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="arg1_r_1_04_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_04_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arr_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="arr_1_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arr_2_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="arr_3_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="1"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/2 arr_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/2 arr_1_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="194" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/2 arr_2_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="204" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/2 arr_3_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="arr_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="arr_1_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="arr_2_addr_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="arr_3_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln40_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln40_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln40_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln34_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln34_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln34_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="empty_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln37_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln40_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln40_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln40_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln40_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="0" index="3" bw="32" slack="0"/>
<pin id="335" dir="0" index="4" bw="32" slack="0"/>
<pin id="336" dir="0" index="5" bw="2" slack="0"/>
<pin id="337" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="0" index="5" bw="2" slack="0"/>
<pin id="351" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln40_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lshr_ln1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="3" slack="0"/>
<pin id="369" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln34_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln34_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln22_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln40_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln40_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2"/>
<pin id="401" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="shl_ln1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="63" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_9_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="64" slack="0"/>
<pin id="415" dir="0" index="3" bw="64" slack="0"/>
<pin id="416" dir="0" index="4" bw="64" slack="0"/>
<pin id="417" dir="0" index="5" bw="2" slack="2"/>
<pin id="418" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln40_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln40_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln40_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="63" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="0" index="2" bw="64" slack="0"/>
<pin id="450" dir="0" index="3" bw="64" slack="0"/>
<pin id="451" dir="0" index="4" bw="64" slack="0"/>
<pin id="452" dir="0" index="5" bw="2" slack="2"/>
<pin id="453" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln40_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="i_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="zext_ln40_cast_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="63" slack="2"/>
<pin id="478" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln34_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="486" class="1005" name="trunc_ln34_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="1"/>
<pin id="488" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_8_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_s_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="2"/>
<pin id="504" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="507" class="1005" name="lshr_ln1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="1"/>
<pin id="509" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="arr_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="arr_1_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="1"/>
<pin id="520" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="arr_2_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="1"/>
<pin id="526" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="arr_3_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="1"/>
<pin id="532" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="arr_addr_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="1"/>
<pin id="538" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="arr_1_addr_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="1"/>
<pin id="544" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="arr_2_addr_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="1"/>
<pin id="550" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="arr_3_addr_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="1"/>
<pin id="556" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="138" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="185"><net_src comp="145" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="195"><net_src comp="152" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="159" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="206" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="235"><net_src comp="213" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="236"><net_src comp="220" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="249"><net_src comp="84" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="255" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="255" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="264" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="280" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="132" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="126" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="290" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="120" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="114" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="290" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="108" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="102" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="290" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="96" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="90" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="298" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="306" pin="3"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="314" pin="3"/><net_sink comp="330" pin=3"/></net>

<net id="342"><net_src comp="322" pin="3"/><net_sink comp="330" pin=4"/></net>

<net id="343"><net_src comp="286" pin="1"/><net_sink comp="330" pin=5"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="322" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="298" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="306" pin="3"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="314" pin="3"/><net_sink comp="344" pin=4"/></net>

<net id="357"><net_src comp="286" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="362"><net_src comp="255" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="255" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="238" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="166" pin="7"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="176" pin="7"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="186" pin="7"/><net_sink comp="411" pin=3"/></net>

<net id="423"><net_src comp="196" pin="7"/><net_sink comp="411" pin=4"/></net>

<net id="428"><net_src comp="411" pin="6"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="403" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="431"><net_src comp="424" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="242" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="176" pin="7"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="186" pin="7"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="196" pin="7"/><net_sink comp="446" pin=3"/></net>

<net id="458"><net_src comp="166" pin="7"/><net_sink comp="446" pin=4"/></net>

<net id="463"><net_src comp="446" pin="6"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="438" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="459" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="466"><net_src comp="459" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="472"><net_src comp="80" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="479"><net_src comp="246" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="485"><net_src comp="258" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="268" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="446" pin=5"/></net>

<net id="495"><net_src comp="272" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="500"><net_src comp="330" pin="6"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="505"><net_src comp="344" pin="6"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="510"><net_src comp="364" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="515"><net_src comp="138" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="521"><net_src comp="145" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="527"><net_src comp="152" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="533"><net_src comp="159" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="539"><net_src comp="206" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="545"><net_src comp="213" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="551"><net_src comp="220" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="557"><net_src comp="227" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_3 | {3 }
	Port: arr_2 | {3 }
	Port: arr_1 | {3 }
	Port: arr | {3 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_3 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_2 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_04_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_01_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_1_011_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_1_010_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_2_014_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_2_013_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_1_0277_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_0_0276_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34 : 2
		trunc_ln34_1 : 2
		tmp : 2
		empty : 3
		trunc_ln37 : 4
		tmp_3 : 4
		select_ln40 : 5
		select_ln40_1 : 5
		select_ln40_2 : 5
		select_ln40_3 : 5
		tmp_8 : 6
		tmp_s : 6
		add_ln40_1 : 2
		lshr_ln1 : 3
		switch_ln40 : 3
		add_ln34 : 2
		store_ln34 : 3
	State 2
		arr_addr : 1
		arr_1_addr : 1
		arr_2_addr : 1
		arr_3_addr : 1
		arr_load : 2
		arr_1_load : 2
		arr_2_load : 2
		arr_3_load : 2
		arr_addr_1 : 1
		arr_1_addr_1 : 1
		arr_2_addr_1 : 1
		arr_3_addr_1 : 1
		arr_load_1 : 2
		arr_1_load_1 : 2
		arr_2_load_1 : 2
		arr_3_load_1 : 2
	State 3
		mul_ln40_1 : 1
		shl_ln1 : 2
		tmp_9 : 1
		add_ln40 : 3
		mul_ln40 : 1
		shl_ln40_1 : 2
		tmp_2 : 1
		add_ln40_2 : 3
		store_ln40 : 4
		store_ln40 : 4
		store_ln40 : 4
		store_ln40 : 4
		store_ln40 : 4
		store_ln40 : 4
		store_ln40 : 4
		store_ln40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln40_1_fu_358           |    0    |    0    |    12   |
|    add   |             add_ln34_fu_374            |    0    |    0    |    12   |
|          |             add_ln40_fu_424            |    0    |    0    |    71   |
|          |            add_ln40_2_fu_459           |    0    |    0    |    71   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln40_fu_298           |    0    |    0    |    32   |
|  select  |          select_ln40_1_fu_306          |    0    |    0    |    32   |
|          |          select_ln40_2_fu_314          |    0    |    0    |    32   |
|          |          select_ln40_3_fu_322          |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_8_fu_330              |    0    |    0    |    20   |
|    mux   |              tmp_s_fu_344              |    0    |    0    |    20   |
|          |              tmp_9_fu_411              |    0    |    0    |    20   |
|          |              tmp_2_fu_446              |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |            mul_ln40_1_fu_238           |    4    |    0    |    20   |
|          |             mul_ln40_fu_242            |    4    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln34_fu_258            |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |              empty_fu_280              |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|          |        zext_ln40_read_read_fu_84       |    0    |    0    |    0    |
|          | arg1_r_3_0_0276_reload_read_read_fu_90 |    0    |    0    |    0    |
|          | arg1_r_3_1_0277_reload_read_read_fu_96 |    0    |    0    |    0    |
|          | arg1_r_0_2_013_reload_read_read_fu_102 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_014_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg1_r_0_1_010_reload_read_read_fu_114 |    0    |    0    |    0    |
|          | arg1_r_1_1_011_reload_read_read_fu_120 |    0    |    0    |    0    |
|          |   arg1_r_0_01_reload_read_read_fu_126  |    0    |    0    |    0    |
|          |   arg1_r_1_04_reload_read_read_fu_132  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |          zext_ln40_cast_fu_246         |    0    |    0    |    0    |
|          |            zext_ln22_fu_385            |    0    |    0    |    0    |
|   zext   |           zext_ln40_3_fu_392           |    0    |    0    |    0    |
|          |           zext_ln40_1_fu_399           |    0    |    0    |    0    |
|          |           zext_ln40_2_fu_434           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln34_fu_264           |    0    |    0    |    0    |
|   trunc  |           trunc_ln34_1_fu_268          |    0    |    0    |    0    |
|          |            trunc_ln37_fu_286           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
| bitselect|               tmp_fu_272               |    0    |    0    |    0    |
|          |              tmp_3_fu_290              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|             lshr_ln1_fu_364            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|             shl_ln1_fu_403             |    0    |    0    |    0    |
|          |            shl_ln40_1_fu_438           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    8    |    0    |   436   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| arr_1_addr_1_reg_542 |    2   |
|  arr_1_addr_reg_518  |    2   |
| arr_2_addr_1_reg_548 |    2   |
|  arr_2_addr_reg_524  |    2   |
| arr_3_addr_1_reg_554 |    2   |
|  arr_3_addr_reg_530  |    2   |
|  arr_addr_1_reg_536  |    2   |
|   arr_addr_reg_512   |    2   |
|      i_2_reg_469     |    4   |
|   icmp_ln34_reg_482  |    1   |
|   lshr_ln1_reg_507   |    2   |
|     tmp_8_reg_497    |   32   |
|      tmp_reg_492     |    1   |
|     tmp_s_reg_502    |   32   |
| trunc_ln34_1_reg_486 |    2   |
|zext_ln40_cast_reg_476|   63   |
+----------------------+--------+
|         Total        |   153  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_166 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_166 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_166 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_176 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_176 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_176 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_186 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_186 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_186 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_196 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_196 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_196 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   528  ||  5.516  ||   152   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   436  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   152  |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    5   |   153  |   588  |
+-----------+--------+--------+--------+--------+
