//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_20 // -- Begin function triton_poi_fused_cat_20
                                        // @triton_poi_fused_cat_20
.visible .entry triton_poi_fused_cat_20(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_20_param_12,
	.param .u32 triton_poi_fused_cat_20_param_13
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<62>;
	.reg .b16 	%rs<115>;
	.reg .b32 	%r<375>;
	.reg .f32 	%f<49>;
	.reg .b64 	%rd<64>;
	.loc	1 19 0                          // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:19:0

// %bb.0:
	ld.param.u64 	%rd26, [triton_poi_fused_cat_20_param_0];
	ld.param.u64 	%rd27, [triton_poi_fused_cat_20_param_1];
$L__tmp0:
	.loc	1 21 28                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:21:33
	shl.b32 	%r52, %r1, 9;
	ld.param.u64 	%rd28, [triton_poi_fused_cat_20_param_2];
	ld.param.u64 	%rd29, [triton_poi_fused_cat_20_param_3];
	.loc	1 22 36                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:22:36
	mov.u32 	%r53, %tid.x;
	shl.b32 	%r54, %r53, 1;
	ld.param.u64 	%rd30, [triton_poi_fused_cat_20_param_4];
	and.b32  	%r55, %r54, 510;
	ld.param.u64 	%rd31, [triton_poi_fused_cat_20_param_5];
	.loc	1 22 23                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:22:23
	or.b32  	%r56, %r52, %r55;
	ld.param.u64 	%rd32, [triton_poi_fused_cat_20_param_6];
	or.b32  	%r57, %r56, 1;
	ld.param.u64 	%rd33, [triton_poi_fused_cat_20_param_7];
	.loc	1 23 21                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:23:21
	setp.lt.s32 	%p49, %r56, 7988544;
	ld.param.u64 	%rd34, [triton_poi_fused_cat_20_param_8];
	ld.param.u64 	%rd35, [triton_poi_fused_cat_20_param_9];
	ld.param.u64 	%rd36, [triton_poi_fused_cat_20_param_10];
	.loc	1 24 21                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:24:21
	mul.hi.s32 	%r58, %r56, 424194301;
	shr.u32 	%r59, %r58, 31;
	shr.s32 	%r60, %r58, 3;
	add.s32 	%r61, %r60, %r59;
	mul.hi.s32 	%r62, %r57, 424194301;
	shr.u32 	%r63, %r62, 31;
	shr.s32 	%r64, %r62, 3;
	add.s32 	%r65, %r64, %r63;
	ld.param.u64 	%rd37, [triton_poi_fused_cat_20_param_11];
	.loc	1 24 27                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:24:27
	mul.hi.s32 	%r66, %r65, 1427010549;
	shr.u32 	%r67, %r66, 31;
	shr.s32 	%r68, %r66, 13;
	add.s32 	%r69, %r68, %r67;
	mul.lo.s32 	%r70, %r69, 24656;
	sub.s32 	%r71, %r65, %r70;
	mul.hi.s32 	%r72, %r61, 1427010549;
	shr.u32 	%r73, %r72, 31;
	shr.s32 	%r74, %r72, 13;
	add.s32 	%r75, %r74, %r73;
	mul.lo.s32 	%r76, %r75, 24656;
	sub.s32 	%r77, %r61, %r76;
	ld.param.u64 	%rd38, [triton_poi_fused_cat_20_param_12];
	.loc	1 26 19                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:26:19
	mul.hi.s32 	%r79, %r56, 281878627;
	shr.u32 	%r80, %r79, 31;
	shr.s32 	%r81, %r79, 17;
	add.s32 	%r82, %r81, %r80;
	.loc	1 32 18                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:32:18
	setp.lt.s32 	%p50, %r77, 16384;
	setp.lt.s32 	%p51, %r71, 16384;
	.loc	1 33 47                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:47
	mul.lo.s32 	%r83, %r82, 1997136;
	sub.s32 	%r84, %r56, %r83;
	mul.hi.s32 	%r85, %r57, 281878627;
	shr.u32 	%r86, %r85, 31;
	shr.s32 	%r87, %r85, 17;
	add.s32 	%r88, %r87, %r86;
	mul.lo.s32 	%r89, %r88, 1997136;
	sub.s32 	%r90, %r57, %r89;
	.loc	1 33 65                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:65
	mul.lo.s32 	%r91, %r82, 1327104;
	.loc	1 33 57                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:57
	add.s32 	%r92, %r91, %r84;
	add.s32 	%r93, %r91, %r90;
	.loc	1 33 72                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:72
	mul.hi.s32 	%r94, %r92, 424194301;
	shr.u32 	%r95, %r94, 31;
	shr.s32 	%r96, %r94, 17;
	add.s32 	%r97, %r96, %r95;
	mul.hi.s32 	%r98, %r93, 424194301;
	shr.u32 	%r99, %r98, 31;
	shr.s32 	%r100, %r98, 17;
	add.s32 	%r101, %r100, %r99;
	.loc	1 33 83                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:83
	cvt.u16.u32 	%rs1, %r97;
	shr.s16 	%rs2, %rs1, 15;
	shr.u16 	%rs3, %rs2, 14;
	add.s16 	%rs4, %rs1, %rs3;
	and.b16  	%rs5, %rs4, -4;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.s32.s16 	%r102, %rs6;
	cvt.u16.u32 	%rs7, %r101;
	shr.s16 	%rs8, %rs7, 15;
	shr.u16 	%rs9, %rs8, 14;
	add.s16 	%rs10, %rs7, %rs9;
	and.b16  	%rs11, %rs10, -4;
	sub.s16 	%rs12, %rs7, %rs11;
	cvt.s32.s16 	%r103, %rs12;
	.loc	1 33 108                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:108
	mul.hi.s32 	%r104, %r84, 424194301;
	shr.u32 	%r105, %r104, 31;
	shr.s32 	%r106, %r104, 17;
	add.s32 	%r107, %r106, %r105;
	mul.lo.s32 	%r108, %r107, 1327104;
	sub.s32 	%r109, %r84, %r108;
	mul.hi.s32 	%r110, %r90, 424194301;
	shr.u32 	%r111, %r110, 31;
	shr.s32 	%r112, %r110, 17;
	add.s32 	%r113, %r112, %r111;
	mul.lo.s32 	%r114, %r113, 1327104;
	sub.s32 	%r115, %r90, %r114;
	.loc	1 33 91                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:91
	mad.lo.s32 	%r116, %r102, 1327104, %r109;
	mad.lo.s32 	%r117, %r103, 1327104, %r115;
	.loc	1 33 30                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:30
	mul.wide.s32 	%rd39, %r116, 4;
	add.s64 	%rd1, %rd26, %rd39;
	mul.wide.s32 	%rd40, %r117, 4;
	add.s64 	%rd2, %rd26, %rd40;
	.loc	1 33 127                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:127
	and.pred  	%p1, %p49, %p50;
	and.pred  	%p3, %p51, %p49;
	mov.b32 	%r3, 0;
	.loc	1 33 120                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:33:120
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p3 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f2, %r4;
	.loc	1 34 50                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:50
	shr.s32 	%r118, %r84, 31;
	shr.u32 	%r119, %r118, 20;
	add.s32 	%r120, %r84, %r119;
	shr.u32 	%r121, %r120, 12;
	shr.s32 	%r122, %r90, 31;
	shr.u32 	%r123, %r122, 20;
	add.s32 	%r124, %r90, %r123;
	shr.u32 	%r125, %r124, 12;
	.loc	1 34 58                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:58
	cvt.u16.u32 	%rs13, %r121;
	mul.hi.s16 	%rs14, %rs13, 25891;
	shr.u16 	%rs15, %rs14, 15;
	shr.s16 	%rs16, %rs14, 7;
	add.s16 	%rs17, %rs16, %rs15;
	mul.lo.s16 	%rs18, %rs17, 324;
	sub.s16 	%rs19, %rs13, %rs18;
	cvt.u16.u32 	%rs20, %r125;
	mul.hi.s16 	%rs21, %rs20, 25891;
	shr.u16 	%rs22, %rs21, 15;
	shr.s16 	%rs23, %rs21, 7;
	add.s16 	%rs24, %rs23, %rs22;
	mul.lo.s16 	%rs25, %rs24, 324;
	sub.s16 	%rs26, %rs20, %rs25;
	.loc	1 34 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:31
	cvt.s32.s16 	%r126, %rs19;
	mul.wide.s32 	%rd41, %r126, 4;
	add.s64 	%rd3, %rd27, %rd41;
	cvt.s32.s16 	%r127, %rs26;
	mul.wide.s32 	%rd42, %r127, 4;
	add.s64 	%rd4, %rd27, %rd42;
	.loc	1 34 65                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:34:65
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p1 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f3, %r6;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p3 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f4, %r8;
	.loc	1 35 18                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:35:18
	add.f32 	%f5, %f1, %f3;
	add.f32 	%f6, %f2, %f4;
	.loc	1 42 47                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:47
	add.s32 	%r128, %r84, -1327104;
	add.s32 	%r129, %r90, -1327104;
	.loc	1 42 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:75
	mul.lo.s32 	%r130, %r82, 497664;
	.loc	1 42 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:68
	add.s32 	%r131, %r128, %r130;
	add.s32 	%r132, %r130, %r129;
	.loc	1 42 82                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:82
	mul.hi.s32 	%r133, %r131, -2032597691;
	mad.lo.s32 	%r134, %r131, 1, %r133;
	shr.u32 	%r135, %r134, 31;
	shr.s32 	%r136, %r134, 18;
	add.s32 	%r137, %r136, %r135;
	mul.hi.s32 	%r138, %r132, -2032597691;
	mad.lo.s32 	%r139, %r132, 1, %r138;
	shr.u32 	%r140, %r139, 31;
	shr.s32 	%r141, %r139, 18;
	add.s32 	%r142, %r141, %r140;
	.loc	1 42 92                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:92
	cvt.u16.u32 	%rs27, %r137;
	shr.u16 	%rs28, %rs27, 14;
	add.s16 	%rs29, %rs27, %rs28;
	and.b16  	%rs30, %rs29, -4;
	sub.s16 	%rs31, %rs27, %rs30;
	cvt.s32.s16 	%r143, %rs31;
	cvt.u16.u32 	%rs32, %r142;
	shr.u16 	%rs33, %rs32, 14;
	add.s16 	%rs34, %rs32, %rs33;
	and.b16  	%rs35, %rs34, -4;
	sub.s16 	%rs36, %rs32, %rs35;
	cvt.s32.s16 	%r144, %rs36;
	.loc	1 42 128                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:128
	mul.hi.s32 	%r145, %r128, -2032597691;
	mad.lo.s32 	%r146, %r128, 1, %r145;
	shr.u32 	%r147, %r146, 31;
	shr.s32 	%r148, %r146, 18;
	add.s32 	%r149, %r148, %r147;
	mul.lo.s32 	%r150, %r149, 497664;
	sub.s32 	%r151, %r128, %r150;
	mul.hi.s32 	%r152, %r129, -2032597691;
	mad.lo.s32 	%r153, %r129, 1, %r152;
	shr.u32 	%r154, %r153, 31;
	shr.s32 	%r155, %r153, 18;
	add.s32 	%r156, %r155, %r154;
	mul.lo.s32 	%r157, %r156, 497664;
	sub.s32 	%r158, %r129, %r157;
	.loc	1 42 100                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:100
	mad.lo.s32 	%r159, %r143, 497664, %r151;
	mad.lo.s32 	%r160, %r144, 497664, %r158;
	.loc	1 42 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:31
	mul.wide.s32 	%rd43, %r159, 4;
	add.s64 	%rd5, %rd28, %rd43;
	mul.wide.s32 	%rd44, %r160, 4;
	add.s64 	%rd6, %rd28, %rd44;
	.loc	1 68 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:68:20
	add.s32 	%r161, %r77, -16384;
	add.s32 	%r162, %r71, -16384;
	add.s32 	%r163, %r77, -22528;
	add.s32 	%r164, %r71, -22528;
	add.s32 	%r165, %r77, -24064;
	add.s32 	%r166, %r71, -24064;
	add.s32 	%r167, %r77, -24448;
	add.s32 	%r168, %r71, -24448;
	setp.lt.u32 	%p52, %r168, 144;
	setp.lt.u32 	%p53, %r167, 144;
	setp.lt.u32 	%p54, %r166, 384;
	setp.lt.u32 	%p55, %r165, 384;
	setp.lt.u32 	%p56, %r164, 1536;
	setp.lt.u32 	%p57, %r163, 1536;
	setp.lt.u32 	%p58, %r162, 6144;
	setp.lt.u32 	%p59, %r161, 6144;
	.loc	1 42 147                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:147
	and.pred  	%p9, %p49, %p59;
	and.pred  	%p11, %p58, %p49;
	.loc	1 42 139                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:42:139
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f7, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f8, %r12;
	.loc	1 43 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:62
	shr.s32 	%r169, %r128, 31;
	shr.u32 	%r170, %r169, 22;
	add.s32 	%r171, %r128, %r170;
	shr.u32 	%r172, %r171, 10;
	shr.s32 	%r173, %r129, 31;
	shr.u32 	%r174, %r173, 22;
	add.s32 	%r175, %r129, %r174;
	shr.u32 	%r176, %r175, 10;
	.loc	1 43 70                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:70
	cvt.u16.u32 	%rs37, %r172;
	mul.hi.s16 	%rs38, %rs37, 17261;
	shr.u16 	%rs39, %rs38, 15;
	shr.s16 	%rs40, %rs38, 7;
	add.s16 	%rs41, %rs40, %rs39;
	mul.lo.s16 	%rs42, %rs41, 486;
	sub.s16 	%rs43, %rs37, %rs42;
	cvt.u16.u32 	%rs44, %r176;
	mul.hi.s16 	%rs45, %rs44, 17261;
	shr.u16 	%rs46, %rs45, 15;
	shr.s16 	%rs47, %rs45, 7;
	add.s16 	%rs48, %rs47, %rs46;
	mul.lo.s16 	%rs49, %rs48, 486;
	sub.s16 	%rs50, %rs44, %rs49;
	.loc	1 43 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:32
	cvt.s32.s16 	%r177, %rs43;
	mul.wide.s32 	%rd45, %r177, 4;
	add.s64 	%rd7, %rd29, %rd45;
	cvt.s32.s16 	%r178, %rs50;
	mul.wide.s32 	%rd46, %r178, 4;
	add.s64 	%rd8, %rd29, %rd46;
	.loc	1 43 77                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:43:77
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	@!%p9 mov.u32 %r14, %r3;
	// end inline asm
	mov.b32 	%f9, %r14;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r16 }, [ %rd8 + 0 ];
	@!%p11 mov.u32 %r16, %r3;
	// end inline asm
	mov.b32 	%f10, %r16;
	.loc	1 44 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:44:20
	add.f32 	%f11, %f7, %f9;
	add.f32 	%f12, %f8, %f10;
	.loc	1 51 47                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:47
	add.s32 	%r179, %r84, -1824768;
	add.s32 	%r180, %r90, -1824768;
	.loc	1 51 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:75
	mul.lo.s32 	%r181, %r82, 124416;
	.loc	1 51 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:68
	add.s32 	%r182, %r179, %r181;
	add.s32 	%r183, %r181, %r180;
	.loc	1 51 82                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:82
	mul.hi.s32 	%r184, %r182, -2032597691;
	mad.lo.s32 	%r185, %r182, 1, %r184;
	shr.u32 	%r186, %r185, 31;
	shr.u32 	%r187, %r185, 16;
	add.s32 	%r188, %r187, %r186;
	mul.hi.s32 	%r189, %r183, -2032597691;
	mad.lo.s32 	%r190, %r183, 1, %r189;
	shr.u32 	%r191, %r190, 31;
	shr.u32 	%r192, %r190, 16;
	add.s32 	%r193, %r192, %r191;
	.loc	1 51 92                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:92
	cvt.u16.u32 	%rs51, %r188;
	shr.s16 	%rs52, %rs51, 15;
	shr.u16 	%rs53, %rs52, 14;
	add.s16 	%rs54, %rs51, %rs53;
	and.b16  	%rs55, %rs54, -4;
	sub.s16 	%rs56, %rs51, %rs55;
	cvt.s32.s16 	%r194, %rs56;
	cvt.u16.u32 	%rs57, %r193;
	shr.s16 	%rs58, %rs57, 15;
	shr.u16 	%rs59, %rs58, 14;
	add.s16 	%rs60, %rs57, %rs59;
	and.b16  	%rs61, %rs60, -4;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.s32.s16 	%r195, %rs62;
	.loc	1 51 128                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:128
	mul.hi.s32 	%r196, %r179, -2032597691;
	mad.lo.s32 	%r197, %r179, 1, %r196;
	shr.u32 	%r198, %r197, 31;
	shr.s32 	%r199, %r197, 16;
	add.s32 	%r200, %r199, %r198;
	mul.lo.s32 	%r201, %r200, 124416;
	sub.s32 	%r202, %r179, %r201;
	mul.hi.s32 	%r203, %r180, -2032597691;
	mad.lo.s32 	%r204, %r180, 1, %r203;
	shr.u32 	%r205, %r204, 31;
	shr.s32 	%r206, %r204, 16;
	add.s32 	%r207, %r206, %r205;
	mul.lo.s32 	%r208, %r207, 124416;
	sub.s32 	%r209, %r180, %r208;
	.loc	1 51 100                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:100
	mad.lo.s32 	%r210, %r194, 124416, %r202;
	mad.lo.s32 	%r211, %r195, 124416, %r209;
	.loc	1 51 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:31
	mul.wide.s32 	%rd47, %r210, 4;
	add.s64 	%rd9, %rd30, %rd47;
	mul.wide.s32 	%rd48, %r211, 4;
	add.s64 	%rd10, %rd30, %rd48;
	.loc	1 51 147                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:147
	and.pred  	%p17, %p49, %p57;
	and.pred  	%p19, %p56, %p49;
	.loc	1 51 139                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:51:139
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r18 }, [ %rd9 + 0 ];
	@!%p17 mov.u32 %r18, %r3;
	// end inline asm
	mov.b32 	%f13, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r20 }, [ %rd10 + 0 ];
	@!%p19 mov.u32 %r20, %r3;
	// end inline asm
	mov.b32 	%f14, %r20;
	.loc	1 52 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:62
	shr.s32 	%r212, %r179, 31;
	shr.u32 	%r213, %r212, 24;
	add.s32 	%r214, %r179, %r213;
	shr.u32 	%r215, %r214, 8;
	shr.s32 	%r216, %r180, 31;
	shr.u32 	%r217, %r216, 24;
	add.s32 	%r218, %r180, %r217;
	shr.u32 	%r219, %r218, 8;
	.loc	1 52 69                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:69
	cvt.u16.u32 	%rs63, %r215;
	mul.hi.s16 	%rs64, %rs63, 17261;
	shr.u16 	%rs65, %rs64, 15;
	shr.s16 	%rs66, %rs64, 7;
	add.s16 	%rs67, %rs66, %rs65;
	mul.lo.s16 	%rs68, %rs67, 486;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.u16.u32 	%rs70, %r219;
	mul.hi.s16 	%rs71, %rs70, 17261;
	shr.u16 	%rs72, %rs71, 15;
	shr.s16 	%rs73, %rs71, 7;
	add.s16 	%rs74, %rs73, %rs72;
	mul.lo.s16 	%rs75, %rs74, 486;
	sub.s16 	%rs76, %rs70, %rs75;
	.loc	1 52 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:32
	cvt.s32.s16 	%r220, %rs69;
	mul.wide.s32 	%rd49, %r220, 4;
	add.s64 	%rd11, %rd31, %rd49;
	cvt.s32.s16 	%r221, %rs76;
	mul.wide.s32 	%rd50, %r221, 4;
	add.s64 	%rd12, %rd31, %rd50;
	.loc	1 52 76                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:52:76
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p17 ld.global.L1::evict_last.b32 { %r22 }, [ %rd11 + 0 ];
	@!%p17 mov.u32 %r22, %r3;
	// end inline asm
	mov.b32 	%f15, %r22;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r24 }, [ %rd12 + 0 ];
	@!%p19 mov.u32 %r24, %r3;
	// end inline asm
	mov.b32 	%f16, %r24;
	.loc	1 53 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:53:20
	add.f32 	%f17, %f13, %f15;
	add.f32 	%f18, %f14, %f16;
	.loc	1 60 46                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:46
	add.s32 	%r222, %r84, -1949184;
	add.s32 	%r223, %r90, -1949184;
	.loc	1 60 73                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:73
	mul.lo.s32 	%r224, %r82, 31104;
	.loc	1 60 67                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:67
	add.s32 	%r225, %r222, %r224;
	add.s32 	%r226, %r224, %r223;
	.loc	1 60 80                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:80
	mul.hi.s32 	%r227, %r225, -2032597691;
	mad.lo.s32 	%r228, %r225, 1, %r227;
	shr.u32 	%r229, %r228, 31;
	shr.u32 	%r230, %r228, 14;
	add.s32 	%r231, %r230, %r229;
	mul.hi.s32 	%r232, %r226, -2032597691;
	mad.lo.s32 	%r233, %r226, 1, %r232;
	shr.u32 	%r234, %r233, 31;
	shr.u32 	%r235, %r233, 14;
	add.s32 	%r236, %r235, %r234;
	.loc	1 60 89                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:89
	cvt.u16.u32 	%rs77, %r231;
	shr.s16 	%rs78, %rs77, 15;
	shr.u16 	%rs79, %rs78, 14;
	add.s16 	%rs80, %rs77, %rs79;
	and.b16  	%rs81, %rs80, -4;
	sub.s16 	%rs82, %rs77, %rs81;
	cvt.s32.s16 	%r237, %rs82;
	cvt.u16.u32 	%rs83, %r236;
	shr.s16 	%rs84, %rs83, 15;
	shr.u16 	%rs85, %rs84, 14;
	add.s16 	%rs86, %rs83, %rs85;
	and.b16  	%rs87, %rs86, -4;
	sub.s16 	%rs88, %rs83, %rs87;
	cvt.s32.s16 	%r238, %rs88;
	.loc	1 60 125                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:125
	mul.hi.s32 	%r239, %r222, -2032597691;
	mad.lo.s32 	%r240, %r222, 1, %r239;
	shr.u32 	%r241, %r240, 31;
	shr.s32 	%r242, %r240, 14;
	add.s32 	%r243, %r242, %r241;
	mul.lo.s32 	%r244, %r243, 31104;
	sub.s32 	%r245, %r222, %r244;
	mul.hi.s32 	%r246, %r223, -2032597691;
	mad.lo.s32 	%r247, %r223, 1, %r246;
	shr.u32 	%r248, %r247, 31;
	shr.s32 	%r249, %r247, 14;
	add.s32 	%r250, %r249, %r248;
	mul.lo.s32 	%r251, %r250, 31104;
	sub.s32 	%r252, %r223, %r251;
	.loc	1 60 97                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:97
	mad.lo.s32 	%r253, %r237, 31104, %r245;
	mad.lo.s32 	%r254, %r238, 31104, %r252;
	.loc	1 60 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:31
	mul.wide.s32 	%rd51, %r253, 4;
	add.s64 	%rd13, %rd32, %rd51;
	mul.wide.s32 	%rd52, %r254, 4;
	add.s64 	%rd14, %rd32, %rd52;
	.loc	1 60 143                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:143
	and.pred  	%p25, %p49, %p55;
	and.pred  	%p27, %p54, %p49;
	.loc	1 60 135                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:60:135
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r26 }, [ %rd13 + 0 ];
	@!%p25 mov.u32 %r26, %r3;
	// end inline asm
	mov.b32 	%f19, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r28 }, [ %rd14 + 0 ];
	@!%p27 mov.u32 %r28, %r3;
	// end inline asm
	mov.b32 	%f20, %r28;
	.loc	1 61 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:62
	shr.s32 	%r255, %r222, 31;
	shr.u32 	%r256, %r255, 26;
	add.s32 	%r257, %r222, %r256;
	shr.s32 	%r258, %r257, 6;
	shr.s32 	%r259, %r223, 31;
	shr.u32 	%r260, %r259, 26;
	add.s32 	%r261, %r223, %r260;
	shr.s32 	%r262, %r261, 6;
	.loc	1 61 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:68
	mul.hi.s32 	%r263, %r258, -2032597691;
	mad.lo.s32 	%r264, %r258, 1, %r263;
	shr.u32 	%r265, %r264, 31;
	shr.s32 	%r266, %r264, 8;
	add.s32 	%r267, %r266, %r265;
	mul.lo.s32 	%r268, %r267, 486;
	sub.s32 	%r269, %r258, %r268;
	mul.hi.s32 	%r270, %r262, -2032597691;
	mad.lo.s32 	%r271, %r262, 1, %r270;
	shr.u32 	%r272, %r271, 31;
	shr.s32 	%r273, %r271, 8;
	add.s32 	%r274, %r273, %r272;
	mul.lo.s32 	%r275, %r274, 486;
	sub.s32 	%r276, %r262, %r275;
	.loc	1 61 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:32
	mul.wide.s32 	%rd53, %r269, 4;
	add.s64 	%rd15, %rd33, %rd53;
	mul.wide.s32 	%rd54, %r276, 4;
	add.s64 	%rd16, %rd33, %rd54;
	.loc	1 61 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:61:75
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r30 }, [ %rd15 + 0 ];
	@!%p25 mov.u32 %r30, %r3;
	// end inline asm
	mov.b32 	%f21, %r30;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r32 }, [ %rd16 + 0 ];
	@!%p27 mov.u32 %r32, %r3;
	// end inline asm
	mov.b32 	%f22, %r32;
	.loc	1 62 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:62:20
	add.f32 	%f23, %f19, %f21;
	add.f32 	%f24, %f20, %f22;
	.loc	1 69 46                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:46
	add.s32 	%r277, %r84, -1980288;
	add.s32 	%r278, %r90, -1980288;
	.loc	1 69 73                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:73
	mul.lo.s32 	%r279, %r82, 11664;
	.loc	1 69 67                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:67
	add.s32 	%r280, %r277, %r279;
	add.s32 	%r281, %r279, %r278;
	.loc	1 69 80                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:80
	mul.hi.s32 	%r282, %r280, 1508246403;
	shr.u32 	%r283, %r282, 31;
	shr.u32 	%r284, %r282, 12;
	add.s32 	%r285, %r284, %r283;
	mul.hi.s32 	%r286, %r281, 1508246403;
	shr.u32 	%r287, %r286, 31;
	shr.u32 	%r288, %r286, 12;
	add.s32 	%r289, %r288, %r287;
	.loc	1 69 89                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:89
	cvt.u16.u32 	%rs89, %r285;
	shr.s16 	%rs90, %rs89, 15;
	shr.u16 	%rs91, %rs90, 14;
	add.s16 	%rs92, %rs89, %rs91;
	and.b16  	%rs93, %rs92, -4;
	sub.s16 	%rs94, %rs89, %rs93;
	cvt.s32.s16 	%r290, %rs94;
	cvt.u16.u32 	%rs95, %r289;
	shr.s16 	%rs96, %rs95, 15;
	shr.u16 	%rs97, %rs96, 14;
	add.s16 	%rs98, %rs95, %rs97;
	and.b16  	%rs99, %rs98, -4;
	sub.s16 	%rs100, %rs95, %rs99;
	cvt.s32.s16 	%r291, %rs100;
	.loc	1 69 125                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:125
	mul.hi.s32 	%r292, %r277, 1508246403;
	shr.u32 	%r293, %r292, 31;
	shr.s32 	%r294, %r292, 12;
	add.s32 	%r295, %r294, %r293;
	mul.lo.s32 	%r296, %r295, 11664;
	sub.s32 	%r297, %r277, %r296;
	mul.hi.s32 	%r298, %r278, 1508246403;
	shr.u32 	%r299, %r298, 31;
	shr.s32 	%r300, %r298, 12;
	add.s32 	%r301, %r300, %r299;
	mul.lo.s32 	%r302, %r301, 11664;
	sub.s32 	%r303, %r278, %r302;
	.loc	1 69 97                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:97
	mad.lo.s32 	%r304, %r290, 11664, %r297;
	mad.lo.s32 	%r305, %r291, 11664, %r303;
	.loc	1 69 31                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:31
	mul.wide.s32 	%rd55, %r304, 4;
	add.s64 	%rd17, %rd34, %rd55;
	mul.wide.s32 	%rd56, %r305, 4;
	add.s64 	%rd18, %rd34, %rd56;
	.loc	1 69 143                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:143
	and.pred  	%p33, %p49, %p53;
	and.pred  	%p35, %p52, %p49;
	.loc	1 69 135                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:69:135
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r34 }, [ %rd17 + 0 ];
	@!%p33 mov.u32 %r34, %r3;
	// end inline asm
	mov.b32 	%f25, %r34;
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r36 }, [ %rd18 + 0 ];
	@!%p35 mov.u32 %r36, %r3;
	// end inline asm
	mov.b32 	%f26, %r36;
	.loc	1 70 62                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:62
	mul.hi.s32 	%r306, %r277, 954437177;
	shr.u32 	%r307, %r306, 31;
	shr.s32 	%r308, %r306, 3;
	add.s32 	%r309, %r308, %r307;
	mul.hi.s32 	%r310, %r278, 954437177;
	shr.u32 	%r311, %r310, 31;
	shr.s32 	%r312, %r310, 3;
	add.s32 	%r313, %r312, %r311;
	.loc	1 70 68                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:68
	mul.hi.s32 	%r314, %r309, 424194301;
	shr.u32 	%r315, %r314, 31;
	shr.s32 	%r316, %r314, 5;
	add.s32 	%r317, %r316, %r315;
	mul.lo.s32 	%r318, %r317, 324;
	sub.s32 	%r319, %r309, %r318;
	mul.hi.s32 	%r320, %r313, 424194301;
	shr.u32 	%r321, %r320, 31;
	shr.s32 	%r322, %r320, 5;
	add.s32 	%r323, %r322, %r321;
	mul.lo.s32 	%r324, %r323, 324;
	sub.s32 	%r325, %r313, %r324;
	.loc	1 70 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:32
	mul.wide.s32 	%rd57, %r319, 4;
	add.s64 	%rd19, %rd35, %rd57;
	mul.wide.s32 	%rd58, %r325, 4;
	add.s64 	%rd20, %rd35, %rd58;
	.loc	1 70 75                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:70:75
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r38 }, [ %rd19 + 0 ];
	@!%p33 mov.u32 %r38, %r3;
	// end inline asm
	mov.b32 	%f27, %r38;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p35 ld.global.L1::evict_last.b32 { %r40 }, [ %rd20 + 0 ];
	@!%p35 mov.u32 %r40, %r3;
	// end inline asm
	mov.b32 	%f28, %r40;
	.loc	1 71 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:71:20
	add.f32 	%f29, %f25, %f27;
	add.f32 	%f30, %f26, %f28;
	.loc	1 74 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:74:20
	setp.gt.s32 	%p60, %r77, 24591;
	setp.gt.s32 	%p61, %r71, 24591;
	.loc	1 77 46                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:46
	add.s32 	%r326, %r84, -1991952;
	add.s32 	%r327, %r90, -1991952;
	.loc	1 77 72                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:72
	mul.lo.s32 	%r328, %r82, 5184;
	.loc	1 77 67                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:67
	add.s32 	%r329, %r326, %r328;
	add.s32 	%r330, %r328, %r327;
	.loc	1 77 79                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:79
	mul.hi.s32 	%r331, %r329, 424194301;
	shr.u32 	%r332, %r331, 31;
	shr.u32 	%r333, %r331, 9;
	add.s32 	%r334, %r333, %r332;
	mul.hi.s32 	%r335, %r330, 424194301;
	shr.u32 	%r336, %r335, 31;
	shr.u32 	%r337, %r335, 9;
	add.s32 	%r338, %r337, %r336;
	.loc	1 77 87                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:87
	cvt.u16.u32 	%rs101, %r334;
	shr.s16 	%rs102, %rs101, 15;
	shr.u16 	%rs103, %rs102, 14;
	add.s16 	%rs104, %rs101, %rs103;
	and.b16  	%rs105, %rs104, 1020;
	sub.s16 	%rs106, %rs101, %rs105;
	cvt.u16.u32 	%rs107, %r338;
	shr.s16 	%rs108, %rs107, 15;
	shr.u16 	%rs109, %rs108, 14;
	add.s16 	%rs110, %rs107, %rs109;
	and.b16  	%rs111, %rs110, 1020;
	sub.s16 	%rs112, %rs107, %rs111;
	.loc	1 77 39                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:39
	mul.lo.s16 	%rs113, %rs106, 5184;
	cvt.s32.s16 	%r339, %rs113;
	mul.lo.s16 	%rs114, %rs112, 5184;
	cvt.s32.s16 	%r340, %rs114;
	.loc	1 77 123                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:123
	mul.hi.s32 	%r341, %r326, 424194301;
	shr.u32 	%r342, %r341, 31;
	shr.s32 	%r343, %r341, 9;
	add.s32 	%r344, %r343, %r342;
	mul.lo.s32 	%r345, %r344, 5184;
	sub.s32 	%r346, %r326, %r345;
	mul.hi.s32 	%r347, %r327, 424194301;
	shr.u32 	%r348, %r347, 31;
	shr.s32 	%r349, %r347, 9;
	add.s32 	%r350, %r349, %r348;
	mul.lo.s32 	%r351, %r350, 5184;
	sub.s32 	%r352, %r327, %r351;
	.loc	1 77 95                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:95
	add.s32 	%r353, %r346, %r339;
	add.s32 	%r354, %r352, %r340;
	.loc	1 77 32                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:32
	mul.wide.s32 	%rd59, %r353, 4;
	add.s64 	%rd21, %rd36, %rd59;
	mul.wide.s32 	%rd60, %r354, 4;
	add.s64 	%rd22, %rd36, %rd60;
	.loc	1 77 140                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:140
	and.pred  	%p41, %p49, %p60;
	and.pred  	%p43, %p61, %p49;
	.loc	1 77 132                        // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:77:132
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r42 }, [ %rd21 + 0 ];
	@!%p41 mov.u32 %r42, %r3;
	// end inline asm
	mov.b32 	%f31, %r42;
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r44 }, [ %rd22 + 0 ];
	@!%p43 mov.u32 %r44, %r3;
	// end inline asm
	mov.b32 	%f32, %r44;
	.loc	1 78 63                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:63
	shr.s32 	%r355, %r326, 31;
	shr.u32 	%r356, %r355, 28;
	add.s32 	%r357, %r326, %r356;
	shr.s32 	%r358, %r357, 4;
	shr.s32 	%r359, %r327, 31;
	shr.u32 	%r360, %r359, 28;
	add.s32 	%r361, %r327, %r360;
	shr.s32 	%r362, %r361, 4;
	.loc	1 78 69                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:69
	mul.hi.s32 	%r363, %r358, 424194301;
	shr.u32 	%r364, %r363, 31;
	shr.s32 	%r365, %r363, 5;
	add.s32 	%r366, %r365, %r364;
	mul.lo.s32 	%r367, %r366, 324;
	sub.s32 	%r368, %r358, %r367;
	mul.hi.s32 	%r369, %r362, 424194301;
	shr.u32 	%r370, %r369, 31;
	shr.s32 	%r371, %r369, 5;
	add.s32 	%r372, %r371, %r370;
	mul.lo.s32 	%r373, %r372, 324;
	sub.s32 	%r374, %r362, %r373;
	.loc	1 78 33                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:33
	mul.wide.s32 	%rd61, %r368, 4;
	add.s64 	%rd23, %rd37, %rd61;
	mul.wide.s32 	%rd62, %r374, 4;
	add.s64 	%rd24, %rd37, %rd62;
	.loc	1 78 76                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:78:76
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r46 }, [ %rd23 + 0 ];
	@!%p41 mov.u32 %r46, %r3;
	// end inline asm
	mov.b32 	%f33, %r46;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r48 }, [ %rd24 + 0 ];
	@!%p43 mov.u32 %r48, %r3;
	// end inline asm
	mov.b32 	%f34, %r48;
	.loc	1 79 20                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:79:20
	add.f32 	%f35, %f31, %f33;
	add.f32 	%f36, %f32, %f34;
	.loc	1 81 35                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:81:35
	selp.f32 	%f37, %f35, 0f00000000, %p60;
	selp.f32 	%f38, %f36, 0f00000000, %p61;
	.loc	1 0 0                           // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:0:0
	selp.f32 	%f39, %f29, %f37, %p53;
	selp.f32 	%f40, %f30, %f38, %p52;
	selp.f32 	%f41, %f23, %f39, %p55;
	selp.f32 	%f42, %f24, %f40, %p54;
	selp.f32 	%f43, %f17, %f41, %p57;
	selp.f32 	%f44, %f18, %f42, %p56;
	selp.f32 	%f45, %f11, %f43, %p59;
	selp.f32 	%f46, %f12, %f44, %p58;
	selp.f32 	%f47, %f5, %f45, %p50;
	selp.f32 	%f48, %f6, %f46, %p51;
	.loc	1 87 25                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:87:25
	mul.wide.s32 	%rd63, %r56, 4;
	add.s64 	%rd25, %rd38, %rd63;
	.loc	1 87 37                         // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:87:37
	mov.b32 	%r50, %f47;
	mov.b32 	%r51, %f48;
	// begin inline asm
	@%p49 st.global.v2.b32 [ %rd25 + 0 ], { %r50, %r51 };
	// end inline asm
	.loc	1 87 4                          // clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py:87:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/lq/clq5dt3z7haslx32inezmzcqvupogps2dsdhnqfcguagg3qdcndw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 108
.b8 113
.b8 53
.b8 100
.b8 116
.b8 51
.b8 122
.b8 55
.b8 104
.b8 97
.b8 115
.b8 108
.b8 120
.b8 51
.b8 50
.b8 105
.b8 110
.b8 101
.b8 122
.b8 109
.b8 122
.b8 99
.b8 113
.b8 118
.b8 117
.b8 112
.b8 111
.b8 103
.b8 112
.b8 115
.b8 50
.b8 100
.b8 115
.b8 100
.b8 104
.b8 110
.b8 113
.b8 102
.b8 99
.b8 103
.b8 117
.b8 97
.b8 103
.b8 103
.b8 51
.b8 113
.b8 100
.b8 99
.b8 110
.b8 100
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 108
.b8 113
.b8 0
	}
	.section	.debug_macinfo	{	}
