--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
C:/Users/ERIK/Dropbox/cmpen471/projects/pj6_teh/pj6_teh.ise -intstyle ise -e 3
-s 4 -xml smicro smicro.ncd -o smicro.twr smicro.pcf

Design file:              smicro.ncd
Physical constraint file: smicro.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock          |CF             |  116.644|
clock          |CPC            |    6.083|
clock          |DMUXO<0>       |  109.231|
clock          |DMUXO<1>       |  109.505|
clock          |DMUXO<2>       |  110.497|
clock          |DMUXO<3>       |  111.009|
clock          |DMUXO<4>       |  112.680|
clock          |DMUXO<5>       |  115.088|
clock          |DOE            |   12.438|
clock          |SDM            |   13.210|
clock          |SDM1           |   14.650|
clock          |SPC            |   14.593|
clock          |SUB            |   14.642|
clock          |TEST<0>        |   15.751|
clock          |TEST<1>        |   16.249|
clock          |TEST<2>        |   16.886|
clock          |TEST<3>        |   15.941|
clock          |TEST<4>        |   15.291|
clock          |TEST<5>        |   15.636|
clock          |WC             |   14.927|
clock          |WDR            |   13.412|
clock          |WIR            |   11.656|
clock          |asb            |   13.932|
clock          |iadr<0>        |   48.961|
clock          |iadr<1>        |   55.435|
clock          |iadr<2>        |   66.249|
clock          |iadr<3>        |   77.494|
clock          |iadr<4>        |   39.389|
clock          |iadr<5>        |   23.687|
clock          |idat<0>        |   44.294|
clock          |idat<2>        |   64.293|
clock          |idat<3>        |   72.167|
clock          |idat<4>        |   34.102|
clock          |idat<5>        |   83.764|
clock          |madr<0>        |   44.823|
clock          |madr<2>        |   64.542|
clock          |madr<3>        |   73.231|
clock          |madr<4>        |   33.769|
clock          |madr<5>        |   83.988|
clock          |mdat<0>        |  104.800|
clock          |mdat<1>        |  106.347|
clock          |mdat<2>        |  101.991|
clock          |mdat<3>        |  100.373|
clock          |mdat<4>        |  106.121|
clock          |mdat<5>        |  104.579|
clock          |output<0>      |  105.601|
clock          |output<1>      |  107.469|
clock          |output<2>      |  103.976|
clock          |output<3>      |  101.222|
clock          |output<4>      |  107.815|
clock          |output<5>      |  106.501|
clock          |rw             |   16.097|
input<0>       |CF             |   18.652|
input<0>       |DMUXO<0>       |   13.301|
input<0>       |DMUXO<1>       |   11.175|
input<0>       |DMUXO<2>       |   12.505|
input<0>       |DMUXO<3>       |   13.017|
input<0>       |DMUXO<4>       |   14.688|
input<0>       |DMUXO<5>       |   17.096|
input<0>       |mdat<0>        |    8.870|
input<0>       |output<0>      |    9.671|
input<1>       |CF             |   33.790|
input<1>       |DMUXO<1>       |   26.651|
input<1>       |DMUXO<2>       |   27.643|
input<1>       |DMUXO<3>       |   28.155|
input<1>       |DMUXO<4>       |   29.826|
input<1>       |DMUXO<5>       |   32.234|
input<1>       |mdat<1>        |   23.493|
input<1>       |output<1>      |   24.615|
input<2>       |CF             |   18.038|
input<2>       |DMUXO<2>       |   11.314|
input<2>       |DMUXO<3>       |   11.647|
input<2>       |DMUXO<4>       |   14.074|
input<2>       |DMUXO<5>       |   16.482|
input<2>       |mdat<2>        |    8.241|
input<2>       |output<2>      |   11.638|
input<3>       |CF             |   15.924|
input<3>       |DMUXO<3>       |    9.644|
input<3>       |DMUXO<4>       |   11.960|
input<3>       |DMUXO<5>       |   14.368|
input<3>       |mdat<3>        |    7.350|
input<3>       |output<3>      |    9.135|
input<4>       |CF             |   29.721|
input<4>       |DMUXO<4>       |   25.798|
input<4>       |DMUXO<5>       |   28.165|
input<4>       |mdat<4>        |   23.914|
input<4>       |output<4>      |   25.608|
input<5>       |CF             |   13.341|
input<5>       |DMUXO<5>       |   11.275|
input<5>       |mdat<5>        |    9.939|
input<5>       |output<5>      |   11.861|
resetb         |CF             |  117.289|
resetb         |DMUXO<0>       |  109.876|
resetb         |DMUXO<1>       |  110.150|
resetb         |DMUXO<2>       |  111.142|
resetb         |DMUXO<3>       |  111.654|
resetb         |DMUXO<4>       |  113.325|
resetb         |DMUXO<5>       |  115.733|
resetb         |DOE            |   13.083|
resetb         |RIR            |    5.697|
resetb         |RPC            |    5.697|
resetb         |SDM            |   13.855|
resetb         |SDM1           |   15.295|
resetb         |SPC            |   15.238|
resetb         |SUB            |   15.287|
resetb         |TEST<0>        |   16.396|
resetb         |TEST<1>        |   16.894|
resetb         |TEST<2>        |   17.531|
resetb         |TEST<3>        |   16.586|
resetb         |TEST<4>        |   15.936|
resetb         |TEST<5>        |   16.281|
resetb         |WC             |   15.572|
resetb         |WDR            |   14.057|
resetb         |WIR            |   12.301|
resetb         |asb            |   14.577|
resetb         |iadr<0>        |   49.606|
resetb         |iadr<1>        |   56.080|
resetb         |iadr<2>        |   66.894|
resetb         |iadr<3>        |   78.139|
resetb         |iadr<4>        |   40.034|
resetb         |iadr<5>        |   24.332|
resetb         |idat<0>        |   44.939|
resetb         |idat<2>        |   64.938|
resetb         |idat<3>        |   72.812|
resetb         |idat<4>        |   34.747|
resetb         |idat<5>        |   84.409|
resetb         |madr<0>        |   45.468|
resetb         |madr<2>        |   65.187|
resetb         |madr<3>        |   73.876|
resetb         |madr<4>        |   34.414|
resetb         |madr<5>        |   84.633|
resetb         |mdat<0>        |  105.445|
resetb         |mdat<1>        |  106.992|
resetb         |mdat<2>        |  102.636|
resetb         |mdat<3>        |  101.018|
resetb         |mdat<4>        |  106.766|
resetb         |mdat<5>        |  105.224|
resetb         |output<0>      |  106.246|
resetb         |output<1>      |  108.114|
resetb         |output<2>      |  104.621|
resetb         |output<3>      |  101.867|
resetb         |output<4>      |  108.460|
resetb         |output<5>      |  107.146|
resetb         |rw             |   16.742|
---------------+---------------+---------+


Analysis completed Mon Nov 12 18:55:19 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



