AArch64 LB-tagfault+dmb.ish+dmb.ldpt--async
Hash=ffb4bb93cf95a13b4d2bc131c3ac0887
Variant=memtag,async

{
 0:X1=x:green; 0:X2=y:green;
 1:X1=x:green; 1:X2=y:green; 1:X3=x:red;
}
 P0          | P1          ;
 LDR W3,[X1] | LDR W4,[X2] ;
 L0: DMB ISH | DMB LD      ;
 MOV W0,#1   | STG X3,[X1] ;
 STR W0,[X2] |             ;

exists (0:TFSR_Elx=1 /\ 1:X4=1)
