{"status": "active", "_id": "515b2a8b5fcbc9796dc9e099", "name": "crc-gen-verilog-vhdl", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "private": false, "creation_date": "2009-06-28", "url": "http://sourceforge.net/p/crc-gen-verilog/", "short_description": " CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for \r\nWin32, bus easily portable for other platforms\r\n", "summary": "", "tools": [{"sourceforge_group_id": 267461, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "video_url": "", "socialnetworks": [], "moved_to_url": "", "shortname": "crc-gen-verilog", "developers": [{"url": "http://sourceforge.net/u/outputlogic/", "username": "outputlogic", "name": "Evgeni Stavinov"}], "screenshots": [{"url": "http://sourceforge.net/p/crc-gen-verilog/screenshot/222359.jpg", "caption": "Online version of CRC Generator", "thumbnail_url": "http://sourceforge.net/p/crc-gen-verilog/screenshot/222359.jpg/thumb"}], "external_homepage": "http://crc-gen-verilog.sourceforge.net", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 5 - Production/Stable", "fullname": "5 - Production/Stable", "shortname": "production", "id": 11}], "environment": [{"fullpath": "User Interface :: Textual :: Command-line", "fullname": "Command-line", "shortname": "ui_commandline", "id": 459}], "language": [{"fullpath": "Programming Language :: C", "fullname": "C", "shortname": "c", "id": 164}, {"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: MIT License", "fullname": "MIT License", "shortname": "mit", "id": 188}], "database": [], "topic": [{"fullpath": "Topic :: System :: Hardware", "fullname": "Hardware", "shortname": "hardware", "id": 146}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "fullname": "Telecommunications Industry", "shortname": "telecommunications", "id": 368}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}], "translation": [], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: 32-bit MS Windows (NT/2000/XP)", "fullname": "32-bit MS Windows (NT/2000/XP)", "shortname": "winnt", "id": 219}]}}
