INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sim_1/imports/Downloads/four_bit_RCS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_RCS_tb
