-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pfb_multichannel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    din_data_i0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_q0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_i1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_q1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_i2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_q2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_i3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    din_data_q3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    dout_data_0_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    dout_data_1_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    dout_data_2_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    dout_data_3_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    din_data_i0_TVALID : IN STD_LOGIC;
    din_data_i0_TREADY : OUT STD_LOGIC;
    din_data_q0_TVALID : IN STD_LOGIC;
    din_data_q0_TREADY : OUT STD_LOGIC;
    din_data_i1_TVALID : IN STD_LOGIC;
    din_data_i1_TREADY : OUT STD_LOGIC;
    din_data_q1_TVALID : IN STD_LOGIC;
    din_data_q1_TREADY : OUT STD_LOGIC;
    din_data_i2_TVALID : IN STD_LOGIC;
    din_data_i2_TREADY : OUT STD_LOGIC;
    din_data_q2_TVALID : IN STD_LOGIC;
    din_data_q2_TREADY : OUT STD_LOGIC;
    din_data_i3_TVALID : IN STD_LOGIC;
    din_data_i3_TREADY : OUT STD_LOGIC;
    din_data_q3_TVALID : IN STD_LOGIC;
    din_data_q3_TREADY : OUT STD_LOGIC;
    dout_data_0_TVALID : OUT STD_LOGIC;
    dout_data_0_TREADY : IN STD_LOGIC;
    dout_data_1_TVALID : OUT STD_LOGIC;
    dout_data_1_TREADY : IN STD_LOGIC;
    dout_data_2_TVALID : OUT STD_LOGIC;
    dout_data_2_TREADY : IN STD_LOGIC;
    dout_data_3_TVALID : OUT STD_LOGIC;
    dout_data_3_TREADY : IN STD_LOGIC );
end;


architecture behav of pfb_multichannel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pfb_multichannel_pfb_multichannel,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=3278,HLS_SYN_TPT=3196,HLS_SYN_MEM=111,HLS_SYN_DSP=0,HLS_SYN_FF=45815,HLS_SYN_LUT=38385,HLS_VERSION=2023_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal coeff : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal read_inputs_U0_ap_start : STD_LOGIC;
    signal read_inputs_U0_ap_done : STD_LOGIC;
    signal read_inputs_U0_ap_continue : STD_LOGIC;
    signal read_inputs_U0_ap_idle : STD_LOGIC;
    signal read_inputs_U0_ap_ready : STD_LOGIC;
    signal read_inputs_U0_din_data_i0_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_q0_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_i1_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_q1_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_i2_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_q2_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_i3_TREADY : STD_LOGIC;
    signal read_inputs_U0_din_data_q3_TREADY : STD_LOGIC;
    signal read_inputs_U0_stream_read_to_compute_din : STD_LOGIC_VECTOR (127 downto 0);
    signal read_inputs_U0_stream_read_to_compute_write : STD_LOGIC;
    signal decimate_pfb_U0_ap_start : STD_LOGIC;
    signal decimate_pfb_U0_ap_done : STD_LOGIC;
    signal decimate_pfb_U0_ap_continue : STD_LOGIC;
    signal decimate_pfb_U0_ap_idle : STD_LOGIC;
    signal decimate_pfb_U0_ap_ready : STD_LOGIC;
    signal decimate_pfb_U0_start_out : STD_LOGIC;
    signal decimate_pfb_U0_start_write : STD_LOGIC;
    signal decimate_pfb_U0_stream_read_to_compute_read : STD_LOGIC;
    signal decimate_pfb_U0_stream_compute_to_fft_din : STD_LOGIC_VECTOR (127 downto 0);
    signal decimate_pfb_U0_stream_compute_to_fft_write : STD_LOGIC;
    signal decimate_pfb_U0_m_axi_gmem_AWVALID : STD_LOGIC;
    signal decimate_pfb_U0_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_WVALID : STD_LOGIC;
    signal decimate_pfb_U0_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_WLAST : STD_LOGIC;
    signal decimate_pfb_U0_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARVALID : STD_LOGIC;
    signal decimate_pfb_U0_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal decimate_pfb_U0_m_axi_gmem_RREADY : STD_LOGIC;
    signal decimate_pfb_U0_m_axi_gmem_BREADY : STD_LOGIC;
    signal fft_U0_ap_start : STD_LOGIC;
    signal fft_U0_start_out : STD_LOGIC;
    signal fft_U0_start_write : STD_LOGIC;
    signal fft_U0_stream_compute_to_fft_read : STD_LOGIC;
    signal fft_U0_stream_fft_to_write_din : STD_LOGIC_VECTOR (127 downto 0);
    signal fft_U0_stream_fft_to_write_write : STD_LOGIC;
    signal fft_U0_ap_done : STD_LOGIC;
    signal fft_U0_ap_ready : STD_LOGIC;
    signal fft_U0_ap_idle : STD_LOGIC;
    signal fft_U0_ap_continue : STD_LOGIC;
    signal write_outputs_U0_ap_start : STD_LOGIC;
    signal write_outputs_U0_ap_done : STD_LOGIC;
    signal write_outputs_U0_ap_continue : STD_LOGIC;
    signal write_outputs_U0_ap_idle : STD_LOGIC;
    signal write_outputs_U0_ap_ready : STD_LOGIC;
    signal write_outputs_U0_stream_fft_to_write_read : STD_LOGIC;
    signal write_outputs_U0_dout_data_0_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_outputs_U0_dout_data_0_TVALID : STD_LOGIC;
    signal write_outputs_U0_dout_data_1_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_outputs_U0_dout_data_1_TVALID : STD_LOGIC;
    signal write_outputs_U0_dout_data_2_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_outputs_U0_dout_data_2_TVALID : STD_LOGIC;
    signal write_outputs_U0_dout_data_3_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal write_outputs_U0_dout_data_3_TVALID : STD_LOGIC;
    signal stream_read_to_compute_full_n : STD_LOGIC;
    signal stream_read_to_compute_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal stream_read_to_compute_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_read_to_compute_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_read_to_compute_empty_n : STD_LOGIC;
    signal stream_compute_to_fft_full_n : STD_LOGIC;
    signal stream_compute_to_fft_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal stream_compute_to_fft_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_compute_to_fft_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_compute_to_fft_empty_n : STD_LOGIC;
    signal stream_fft_to_write_full_n : STD_LOGIC;
    signal stream_fft_to_write_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal stream_fft_to_write_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_fft_to_write_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream_fft_to_write_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_read_inputs_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_read_inputs_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_decimate_pfb_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_decimate_pfb_U0_ap_ready : STD_LOGIC;
    signal start_for_fft_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fft_U0_full_n : STD_LOGIC;
    signal start_for_fft_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fft_U0_empty_n : STD_LOGIC;
    signal start_for_write_outputs_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_outputs_U0_full_n : STD_LOGIC;
    signal start_for_write_outputs_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_outputs_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pfb_multichannel_read_inputs IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        din_data_i0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_i0_TVALID : IN STD_LOGIC;
        din_data_i0_TREADY : OUT STD_LOGIC;
        din_data_q0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_q0_TVALID : IN STD_LOGIC;
        din_data_q0_TREADY : OUT STD_LOGIC;
        din_data_i1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_i1_TVALID : IN STD_LOGIC;
        din_data_i1_TREADY : OUT STD_LOGIC;
        din_data_q1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_q1_TVALID : IN STD_LOGIC;
        din_data_q1_TREADY : OUT STD_LOGIC;
        din_data_i2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_i2_TVALID : IN STD_LOGIC;
        din_data_i2_TREADY : OUT STD_LOGIC;
        din_data_q2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_q2_TVALID : IN STD_LOGIC;
        din_data_q2_TREADY : OUT STD_LOGIC;
        din_data_i3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_i3_TVALID : IN STD_LOGIC;
        din_data_i3_TREADY : OUT STD_LOGIC;
        din_data_q3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        din_data_q3_TVALID : IN STD_LOGIC;
        din_data_q3_TREADY : OUT STD_LOGIC;
        stream_read_to_compute_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        stream_read_to_compute_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_read_to_compute_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_read_to_compute_full_n : IN STD_LOGIC;
        stream_read_to_compute_write : OUT STD_LOGIC );
    end component;


    component pfb_multichannel_decimate_pfb IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream_read_to_compute_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        stream_read_to_compute_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_read_to_compute_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_read_to_compute_empty_n : IN STD_LOGIC;
        stream_read_to_compute_read : OUT STD_LOGIC;
        stream_compute_to_fft_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        stream_compute_to_fft_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_compute_to_fft_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_compute_to_fft_full_n : IN STD_LOGIC;
        stream_compute_to_fft_write : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        coeff : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pfb_multichannel_fft IS
    port (
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream_compute_to_fft_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        stream_compute_to_fft_empty_n : IN STD_LOGIC;
        stream_compute_to_fft_read : OUT STD_LOGIC;
        stream_fft_to_write_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        stream_fft_to_write_full_n : IN STD_LOGIC;
        stream_fft_to_write_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component pfb_multichannel_write_outputs IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_fft_to_write_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        stream_fft_to_write_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_fft_to_write_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream_fft_to_write_empty_n : IN STD_LOGIC;
        stream_fft_to_write_read : OUT STD_LOGIC;
        dout_data_0_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        dout_data_0_TVALID : OUT STD_LOGIC;
        dout_data_0_TREADY : IN STD_LOGIC;
        dout_data_1_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        dout_data_1_TVALID : OUT STD_LOGIC;
        dout_data_1_TREADY : IN STD_LOGIC;
        dout_data_2_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        dout_data_2_TVALID : OUT STD_LOGIC;
        dout_data_2_TREADY : IN STD_LOGIC;
        dout_data_3_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        dout_data_3_TVALID : OUT STD_LOGIC;
        dout_data_3_TREADY : IN STD_LOGIC );
    end component;


    component pfb_multichannel_fifo_w128_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pfb_multichannel_start_for_fft_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pfb_multichannel_start_for_write_outputs_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component pfb_multichannel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component pfb_multichannel_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        coeff : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pfb_multichannel_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component pfb_multichannel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component pfb_multichannel_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        coeff => coeff);

    gmem_m_axi_U : component pfb_multichannel_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 70,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => decimate_pfb_U0_m_axi_gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => decimate_pfb_U0_m_axi_gmem_ARADDR,
        I_ARLEN => decimate_pfb_U0_m_axi_gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => decimate_pfb_U0_m_axi_gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => gmem_BVALID,
        I_BREADY => ap_const_logic_0);

    read_inputs_U0 : component pfb_multichannel_read_inputs
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => read_inputs_U0_ap_start,
        ap_done => read_inputs_U0_ap_done,
        ap_continue => read_inputs_U0_ap_continue,
        ap_idle => read_inputs_U0_ap_idle,
        ap_ready => read_inputs_U0_ap_ready,
        din_data_i0_TDATA => din_data_i0_TDATA,
        din_data_i0_TVALID => din_data_i0_TVALID,
        din_data_i0_TREADY => read_inputs_U0_din_data_i0_TREADY,
        din_data_q0_TDATA => din_data_q0_TDATA,
        din_data_q0_TVALID => din_data_q0_TVALID,
        din_data_q0_TREADY => read_inputs_U0_din_data_q0_TREADY,
        din_data_i1_TDATA => din_data_i1_TDATA,
        din_data_i1_TVALID => din_data_i1_TVALID,
        din_data_i1_TREADY => read_inputs_U0_din_data_i1_TREADY,
        din_data_q1_TDATA => din_data_q1_TDATA,
        din_data_q1_TVALID => din_data_q1_TVALID,
        din_data_q1_TREADY => read_inputs_U0_din_data_q1_TREADY,
        din_data_i2_TDATA => din_data_i2_TDATA,
        din_data_i2_TVALID => din_data_i2_TVALID,
        din_data_i2_TREADY => read_inputs_U0_din_data_i2_TREADY,
        din_data_q2_TDATA => din_data_q2_TDATA,
        din_data_q2_TVALID => din_data_q2_TVALID,
        din_data_q2_TREADY => read_inputs_U0_din_data_q2_TREADY,
        din_data_i3_TDATA => din_data_i3_TDATA,
        din_data_i3_TVALID => din_data_i3_TVALID,
        din_data_i3_TREADY => read_inputs_U0_din_data_i3_TREADY,
        din_data_q3_TDATA => din_data_q3_TDATA,
        din_data_q3_TVALID => din_data_q3_TVALID,
        din_data_q3_TREADY => read_inputs_U0_din_data_q3_TREADY,
        stream_read_to_compute_din => read_inputs_U0_stream_read_to_compute_din,
        stream_read_to_compute_num_data_valid => stream_read_to_compute_num_data_valid,
        stream_read_to_compute_fifo_cap => stream_read_to_compute_fifo_cap,
        stream_read_to_compute_full_n => stream_read_to_compute_full_n,
        stream_read_to_compute_write => read_inputs_U0_stream_read_to_compute_write);

    decimate_pfb_U0 : component pfb_multichannel_decimate_pfb
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => decimate_pfb_U0_ap_start,
        start_full_n => start_for_fft_U0_full_n,
        ap_done => decimate_pfb_U0_ap_done,
        ap_continue => decimate_pfb_U0_ap_continue,
        ap_idle => decimate_pfb_U0_ap_idle,
        ap_ready => decimate_pfb_U0_ap_ready,
        start_out => decimate_pfb_U0_start_out,
        start_write => decimate_pfb_U0_start_write,
        stream_read_to_compute_dout => stream_read_to_compute_dout,
        stream_read_to_compute_num_data_valid => stream_read_to_compute_num_data_valid,
        stream_read_to_compute_fifo_cap => stream_read_to_compute_fifo_cap,
        stream_read_to_compute_empty_n => stream_read_to_compute_empty_n,
        stream_read_to_compute_read => decimate_pfb_U0_stream_read_to_compute_read,
        stream_compute_to_fft_din => decimate_pfb_U0_stream_compute_to_fft_din,
        stream_compute_to_fft_num_data_valid => stream_compute_to_fft_num_data_valid,
        stream_compute_to_fft_fifo_cap => stream_compute_to_fft_fifo_cap,
        stream_compute_to_fft_full_n => stream_compute_to_fft_full_n,
        stream_compute_to_fft_write => decimate_pfb_U0_stream_compute_to_fft_write,
        m_axi_gmem_AWVALID => decimate_pfb_U0_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => decimate_pfb_U0_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => decimate_pfb_U0_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => decimate_pfb_U0_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => decimate_pfb_U0_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => decimate_pfb_U0_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => decimate_pfb_U0_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => decimate_pfb_U0_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => decimate_pfb_U0_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => decimate_pfb_U0_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => decimate_pfb_U0_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => decimate_pfb_U0_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => decimate_pfb_U0_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => decimate_pfb_U0_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => decimate_pfb_U0_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => decimate_pfb_U0_m_axi_gmem_WLAST,
        m_axi_gmem_WID => decimate_pfb_U0_m_axi_gmem_WID,
        m_axi_gmem_WUSER => decimate_pfb_U0_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => decimate_pfb_U0_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => decimate_pfb_U0_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => decimate_pfb_U0_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => decimate_pfb_U0_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => decimate_pfb_U0_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => decimate_pfb_U0_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => decimate_pfb_U0_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => decimate_pfb_U0_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => decimate_pfb_U0_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => decimate_pfb_U0_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => decimate_pfb_U0_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => decimate_pfb_U0_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => decimate_pfb_U0_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => gmem_RLAST,
        m_axi_gmem_RID => gmem_RID,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => gmem_RUSER,
        m_axi_gmem_RRESP => gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => decimate_pfb_U0_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        coeff => coeff);

    fft_U0 : component pfb_multichannel_fft
    port map (
        ap_start => fft_U0_ap_start,
        start_full_n => start_for_write_outputs_U0_full_n,
        start_out => fft_U0_start_out,
        start_write => fft_U0_start_write,
        stream_compute_to_fft_dout => stream_compute_to_fft_dout,
        stream_compute_to_fft_empty_n => stream_compute_to_fft_empty_n,
        stream_compute_to_fft_read => fft_U0_stream_compute_to_fft_read,
        stream_fft_to_write_din => fft_U0_stream_fft_to_write_din,
        stream_fft_to_write_full_n => stream_fft_to_write_full_n,
        stream_fft_to_write_write => fft_U0_stream_fft_to_write_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_done => fft_U0_ap_done,
        ap_ready => fft_U0_ap_ready,
        ap_idle => fft_U0_ap_idle,
        ap_continue => fft_U0_ap_continue);

    write_outputs_U0 : component pfb_multichannel_write_outputs
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => write_outputs_U0_ap_start,
        ap_done => write_outputs_U0_ap_done,
        ap_continue => write_outputs_U0_ap_continue,
        ap_idle => write_outputs_U0_ap_idle,
        ap_ready => write_outputs_U0_ap_ready,
        stream_fft_to_write_dout => stream_fft_to_write_dout,
        stream_fft_to_write_num_data_valid => stream_fft_to_write_num_data_valid,
        stream_fft_to_write_fifo_cap => stream_fft_to_write_fifo_cap,
        stream_fft_to_write_empty_n => stream_fft_to_write_empty_n,
        stream_fft_to_write_read => write_outputs_U0_stream_fft_to_write_read,
        dout_data_0_TDATA => write_outputs_U0_dout_data_0_TDATA,
        dout_data_0_TVALID => write_outputs_U0_dout_data_0_TVALID,
        dout_data_0_TREADY => dout_data_0_TREADY,
        dout_data_1_TDATA => write_outputs_U0_dout_data_1_TDATA,
        dout_data_1_TVALID => write_outputs_U0_dout_data_1_TVALID,
        dout_data_1_TREADY => dout_data_1_TREADY,
        dout_data_2_TDATA => write_outputs_U0_dout_data_2_TDATA,
        dout_data_2_TVALID => write_outputs_U0_dout_data_2_TVALID,
        dout_data_2_TREADY => dout_data_2_TREADY,
        dout_data_3_TDATA => write_outputs_U0_dout_data_3_TDATA,
        dout_data_3_TVALID => write_outputs_U0_dout_data_3_TVALID,
        dout_data_3_TREADY => dout_data_3_TREADY);

    stream_read_to_compute_U : component pfb_multichannel_fifo_w128_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_inputs_U0_stream_read_to_compute_din,
        if_full_n => stream_read_to_compute_full_n,
        if_write => read_inputs_U0_stream_read_to_compute_write,
        if_dout => stream_read_to_compute_dout,
        if_num_data_valid => stream_read_to_compute_num_data_valid,
        if_fifo_cap => stream_read_to_compute_fifo_cap,
        if_empty_n => stream_read_to_compute_empty_n,
        if_read => decimate_pfb_U0_stream_read_to_compute_read);

    stream_compute_to_fft_U : component pfb_multichannel_fifo_w128_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => decimate_pfb_U0_stream_compute_to_fft_din,
        if_full_n => stream_compute_to_fft_full_n,
        if_write => decimate_pfb_U0_stream_compute_to_fft_write,
        if_dout => stream_compute_to_fft_dout,
        if_num_data_valid => stream_compute_to_fft_num_data_valid,
        if_fifo_cap => stream_compute_to_fft_fifo_cap,
        if_empty_n => stream_compute_to_fft_empty_n,
        if_read => fft_U0_stream_compute_to_fft_read);

    stream_fft_to_write_U : component pfb_multichannel_fifo_w128_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fft_U0_stream_fft_to_write_din,
        if_full_n => stream_fft_to_write_full_n,
        if_write => fft_U0_stream_fft_to_write_write,
        if_dout => stream_fft_to_write_dout,
        if_num_data_valid => stream_fft_to_write_num_data_valid,
        if_fifo_cap => stream_fft_to_write_fifo_cap,
        if_empty_n => stream_fft_to_write_empty_n,
        if_read => write_outputs_U0_stream_fft_to_write_read);

    start_for_fft_U0_U : component pfb_multichannel_start_for_fft_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_fft_U0_din,
        if_full_n => start_for_fft_U0_full_n,
        if_write => decimate_pfb_U0_start_write,
        if_dout => start_for_fft_U0_dout,
        if_empty_n => start_for_fft_U0_empty_n,
        if_read => fft_U0_ap_ready);

    start_for_write_outputs_U0_U : component pfb_multichannel_start_for_write_outputs_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_write_outputs_U0_din,
        if_full_n => start_for_write_outputs_U0_full_n,
        if_write => fft_U0_start_write,
        if_dout => start_for_write_outputs_U0_dout,
        if_empty_n => start_for_write_outputs_U0_empty_n,
        if_read => write_outputs_U0_ap_ready);





    ap_sync_reg_decimate_pfb_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_decimate_pfb_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_decimate_pfb_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_decimate_pfb_U0_ap_ready <= ap_sync_decimate_pfb_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_read_inputs_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_read_inputs_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_read_inputs_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_read_inputs_U0_ap_ready <= ap_sync_read_inputs_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= write_outputs_U0_ap_done;
    ap_idle <= (write_outputs_U0_ap_idle and read_inputs_U0_ap_idle and fft_U0_ap_idle and decimate_pfb_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_decimate_pfb_U0_ap_ready <= (decimate_pfb_U0_ap_ready or ap_sync_reg_decimate_pfb_U0_ap_ready);
    ap_sync_read_inputs_U0_ap_ready <= (read_inputs_U0_ap_ready or ap_sync_reg_read_inputs_U0_ap_ready);
    ap_sync_ready <= (ap_sync_read_inputs_U0_ap_ready and ap_sync_decimate_pfb_U0_ap_ready);
    decimate_pfb_U0_ap_continue <= ap_const_logic_1;
    decimate_pfb_U0_ap_start <= ((ap_sync_reg_decimate_pfb_U0_ap_ready xor ap_const_logic_1) and ap_start);
    din_data_i0_TREADY <= read_inputs_U0_din_data_i0_TREADY;
    din_data_i1_TREADY <= read_inputs_U0_din_data_i1_TREADY;
    din_data_i2_TREADY <= read_inputs_U0_din_data_i2_TREADY;
    din_data_i3_TREADY <= read_inputs_U0_din_data_i3_TREADY;
    din_data_q0_TREADY <= read_inputs_U0_din_data_q0_TREADY;
    din_data_q1_TREADY <= read_inputs_U0_din_data_q1_TREADY;
    din_data_q2_TREADY <= read_inputs_U0_din_data_q2_TREADY;
    din_data_q3_TREADY <= read_inputs_U0_din_data_q3_TREADY;
    dout_data_0_TDATA <= write_outputs_U0_dout_data_0_TDATA;
    dout_data_0_TVALID <= write_outputs_U0_dout_data_0_TVALID;
    dout_data_1_TDATA <= write_outputs_U0_dout_data_1_TDATA;
    dout_data_1_TVALID <= write_outputs_U0_dout_data_1_TVALID;
    dout_data_2_TDATA <= write_outputs_U0_dout_data_2_TDATA;
    dout_data_2_TVALID <= write_outputs_U0_dout_data_2_TVALID;
    dout_data_3_TDATA <= write_outputs_U0_dout_data_3_TDATA;
    dout_data_3_TVALID <= write_outputs_U0_dout_data_3_TVALID;
    fft_U0_ap_continue <= ap_const_logic_1;
    fft_U0_ap_start <= start_for_fft_U0_empty_n;
    gmem_RID <= ap_const_lv1_0;
    gmem_RLAST <= ap_const_logic_0;
    gmem_RRESP <= ap_const_lv2_0;
    gmem_RUSER <= ap_const_lv1_0;
    read_inputs_U0_ap_continue <= ap_const_logic_1;
    read_inputs_U0_ap_start <= ((ap_sync_reg_read_inputs_U0_ap_ready xor ap_const_logic_1) and ap_start);
    start_for_fft_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_write_outputs_U0_din <= (0=>ap_const_logic_1, others=>'-');
    write_outputs_U0_ap_continue <= ap_const_logic_1;
    write_outputs_U0_ap_start <= start_for_write_outputs_U0_empty_n;
end behav;
