{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 18:59:32 2013 " "Info: Processing started: Tue Nov 19 18:59:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T4 " "Info: Assuming node \"T4\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "T4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "T4 register register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\] 275.03 MHz Internal " "Info: Clock \"T4\" Internal fmax is restricted to 275.03 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.269 ns + Longest register register " "Info: + Longest register to register delay is 2.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\] 1 REG LC_X1_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y6_N1; Fanout = 4; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.564 ns) 1.096 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella1~COUT 2 COMB LC_X1_Y6_N1 2 " "Info: 2: + IC(0.532 ns) + CELL(0.564 ns) = 1.096 ns; Loc. = LC_X1_Y6_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.174 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella2~COUT 3 COMB LC_X1_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.174 ns; Loc. = LC_X1_Y6_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.252 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella3~COUT 4 COMB LC_X1_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.252 ns; Loc. = LC_X1_Y6_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.430 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella4~COUT 5 COMB LC_X1_Y6_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.430 ns; Loc. = LC_X1_Y6_N4; Fanout = 3; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.269 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\] 6 REG LC_X1_Y6_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.269 ns; Loc. = LC_X1_Y6_N7; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.55 % ) " "Info: Total cell delay = 1.737 ns ( 76.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 23.45 % ) " "Info: Total interconnect delay = 0.532 ns ( 23.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"T4\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns T4 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\] 2 REG LC_X1_Y6_N7 2 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X1_Y6_N7; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"T4\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns T4 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\] 2 REG LC_X1_Y6_N1 4 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X1_Y6_N1; Fanout = 4; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_7qi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.532ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_7qi.tdf" "" { Text "D:/PCAR/db/cntr_7qi.tdf" 99 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst6\[7\] B\[7\] T4 5.186 ns register " "Info: tsu for register \"inst6\[7\]\" (data pin = \"B\[7\]\", clock pin = \"T4\") is 5.186 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.051 ns + Longest pin register " "Info: + Longest pin to register delay is 8.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns B\[7\] 1 PIN PIN_21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 4; PIN Node = 'B\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 72 32 200 88 "B\[7..0\]" "" } { 272 344 401 288 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.975 ns) + CELL(0.607 ns) 8.051 ns inst6\[7\] 2 REG LC_X2_Y6_N7 1 " "Info: 2: + IC(5.975 ns) + CELL(0.607 ns) = 8.051 ns; Loc. = LC_X2_Y6_N7; Fanout = 1; REG Node = 'inst6\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.582 ns" { B[7] inst6[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 25.79 % ) " "Info: Total cell delay = 2.076 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.975 ns ( 74.21 % ) " "Info: Total interconnect delay = 5.975 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.051 ns" { B[7] inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.051 ns" { B[7] {} B[7]~out0 {} inst6[7] {} } { 0.000ns 0.000ns 5.975ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"T4\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns T4 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns inst6\[7\] 2 REG LC_X2_Y6_N7 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X2_Y6_N7; Fanout = 1; REG Node = 'inst6\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { T4 inst6[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} inst6[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.051 ns" { B[7] inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.051 ns" { B[7] {} B[7]~out0 {} inst6[7] {} } { 0.000ns 0.000ns 5.975ns } { 0.000ns 1.469ns 0.607ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 inst6[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} inst6[7] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "T4 Q\[1\] inst6\[1\] 9.486 ns register " "Info: tco from clock \"T4\" to destination pin \"Q\[1\]\" through register \"inst6\[1\]\" is 9.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 2.902 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns T4 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns inst6\[1\] 2 REG LC_X3_Y6_N5 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; REG Node = 'inst6\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { T4 inst6[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 inst6[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} inst6[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.360 ns + Longest register pin " "Info: + Longest register to pin delay is 6.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6\[1\] 1 REG LC_X3_Y6_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; REG Node = 'inst6\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.236 ns) + CELL(2.124 ns) 6.360 ns Q\[1\] 2 PIN PIN_138 0 " "Info: 2: + IC(4.236 ns) + CELL(2.124 ns) = 6.360 ns; Loc. = PIN_138; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { inst6[1] Q[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 184 504 680 200 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 33.40 % ) " "Info: Total cell delay = 2.124 ns ( 33.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.236 ns ( 66.60 % ) " "Info: Total interconnect delay = 4.236 ns ( 66.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { inst6[1] Q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { inst6[1] {} Q[1] {} } { 0.000ns 4.236ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 inst6[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} inst6[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { inst6[1] Q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { inst6[1] {} Q[1] {} } { 0.000ns 4.236ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] LED\[3\] 13.698 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"LED\[3\]\" is 13.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns B\[3\] 1 PIN PIN_45 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_45; Fanout = 4; PIN Node = 'B\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 72 32 200 88 "B\[7..0\]" "" } { 272 344 401 288 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.971 ns) + CELL(0.432 ns) 6.872 ns inst4\[3\]~COUT1_74 2 COMB LC_X2_Y6_N2 1 " "Info: 2: + IC(4.971 ns) + CELL(0.432 ns) = 6.872 ns; Loc. = LC_X2_Y6_N2; Fanout = 1; COMB Node = 'inst4\[3\]~COUT1_74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.403 ns" { B[3] inst4[3]~COUT1_74 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 272 384 432 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.480 ns inst4\[3\]~35 3 COMB LC_X2_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 7.480 ns; Loc. = LC_X2_Y6_N3; Fanout = 1; COMB Node = 'inst4\[3\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { inst4[3]~COUT1_74 inst4[3]~35 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 272 384 432 304 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.094 ns) + CELL(2.124 ns) 13.698 ns LED\[3\] 4 PIN PIN_136 0 " "Info: 4: + IC(4.094 ns) + CELL(2.124 ns) = 13.698 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.218 ns" { inst4[3]~35 LED[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 280 456 632 296 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.633 ns ( 33.82 % ) " "Info: Total cell delay = 4.633 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.065 ns ( 66.18 % ) " "Info: Total interconnect delay = 9.065 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.698 ns" { B[3] inst4[3]~COUT1_74 inst4[3]~35 LED[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.698 ns" { B[3] {} B[3]~out0 {} inst4[3]~COUT1_74 {} inst4[3]~35 {} LED[3] {} } { 0.000ns 0.000ns 4.971ns 0.000ns 4.094ns } { 0.000ns 1.469ns 0.432ns 0.608ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst6\[3\] B\[3\] T4 -3.845 ns register " "Info: th for register \"inst6\[3\]\" (data pin = \"B\[3\]\", clock pin = \"T4\") is -3.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns T4 1 CLK PIN_29 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 16; CLK Node = 'T4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 104 32 200 120 "T4" "" } { 192 392 424 208 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns inst6\[3\] 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst6\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { T4 inst6[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 inst6[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} inst6[3] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns B\[3\] 1 PIN PIN_45 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_45; Fanout = 4; PIN Node = 'B\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 72 32 200 88 "B\[7..0\]" "" } { 272 344 401 288 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.984 ns) + CELL(0.309 ns) 6.762 ns inst6\[3\] 2 REG LC_X2_Y6_N4 1 " "Info: 2: + IC(4.984 ns) + CELL(0.309 ns) = 6.762 ns; Loc. = LC_X2_Y6_N4; Fanout = 1; REG Node = 'inst6\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.293 ns" { B[3] inst6[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/PCAR/Block1.bdf" { { 168 424 488 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.778 ns ( 26.29 % ) " "Info: Total cell delay = 1.778 ns ( 26.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.984 ns ( 73.71 % ) " "Info: Total interconnect delay = 4.984 ns ( 73.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { B[3] inst6[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { B[3] {} B[3]~out0 {} inst6[3] {} } { 0.000ns 0.000ns 4.984ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { T4 inst6[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { T4 {} T4~out0 {} inst6[3] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { B[3] inst6[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { B[3] {} B[3]~out0 {} inst6[3] {} } { 0.000ns 0.000ns 4.984ns } { 0.000ns 1.469ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 18:59:33 2013 " "Info: Processing ended: Tue Nov 19 18:59:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
