#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Oct 22 17:58:37 2023
# Process ID: 43732
# Current directory: C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.runs/synth_1
# Command line: vivado.exe -log mcu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcu.tcl
# Log file: C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.runs/synth_1/mcu.vds
# Journal file: C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mcu.tcl -notrace
Command: synth_design -top mcu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25140
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mcu' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/mcu.sv:46]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/pc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/pc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/imem.sv:22]
INFO: [Synth 8-3876] $readmem data file 'imem.mem' is read successfully [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/imem.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'imem' (2#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/imem.sv:22]
INFO: [Synth 8-6157] synthesizing module 'branch_cond_gen' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/branch_cond_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond_gen' (3#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/branch_cond_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/ctrl_unit.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/ctrl_unit.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (4#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/ctrl_unit.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu_srcA' does not match port width (2) of module 'ctrl_unit' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/mcu.sv:96]
WARNING: [Synth 8-689] width (1) of port connection 'alu_srcB' does not match port width (3) of module 'ctrl_unit' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/mcu.sv:97]
WARNING: [Synth 8-7071] port 'rf_we' of module 'ctrl_unit' is unconnected for instance 'CTRL_UNIT' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/mcu.sv:86]
WARNING: [Synth 8-7023] instance 'CTRL_UNIT' of module 'ctrl_unit' has 14 connections declared, but only 13 given [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/mcu.sv:86]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/imm_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (6#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/imm_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'branch_addr_gen' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/branch_addr_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_addr_gen' (7#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/branch_addr_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/alu.sv:23]
	Parameter alu_ADD bound to: 4'b0000 
	Parameter alu_SLL bound to: 4'b0001 
	Parameter alu_SLT bound to: 4'b0010 
	Parameter alu_SLTU bound to: 4'b0011 
	Parameter alu_XOR bound to: 4'b0100 
	Parameter alu_SRL bound to: 4'b0101 
	Parameter alu_OR bound to: 4'b0110 
	Parameter alu_AND bound to: 4'b0111 
	Parameter alu_SUB bound to: 4'b1000 
	Parameter alu_LUI bound to: 4'b1001 
	Parameter alu_SRA bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (9#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mcu' (10#1) [C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.srcs/sources_1/new/mcu.sv:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.023 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.023 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-729] Failed to open 'C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.runs/synth_1/.Xil/Vivado-43732-LAPTOP-NLET9JJQ//incrSyn/3522247862/u/g//global_name.straps.rtd': No such file or directory
ERROR: [Synth 8-787] cannot access rtd files in 'C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.runs/synth_1/.Xil/Vivado-43732-LAPTOP-NLET9JJQ/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in 'C:/Users/alexa/Desktop/Everything/School/CollegeYear3/Fall/CPE333/repo/cpe333-architecture/risc-v-single-cycle-pipeline-no-hazard/risc-v-single-cycle-pipeline-no-hazard.runs/synth_1/.Xil/Vivado-43732-LAPTOP-NLET9JJQ/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
