Simulator report for ALU16
Mon Mar 16 02:43:39 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 290 nodes    ;
; Simulation Coverage         ;      48.97 % ;
; Total Number of Transitions ; 6662         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      48.97 % ;
; Total nodes checked                                 ; 290          ;
; Total output ports checked                          ; 290          ;
; Total output ports with complete 1/0-value coverage ; 142          ;
; Total output ports with no 1/0-value coverage       ; 146          ;
; Total output ports with no 1-value coverage         ; 147          ;
; Total output ports with no 0-value coverage         ; 147          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                      ;
+-------------------------------------------------------+-------------------------------------------------------+------------------+
; Node Name                                             ; Output Port Name                                      ; Output Port Type ;
+-------------------------------------------------------+-------------------------------------------------------+------------------+
; |ALU16|ZERO~0                                         ; |ALU16|ZERO~0                                         ; out0             ;
; |ALU16|ZERO~1                                         ; |ALU16|ZERO~1                                         ; out0             ;
; |ALU16|ZERO~2                                         ; |ALU16|ZERO~2                                         ; out0             ;
; |ALU16|A[0]                                           ; |ALU16|A[0]                                           ; out              ;
; |ALU16|A[1]                                           ; |ALU16|A[1]                                           ; out              ;
; |ALU16|A[2]                                           ; |ALU16|A[2]                                           ; out              ;
; |ALU16|A[3]                                           ; |ALU16|A[3]                                           ; out              ;
; |ALU16|A[4]                                           ; |ALU16|A[4]                                           ; out              ;
; |ALU16|A[5]                                           ; |ALU16|A[5]                                           ; out              ;
; |ALU16|A[6]                                           ; |ALU16|A[6]                                           ; out              ;
; |ALU16|A[7]                                           ; |ALU16|A[7]                                           ; out              ;
; |ALU16|A[8]                                           ; |ALU16|A[8]                                           ; out              ;
; |ALU16|A[9]                                           ; |ALU16|A[9]                                           ; out              ;
; |ALU16|A[10]                                          ; |ALU16|A[10]                                          ; out              ;
; |ALU16|A[11]                                          ; |ALU16|A[11]                                          ; out              ;
; |ALU16|A[12]                                          ; |ALU16|A[12]                                          ; out              ;
; |ALU16|A[13]                                          ; |ALU16|A[13]                                          ; out              ;
; |ALU16|A[14]                                          ; |ALU16|A[14]                                          ; out              ;
; |ALU16|A[15]                                          ; |ALU16|A[15]                                          ; out              ;
; |ALU16|B[0]                                           ; |ALU16|B[0]                                           ; out              ;
; |ALU16|B[1]                                           ; |ALU16|B[1]                                           ; out              ;
; |ALU16|B[2]                                           ; |ALU16|B[2]                                           ; out              ;
; |ALU16|B[3]                                           ; |ALU16|B[3]                                           ; out              ;
; |ALU16|B[4]                                           ; |ALU16|B[4]                                           ; out              ;
; |ALU16|B[5]                                           ; |ALU16|B[5]                                           ; out              ;
; |ALU16|F[0]                                           ; |ALU16|F[0]                                           ; pin_out          ;
; |ALU16|COUT                                           ; |ALU16|COUT                                           ; pin_out          ;
; |ALU16|OVERFLOW                                       ; |ALU16|OVERFLOW                                       ; pin_out          ;
; |ALU16|ZERO                                           ; |ALU16|ZERO                                           ; pin_out          ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~0                  ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~0                  ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C[1]                 ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C[1]                 ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~1                  ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~1                  ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C[2]                 ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C[2]                 ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~2                  ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~2                  ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C[3]                 ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C[3]                 ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~3                  ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|C~3                  ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|Cout                 ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|Cout                 ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|Overflow             ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|Overflow             ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA3|p        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA3|p        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA3|s        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA3|s        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA3|g        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA3|g        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA2|p        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA2|p        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA2|s        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA2|s        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA2|g        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA2|g        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA1|p        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA1|p        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA1|s        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA1|s        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA1|g        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA1|g        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA0|p        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA0|p        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA0|s        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA0|s        ; out0             ;
; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA0|g        ; |ALU16|ALU4:ALU_3|ADD4:A_B_Adder|fulladd:FA0|g        ; out0             ;
; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[0]           ; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[0]           ; out0             ;
; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[1]           ; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[1]           ; out0             ;
; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[2]           ; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[2]           ; out0             ;
; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[3]           ; |ALU16|ALU4:ALU_3|BWOR4:bitwiseOr|output[3]           ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~0                  ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~0                  ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C[1]                 ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C[1]                 ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~1                  ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~1                  ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C[2]                 ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C[2]                 ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~2                  ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~2                  ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C[3]                 ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C[3]                 ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~3                  ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|C~3                  ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|Cout                 ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|Cout                 ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|p        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|p        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|s        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|s        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|p        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|p        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|s        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|s        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|p        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|p        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|s        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|s        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA0|p        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA0|p        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA0|s        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA0|s        ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA0|g        ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA0|g        ; out0             ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[0]           ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[0]           ; out0             ;
; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[1]         ; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[1]         ; out0             ;
; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[2]         ; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[2]         ; out0             ;
; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[3]         ; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[3]         ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~0                  ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~0                  ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C[1]                 ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C[1]                 ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~1                  ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~1                  ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C[2]                 ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C[2]                 ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~2                  ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~2                  ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C[3]                 ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C[3]                 ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~3                  ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|C~3                  ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|Cout                 ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|Cout                 ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA3|p        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA3|p        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA3|s        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA3|s        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA3|g        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA3|g        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA2|p        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA2|p        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA2|s        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA2|s        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA2|g        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA2|g        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA1|p        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA1|p        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA1|s        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA1|s        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA1|g        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA1|g        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA0|p        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA0|p        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA0|s        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA0|s        ; out0             ;
; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA0|g        ; |ALU16|ALU4:ALU_1|ADD4:A_B_Adder|fulladd:FA0|g        ; out0             ;
; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[1]        ; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[1]        ; out              ;
; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[0]        ; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[0]        ; out              ;
; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[0]           ; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[0]           ; out0             ;
; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[1]           ; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[1]           ; out0             ;
; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[2]           ; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[2]           ; out0             ;
; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[3]           ; |ALU16|ALU4:ALU_1|BWOR4:bitwiseOr|output[3]           ; out0             ;
; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[0]         ; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[0]         ; out0             ;
; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[1]         ; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[1]         ; out0             ;
; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[2]         ; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[2]         ; out0             ;
; |ALU16|ALU4:ALU_0|ZERO~0                              ; |ALU16|ALU4:ALU_0|ZERO~0                              ; out0             ;
; |ALU16|ALU4:ALU_0|ZERO                                ; |ALU16|ALU4:ALU_0|ZERO                                ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]~0 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]~0 ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]   ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]   ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]~1 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]~1 ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]~2 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[0]~2 ; out              ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~0                  ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~0                  ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C[1]                 ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C[1]                 ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~1                  ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~1                  ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C[2]                 ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C[2]                 ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~2                  ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~2                  ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C[3]                 ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C[3]                 ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~3                  ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|C~3                  ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|Cout                 ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|Cout                 ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA3|p        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA3|p        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA3|s        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA3|s        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA3|g        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA3|g        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA2|p        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA2|p        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA2|s        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA2|s        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA2|g        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA2|g        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA1|p        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA1|p        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA1|s        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA1|s        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA1|g        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA1|g        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA0|p        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA0|p        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA0|s        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA0|s        ; out0             ;
; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA0|g        ; |ALU16|ALU4:ALU_0|ADD4:A_B_Adder|fulladd:FA0|g        ; out0             ;
; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[3]        ; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[3]        ; out              ;
; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[2]        ; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[2]        ; out              ;
; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[1]        ; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[1]        ; out              ;
; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[0]        ; |ALU16|ALU4:ALU_0|PINV4:b_inv_or_not|output[0]        ; out              ;
; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[0]           ; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[0]           ; out0             ;
; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[1]           ; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[1]           ; out0             ;
; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[2]           ; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[2]           ; out0             ;
; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[3]           ; |ALU16|ALU4:ALU_0|BWOR4:bitwiseOr|output[3]           ; out0             ;
; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[0]         ; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[0]         ; out0             ;
; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[1]         ; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[1]         ; out0             ;
; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[2]         ; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[2]         ; out0             ;
; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[3]         ; |ALU16|ALU4:ALU_0|BWAND4:bitwiseAnd|output[3]         ; out0             ;
+-------------------------------------------------------+-------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |ALU16|B[7]                                            ; |ALU16|B[7]                                            ; out              ;
; |ALU16|B[8]                                            ; |ALU16|B[8]                                            ; out              ;
; |ALU16|B[9]                                            ; |ALU16|B[9]                                            ; out              ;
; |ALU16|B[10]                                           ; |ALU16|B[10]                                           ; out              ;
; |ALU16|B[11]                                           ; |ALU16|B[11]                                           ; out              ;
; |ALU16|B[12]                                           ; |ALU16|B[12]                                           ; out              ;
; |ALU16|B[13]                                           ; |ALU16|B[13]                                           ; out              ;
; |ALU16|B[14]                                           ; |ALU16|B[14]                                           ; out              ;
; |ALU16|B[15]                                           ; |ALU16|B[15]                                           ; out              ;
; |ALU16|SEL[0]                                          ; |ALU16|SEL[0]                                          ; out              ;
; |ALU16|SEL[1]                                          ; |ALU16|SEL[1]                                          ; out              ;
; |ALU16|SEL[2]                                          ; |ALU16|SEL[2]                                          ; out              ;
; |ALU16|F[1]                                            ; |ALU16|F[1]                                            ; pin_out          ;
; |ALU16|F[2]                                            ; |ALU16|F[2]                                            ; pin_out          ;
; |ALU16|F[3]                                            ; |ALU16|F[3]                                            ; pin_out          ;
; |ALU16|F[4]                                            ; |ALU16|F[4]                                            ; pin_out          ;
; |ALU16|F[5]                                            ; |ALU16|F[5]                                            ; pin_out          ;
; |ALU16|F[6]                                            ; |ALU16|F[6]                                            ; pin_out          ;
; |ALU16|F[7]                                            ; |ALU16|F[7]                                            ; pin_out          ;
; |ALU16|F[8]                                            ; |ALU16|F[8]                                            ; pin_out          ;
; |ALU16|F[9]                                            ; |ALU16|F[9]                                            ; pin_out          ;
; |ALU16|F[10]                                           ; |ALU16|F[10]                                           ; pin_out          ;
; |ALU16|F[11]                                           ; |ALU16|F[11]                                           ; pin_out          ;
; |ALU16|F[12]                                           ; |ALU16|F[12]                                           ; pin_out          ;
; |ALU16|F[13]                                           ; |ALU16|F[13]                                           ; pin_out          ;
; |ALU16|F[14]                                           ; |ALU16|F[14]                                           ; pin_out          ;
; |ALU16|F[15]                                           ; |ALU16|F[15]                                           ; pin_out          ;
; |ALU16|ALU4:ALU_3|ZERO~0                               ; |ALU16|ALU4:ALU_3|ZERO~0                               ; out0             ;
; |ALU16|ALU4:ALU_3|ZERO~1                               ; |ALU16|ALU4:ALU_3|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_3|ZERO                                 ; |ALU16|ALU4:ALU_3|ZERO                                 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~0  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~0  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~1  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~1  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~2  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~2  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[3]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[3]         ; out              ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[2]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[2]         ; out              ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[1]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[1]         ; out              ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[0]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[0]         ; out              ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[0]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[0]          ; out0             ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[1]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[1]          ; out0             ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[2]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[2]          ; out0             ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[3]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[3]          ; out0             ;
; |ALU16|ALU4:ALU_2|ZERO~0                               ; |ALU16|ALU4:ALU_2|ZERO~0                               ; out0             ;
; |ALU16|ALU4:ALU_2|ZERO~1                               ; |ALU16|ALU4:ALU_2|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_2|ZERO                                 ; |ALU16|ALU4:ALU_2|ZERO                                 ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~0  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~0  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~1  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~1  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~2  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~2  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|g         ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|g         ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|g         ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|g         ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|g         ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|g         ; out0             ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[3]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[3]         ; out              ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[2]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[2]         ; out              ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[1]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[1]         ; out              ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[0]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[0]         ; out              ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[1]            ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[1]            ; out0             ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[2]            ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[2]            ; out0             ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[3]            ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[3]            ; out0             ;
; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[0]          ; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[0]          ; out0             ;
; |ALU16|ALU4:ALU_1|ZERO~0                               ; |ALU16|ALU4:ALU_1|ZERO~0                               ; out0             ;
; |ALU16|ALU4:ALU_1|ZERO~1                               ; |ALU16|ALU4:ALU_1|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_1|ZERO                                 ; |ALU16|ALU4:ALU_1|ZERO                                 ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~0  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~0  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~1  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~1  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~2  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~2  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[3]         ; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[3]         ; out              ;
; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[2]         ; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[2]         ; out              ;
; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[3]          ; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[3]          ; out0             ;
; |ALU16|ALU4:ALU_0|ZERO~1                               ; |ALU16|ALU4:ALU_0|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |ALU16|B[6]                                            ; |ALU16|B[6]                                            ; out              ;
; |ALU16|B[7]                                            ; |ALU16|B[7]                                            ; out              ;
; |ALU16|B[8]                                            ; |ALU16|B[8]                                            ; out              ;
; |ALU16|B[9]                                            ; |ALU16|B[9]                                            ; out              ;
; |ALU16|B[10]                                           ; |ALU16|B[10]                                           ; out              ;
; |ALU16|B[11]                                           ; |ALU16|B[11]                                           ; out              ;
; |ALU16|B[12]                                           ; |ALU16|B[12]                                           ; out              ;
; |ALU16|B[13]                                           ; |ALU16|B[13]                                           ; out              ;
; |ALU16|B[14]                                           ; |ALU16|B[14]                                           ; out              ;
; |ALU16|B[15]                                           ; |ALU16|B[15]                                           ; out              ;
; |ALU16|SEL[0]                                          ; |ALU16|SEL[0]                                          ; out              ;
; |ALU16|SEL[1]                                          ; |ALU16|SEL[1]                                          ; out              ;
; |ALU16|SEL[2]                                          ; |ALU16|SEL[2]                                          ; out              ;
; |ALU16|F[1]                                            ; |ALU16|F[1]                                            ; pin_out          ;
; |ALU16|F[2]                                            ; |ALU16|F[2]                                            ; pin_out          ;
; |ALU16|F[3]                                            ; |ALU16|F[3]                                            ; pin_out          ;
; |ALU16|F[4]                                            ; |ALU16|F[4]                                            ; pin_out          ;
; |ALU16|F[5]                                            ; |ALU16|F[5]                                            ; pin_out          ;
; |ALU16|F[6]                                            ; |ALU16|F[6]                                            ; pin_out          ;
; |ALU16|F[7]                                            ; |ALU16|F[7]                                            ; pin_out          ;
; |ALU16|F[8]                                            ; |ALU16|F[8]                                            ; pin_out          ;
; |ALU16|F[9]                                            ; |ALU16|F[9]                                            ; pin_out          ;
; |ALU16|F[10]                                           ; |ALU16|F[10]                                           ; pin_out          ;
; |ALU16|F[11]                                           ; |ALU16|F[11]                                           ; pin_out          ;
; |ALU16|F[12]                                           ; |ALU16|F[12]                                           ; pin_out          ;
; |ALU16|F[13]                                           ; |ALU16|F[13]                                           ; pin_out          ;
; |ALU16|F[14]                                           ; |ALU16|F[14]                                           ; pin_out          ;
; |ALU16|F[15]                                           ; |ALU16|F[15]                                           ; pin_out          ;
; |ALU16|ALU4:ALU_3|ZERO~0                               ; |ALU16|ALU4:ALU_3|ZERO~0                               ; out0             ;
; |ALU16|ALU4:ALU_3|ZERO~1                               ; |ALU16|ALU4:ALU_3|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_3|ZERO                                 ; |ALU16|ALU4:ALU_3|ZERO                                 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~0  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~0  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~1  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~1  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~2  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[0]~2  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[3]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[3]         ; out              ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[2]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[2]         ; out              ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[1]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[1]         ; out              ;
; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[0]         ; |ALU16|ALU4:ALU_3|PINV4:b_inv_or_not|output[0]         ; out              ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[0]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[0]          ; out0             ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[1]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[1]          ; out0             ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[2]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[2]          ; out0             ;
; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[3]          ; |ALU16|ALU4:ALU_3|BWAND4:bitwiseAnd|output[3]          ; out0             ;
; |ALU16|ALU4:ALU_2|ZERO~0                               ; |ALU16|ALU4:ALU_2|ZERO~0                               ; out0             ;
; |ALU16|ALU4:ALU_2|ZERO~1                               ; |ALU16|ALU4:ALU_2|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_2|ZERO                                 ; |ALU16|ALU4:ALU_2|ZERO                                 ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~0  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~0  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~1  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~1  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~2  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[0]~2  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|g         ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA3|g         ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|g         ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA2|g         ; out0             ;
; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|g         ; |ALU16|ALU4:ALU_2|ADD4:A_B_Adder|fulladd:FA1|g         ; out0             ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[3]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[3]         ; out              ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[2]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[2]         ; out              ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[1]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[1]         ; out              ;
; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[0]         ; |ALU16|ALU4:ALU_2|PINV4:b_inv_or_not|output[0]         ; out              ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[1]            ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[1]            ; out0             ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[2]            ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[2]            ; out0             ;
; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[3]            ; |ALU16|ALU4:ALU_2|BWOR4:bitwiseOr|output[3]            ; out0             ;
; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[0]          ; |ALU16|ALU4:ALU_2|BWAND4:bitwiseAnd|output[0]          ; out0             ;
; |ALU16|ALU4:ALU_1|ZERO~0                               ; |ALU16|ALU4:ALU_1|ZERO~0                               ; out0             ;
; |ALU16|ALU4:ALU_1|ZERO~1                               ; |ALU16|ALU4:ALU_1|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_1|ZERO                                 ; |ALU16|ALU4:ALU_1|ZERO                                 ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~0  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~0  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~1  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~1  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~2  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[0]~2  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[3]         ; |ALU16|ALU4:ALU_1|PINV4:b_inv_or_not|output[3]         ; out              ;
; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[3]          ; |ALU16|ALU4:ALU_1|BWAND4:bitwiseAnd|output[3]          ; out0             ;
; |ALU16|ALU4:ALU_0|ZERO~1                               ; |ALU16|ALU4:ALU_0|ZERO~1                               ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]    ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]    ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~3  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~3  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~4  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~4  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~5  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[1]~5  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]    ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]    ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~6  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~6  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~7  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~7  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~8  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[2]~8  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]    ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]    ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~9  ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~9  ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~10 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~10 ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~11 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~11 ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~12 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~12 ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~13 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~13 ; out              ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~14 ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|output[3]~14 ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_3|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_2|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_1|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal0~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal0~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal1~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal1~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal2~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal2~0     ; out0             ;
; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal3~0     ; |ALU16|ALU4:ALU_0|MUX_4x4to1:selectOutput|Equal3~0     ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 16 02:43:39 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALU16 -c ALU16
Info: Using vector source file "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      48.97 %
Info: Number of transitions in simulation is 6662
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Mon Mar 16 02:43:40 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


