// Seed: 3954391433
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd2,
    parameter id_1 = 32'd2,
    parameter id_3 = 32'd6
) (
    input tri1 _id_0,
    input wand _id_1
);
  logic [1 : id_1  -  id_0] _id_3;
  wire id_4;
  tri0 id_5, id_6[1 : id_3];
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign id_6 = -1 < 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd31
) (
    output tri  id_0,
    output wire _id_1,
    input  tri0 id_2,
    input  wand id_3 [id_1 : 1 'b0],
    input  wand id_4
);
  logic [7:0][$realtime] id_6;
  struct packed {logic \id_7 ;} id_8;
  ;
  logic id_9;
  parameter id_10 = !((-1));
  or primCall (id_0, id_3, id_2);
  parameter id_11 = id_10 - -1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
