==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Analyzing design file 'Matmul_op.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.55 seconds. CPU system time: 1.45 seconds. Elapsed time: 22.33 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_3' is marked as complete unroll implied by the pipeline pragma (Matmul_op.cpp:25:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_3' (Matmul_op.cpp:25:19) in function 'matmul_optimized' completely with a factor of 16 (Matmul_op.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (Matmul_op.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (Matmul_op.cpp:6:0)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_20_1'(Matmul_op.cpp:20:19) has been inferred on bundle 'gemmdataA_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_21_2'(Matmul_op.cpp:21:22) has been inferred on bundle 'gemmdataB_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:21:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.58 seconds. Elapsed time: 9.12 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.097 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (Matmul_op.cpp:20:19) in function 'matmul_optimized' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_optimized_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 78, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_optimized_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_optimized_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_21_2/m_axi_gemmdataAB_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_optimized_Pipeline_VITIS_LOOP_21_2' is 15509 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_optimized_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataA_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataB_15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/gemmdataAB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_optimized' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_0', 'A_1', 'A_2', 'A_3', 'A_4', 'A_5', 'A_6', 'A_7', 'A_8', 'A_9', 'A_10', 'A_11', 'A_12', 'A_13', 'A_14', 'A_15', 'B_0', 'B_1', 'B_2', 'B_3', 'B_4', 'B_5', 'B_6', 'B_7', 'B_8', 'B_9', 'B_10', 'B_11', 'B_12', 'B_13', 'B_14', 'B_15', 'AB' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_optimized'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 26.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 26.72 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_optimized.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.74 seconds. CPU system time: 2.45 seconds. Elapsed time: 66.53 seconds; current allocated memory: 111.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -version 1.0.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Matmul_op_ver2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 78.64 seconds. CPU system time: 2.59 seconds. Elapsed time: 95.94 seconds; current allocated memory: 38.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Analyzing design file 'Matmul_op.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.7 seconds. CPU system time: 1.47 seconds. Elapsed time: 22.46 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 181 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 537 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /users/ugrad/yuhuah2/eecs298soc/Matmul_op_ver2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_5' is marked as complete unroll implied by the pipeline pragma (Matmul_op.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_5' (Matmul_op.cpp:39:19) in function 'matmul_optimized' completely with a factor of 16 (Matmul_op.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'A_local': Complete partitioning on dimension 2. (Matmul_op.cpp:16:8)
INFO: [HLS 214-248] Applying array_partition to 'B_local': Complete partitioning on dimension 1. (Matmul_op.cpp:17:9)
INFO: [HLS 214-248] Applying array_partition to 'AB_local': Complete partitioning on dimension 2. (Matmul_op.cpp:18:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_25_1'(Matmul_op.cpp:25:19) has been inferred on bundle 'dataA'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_25_1'(Matmul_op.cpp:25:19) has been inferred on bundle 'dataB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:25:19)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'VITIS_LOOP_47_6'(Matmul_op.cpp:47:20) has been inferred on bundle 'dataAB'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Matmul_op.cpp:47:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.5 seconds. Elapsed time: 7.91 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.074 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (Matmul_op.cpp:26) in function 'matmul_optimized' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_6' (Matmul_op.cpp:47) in function 'matmul_optimized' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_47_6' (Matmul_op.cpp:47) in function 'matmul_optimized' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_7' (Matmul_op.cpp:48) in function 'matmul_optimized' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.097 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (Matmul_op.cpp:25:19) in function 'matmul_optimized'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_3' (Matmul_op.cpp:34:20) in function 'matmul_optimized'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 69, loop 'VITIS_LOOP_34_3_VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_6'.
WARNING: [HLS 200-880] The II Violation in module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' (loop 'VITIS_LOOP_47_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) and bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' (loop 'VITIS_LOOP_47_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) and bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' (loop 'VITIS_LOOP_47_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) and bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' (loop 'VITIS_LOOP_47_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) and bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' (loop 'VITIS_LOOP_47_6'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) and bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' (loop 'VITIS_LOOP_47_6'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49) and bus write operation ('dataAB_addr_write_ln49', Matmul_op.cpp:49) on port 'dataAB' (Matmul_op.cpp:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_47_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataA_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_dataB_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4' pipeline 'VITIS_LOOP_34_3_VITIS_LOOP_35_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4' is 10217 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_optimized_Pipeline_VITIS_LOOP_47_6' pipeline 'VITIS_LOOP_47_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_optimized_Pipeline_VITIS_LOOP_47_6/m_axi_dataAB_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_optimized_Pipeline_VITIS_LOOP_47_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/dataA' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/dataB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/dataAB' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_optimized/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_optimized' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_optimized'.
INFO: [RTMG 210-278] Implementing memory 'matmul_optimized_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.163 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_optimized.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.44 seconds. CPU system time: 2.27 seconds. Elapsed time: 39.77 seconds; current allocated memory: 99.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.0.0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Matmul_op_ver2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.81 seconds. CPU system time: 2.34 seconds. Elapsed time: 35.7 seconds; current allocated memory: 9.902 MB.
