$date
	Sat Oct 22 20:40:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#737694
b11100 &
b11100 %
1$
b11100 !
1"
#737695
0"
#737698
b1110 &
b1110 %
#737702
b111 &
b111 %
#737706
b10110 &
b10110 %
#737710
b1011 &
b1011 %
#737714
b100010 &
b100010 %
#737718
b10001 &
b10001 %
#737722
b110100 &
b110100 %
#737726
b11010 &
b11010 %
#737730
b1101 &
b1101 %
#737734
b101000 &
b101000 %
#737738
b10100 &
b10100 %
#737742
b1010 &
b1010 %
#737746
b101 &
b101 %
#737750
b10000 &
b10000 %
#737754
b1000 &
b1000 %
#737758
b100 &
b100 %
#737762
b10 &
b10 %
#737766
b1 &
1#
b1 %
#737770
b0 &
b0 %
0#
0$
#1676117
b1 !
1"
#1676118
b1 &
b1 %
1$
#1676119
0"
#1676122
1#
#1676126
b0 &
0#
b0 %
0$
#2650804
1"
#2650806
b1 &
b1 %
1$
#2650807
0"
#2650810
1#
#2650814
b0 &
0#
b0 %
0$
#4500012
