$date
	Fri Feb  2 07:58:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module input_module_tb $end
$var wire 32 ! data_out [31:0] $end
$var wire 3 " vc_select [2:0] $end
$var wire 1 # input_read $end
$var reg 1 $ clk $end
$var reg 32 % data_in [31:0] $end
$var reg 1 & input_empty $end
$var reg 1 ' reset $end
$scope module im $end
$var wire 1 ( buffer_empty $end
$var wire 1 $ clk $end
$var wire 32 ) data_in [31:0] $end
$var wire 32 * data_out [31:0] $end
$var wire 1 & input_empty $end
$var wire 1 ' reset $end
$var wire 3 + vc_select [2:0] $end
$var wire 1 # input_read $end
$scope module controller $end
$var wire 1 ( buffer_empty $end
$var wire 1 $ clk $end
$var wire 1 & input_empty $end
$var wire 1 ' reset $end
$var reg 1 # input_read $end
$upscope $end
$scope module ir $end
$var wire 1 $ clk $end
$var wire 32 , data_in [31:0] $end
$var wire 1 ' reset $end
$var wire 8 - dest_y [7:0] $end
$var wire 8 . dest_x [7:0] $end
$var reg 3 / vc_select [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 /
b1 .
b1 -
b1000000010000000000000001 ,
b100 +
bz *
b1000000010000000000000001 )
0(
1'
1&
b1000000010000000000000001 %
1$
0#
b100 "
bz !
$end
#5000
0$
#10000
1$
#15000
0$
#20000
b111 "
b111 +
b111 /
b0 -
1$
b1000000000000000000000001 %
b1000000000000000000000001 )
b1000000000000000000000001 ,
0'
#25000
0$
#30000
1$
#35000
0$
#40000
b1 "
b1 +
b1 /
b10 -
1$
b1000000100000000000000001 %
b1000000100000000000000001 )
b1000000100000000000000001 ,
#45000
0$
#50000
1$
#55000
0$
#60000
b11 "
b11 +
b11 /
b0 .
b1 -
1$
b10000000000000001 %
b10000000000000001 )
b10000000000000001 ,
#65000
0$
#70000
1$
#75000
0$
#80000
b10 "
b10 +
b10 /
b10 .
1$
b10000000010000000000000001 %
b10000000010000000000000001 )
b10000000010000000000000001 ,
#85000
0$
#90000
1$
#95000
0$
#100000
1$
#105000
0$
#110000
1$
#115000
0$
#120000
1$
