#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 23:21:31 2018
# Process ID: 1464
# Current directory: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11132 D:\nicol\Documents\GitHub\ProjetVision\VHDL\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
reset_run c_counter_binary_div_yAxis_0_synth_1
reset_run c_counter_binary_div_xAxis_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/affiche_centre_tb.vhd w ]
add_files -fileset sim_1 D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sim_1/new/affiche_centre_tb.vhd
update_compile_order -fileset sim_1
update_ip_catalog
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
set_property location {6 1433 270} [get_bd_cells adapt_input_ouput_0]
delete_bd_objs [get_bd_nets add_xAxis_S]
connect_bd_net [get_bd_pins add_Nbits_0/S] [get_bd_pins adapt_input_ouput_1/entree]
create_bd_cell -type module -reference reg_Nbits reg_Nbits_0
set_property -dict [list CONFIG.N {18}] [get_bd_cells reg_Nbits_0]
connect_bd_net [get_bd_pins reg_Nbits_0/D] [get_bd_pins add_Nbits_0/S]
connect_bd_net [get_bd_pins reg_Nbits_0/Q] [get_bd_pins add_Nbits_0/A]
connect_bd_net [get_bd_ports CLK] [get_bd_pins reg_Nbits_0/CLK]
connect_bd_net [get_bd_ports RESET] [get_bd_pins reg_Nbits_0/RESET]
connect_bd_net [get_bd_pins reg_Nbits_0/EN] [get_bd_pins rdc_1bit_1/Q]
copy_bd_objs /  [get_bd_cells {reg_Nbits_0}]
set_property location {4 815 539} [get_bd_cells reg_Nbits_1]
set_property location {3 597 666} [get_bd_cells reg_Nbits_1]
delete_bd_objs [get_bd_nets add_yAxis_S]
connect_bd_net [get_bd_pins adapt_input_ouput_2/entree] [get_bd_pins add_Nbits_1/S]
connect_bd_net [get_bd_pins reg_Nbits_1/D] [get_bd_pins add_Nbits_1/S]
connect_bd_net [get_bd_pins reg_Nbits_1/Q] [get_bd_pins add_Nbits_1/A]
connect_bd_net [get_bd_ports CLK] [get_bd_pins reg_Nbits_1/CLK]
connect_bd_net [get_bd_ports RESET] [get_bd_pins reg_Nbits_1/RESET]
connect_bd_net [get_bd_pins reg_Nbits_1/EN] [get_bd_pins rdc_1bit_1/Q]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
close_sim
close_design
generate_target Simulation [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
update_module_reference {HDMI_bd_add_Nbits_0_0 HDMI_bd_add_Nbits_1_0 c_counter_binary_add_Nbits_0_0 c_counter_binary_add_Nbits_0_1}
connect_bd_net [get_bd_ports RESET] [get_bd_pins add_Nbits_0/RESET]
connect_bd_net [get_bd_ports RESET] [get_bd_pins add_Nbits_1/RESET]
save_bd_design
reset_run c_counter_binary_div_yAxis_0_synth_1
reset_run c_counter_binary_div_xAxis_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
close_sim
close_design
generate_target Simulation [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
set_property -name {xsim.simulate.runtime} -value {150ns} -objects [get_filesets sim_1]
update_ip_catalog
generate_target all [get_files  D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
catch { config_ip_cache -export [get_ips -all c_counter_binary_div_xAxis_1] }
catch { [ delete_ip_run [get_ips -all c_counter_binary_div_xAxis_1] ] }
catch { config_ip_cache -export [get_ips -all c_counter_binary_div_yAxis_0] }
catch { [ delete_ip_run [get_ips -all c_counter_binary_div_yAxis_0] ] }
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
launch_runs -jobs 3 {c_counter_binary_add_Nbits_0_0_synth_1 c_counter_binary_add_Nbits_0_1_synth_1 c_counter_binary_reg_Nbits_0_0_synth_1 c_counter_binary_reg_Nbits_0_1_synth_1}
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
copy_bd_objs /  [get_bd_cells {adapt_input_ouput_1}]
set_property location {2 322 149} [get_bd_cells adapt_input_ouput_3]
delete_bd_objs [get_bd_nets Ligne_counter_Q]
connect_bd_net [get_bd_ports nb_ligne] [get_bd_pins ligne_counter/Q]
connect_bd_net [get_bd_pins ligne_counter/Q] [get_bd_pins detect_end_image_0/ligne]
connect_bd_net [get_bd_pins adapt_input_ouput_3/entree] [get_bd_pins ligne_counter/Q]
connect_bd_net [get_bd_pins adapt_input_ouput_3/sortie] [get_bd_pins add_Nbits_0/B]
startgroup
set_property -dict [list CONFIG.N {11} CONFIG.M {18}] [get_bd_cells adapt_input_ouput_3]
endgroup
delete_bd_objs [get_bd_nets column_counter_Q]
connect_bd_net [get_bd_ports nb_column] [get_bd_pins column_counter/Q]
connect_bd_net [get_bd_pins column_counter/Q] [get_bd_pins detect_end_image_0/column]
copy_bd_objs /  [get_bd_cells {adapt_input_ouput_3}]
set_property location {2 373 748} [get_bd_cells adapt_input_ouput_4]
connect_bd_net [get_bd_pins adapt_input_ouput_4/sortie] [get_bd_pins add_Nbits_1/B]
connect_bd_net [get_bd_pins adapt_input_ouput_4/entree] [get_bd_pins column_counter/Q]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
close_sim
close_design
generate_target Simulation [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd]
export_ip_user_files -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd] -directory D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files -ipstatic_source_dir D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
open_wave_config D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/detection_centre_wrapper_behav.wcfg
source c_counter_binary_wrapper_tb.tcl
close_sim
open_bd_design {D:/nicol/Documents/GitHub/ProjetVision/VHDL/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/c_counter_binary.bd}
