-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct_dct,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.508000,HLS_SYN_LAT=642,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=827,HLS_SYN_LUT=1377,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln39_fu_153_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln39_reg_214 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln54_fu_184_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln54_reg_230 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal row_outbuf_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_i_ce0 : STD_LOGIC;
    signal row_outbuf_i_we0 : STD_LOGIC;
    signal row_outbuf_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_i_ce0 : STD_LOGIC;
    signal col_outbuf_i_we0 : STD_LOGIC;
    signal col_outbuf_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_inbuf_ce0 : STD_LOGIC;
    signal col_inbuf_we0 : STD_LOGIC;
    signal col_inbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce1 : STD_LOGIC;
    signal col_inbuf_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_in_ce0 : STD_LOGIC;
    signal buf_2d_in_we0 : STD_LOGIC;
    signal buf_2d_in_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_ce1 : STD_LOGIC;
    signal buf_2d_in_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_input_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_input_r_ce0 : STD_LOGIC;
    signal grp_dct_1d_fu_102_ap_start : STD_LOGIC;
    signal grp_dct_1d_fu_102_ap_done : STD_LOGIC;
    signal grp_dct_1d_fu_102_ap_idle : STD_LOGIC;
    signal grp_dct_1d_fu_102_ap_ready : STD_LOGIC;
    signal grp_dct_1d_fu_102_src_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_1d_fu_102_src_ce0 : STD_LOGIC;
    signal grp_dct_1d_fu_102_src_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_102_src_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_1d_fu_102_src_ce1 : STD_LOGIC;
    signal grp_dct_1d_fu_102_src_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_102_src_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_1d_fu_102_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_1d_fu_102_dst_ce0 : STD_LOGIC;
    signal grp_dct_1d_fu_102_dst_we0 : STD_LOGIC;
    signal grp_dct_1d_fu_102_dst_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_1d_fu_102_dst_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_dct_1d_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln39_fu_159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal i_fu_66 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln39_fu_165_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_fu_90 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln54_fu_196_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_in_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_in_ce0 : OUT STD_LOGIC;
        buf_2d_in_we0 : OUT STD_LOGIC;
        buf_2d_in_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_1d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        src_ce0 : OUT STD_LOGIC;
        src_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        src_ce1 : OUT STD_LOGIC;
        src_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        src_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dst_ce0 : OUT STD_LOGIC;
        dst_we0 : OUT STD_LOGIC;
        dst_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dst_offset : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_outbuf_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_i_ce0 : OUT STD_LOGIC;
        row_outbuf_i_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_we0 : OUT STD_LOGIC;
        col_inbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_outbuf_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_i_ce0 : OUT STD_LOGIC;
        col_outbuf_i_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_we0 : OUT STD_LOGIC;
        buf_2d_out_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_row_outbuf_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_col_inbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    row_outbuf_i_U : component dct_row_outbuf_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_outbuf_i_address0,
        ce0 => row_outbuf_i_ce0,
        we0 => row_outbuf_i_we0,
        d0 => grp_dct_1d_fu_102_dst_d0,
        q0 => row_outbuf_i_q0);

    col_outbuf_i_U : component dct_row_outbuf_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_outbuf_i_address0,
        ce0 => col_outbuf_i_ce0,
        we0 => col_outbuf_i_we0,
        d0 => grp_dct_1d_fu_102_dst_d0,
        q0 => col_outbuf_i_q0);

    col_inbuf_U : component dct_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_address0,
        ce0 => col_inbuf_ce0,
        we0 => col_inbuf_we0,
        d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_d0,
        q0 => col_inbuf_q0,
        address1 => grp_dct_1d_fu_102_src_address1,
        ce1 => col_inbuf_ce1,
        q1 => col_inbuf_q1);

    buf_2d_in_U : component dct_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_address0,
        ce0 => buf_2d_in_ce0,
        we0 => buf_2d_in_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_d0,
        q0 => buf_2d_in_q0,
        address1 => grp_dct_1d_fu_102_src_address1,
        ce1 => buf_2d_in_ce1,
        q1 => buf_2d_in_q1);

    buf_2d_out_U : component dct_row_outbuf_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_d0,
        q0 => buf_2d_out_q0);

    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94 : component dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start,
        ap_done => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_done,
        ap_idle => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_idle,
        ap_ready => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_ready,
        buf_2d_in_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_address0,
        buf_2d_in_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_ce0,
        buf_2d_in_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_we0,
        buf_2d_in_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_d0,
        input_r_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_input_r_address0,
        input_r_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_input_r_ce0,
        input_r_q0 => input_r_q0);

    grp_dct_1d_fu_102 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_1d_fu_102_ap_start,
        ap_done => grp_dct_1d_fu_102_ap_done,
        ap_idle => grp_dct_1d_fu_102_ap_idle,
        ap_ready => grp_dct_1d_fu_102_ap_ready,
        src_address0 => grp_dct_1d_fu_102_src_address0,
        src_ce0 => grp_dct_1d_fu_102_src_ce0,
        src_q0 => grp_dct_1d_fu_102_src_q0,
        src_address1 => grp_dct_1d_fu_102_src_address1,
        src_ce1 => grp_dct_1d_fu_102_src_ce1,
        src_q1 => grp_dct_1d_fu_102_src_q1,
        src_offset => grp_dct_1d_fu_102_src_offset,
        dst_address0 => grp_dct_1d_fu_102_dst_address0,
        dst_ce0 => grp_dct_1d_fu_102_dst_ce0,
        dst_we0 => grp_dct_1d_fu_102_dst_we0,
        dst_d0 => grp_dct_1d_fu_102_dst_d0,
        dst_offset => grp_dct_1d_fu_102_dst_offset);

    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126 : component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_ready,
        row_outbuf_i_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_address0,
        row_outbuf_i_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_ce0,
        row_outbuf_i_q0 => row_outbuf_i_q0,
        col_inbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_ce0,
        col_inbuf_we0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_we0,
        col_inbuf_d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_d0);

    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132 : component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_ready,
        col_outbuf_i_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_address0,
        col_outbuf_i_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_ce0,
        col_outbuf_i_q0 => col_outbuf_i_q0,
        buf_2d_out_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_ce0,
        buf_2d_out_we0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_we0,
        buf_2d_out_d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_d0);

    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138 : component dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start,
        ap_done => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done,
        ap_idle => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_idle,
        ap_ready => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_ready,
        buf_2d_out_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_ce0,
        buf_2d_out_q0 => buf_2d_out_q0,
        output_r_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_address0,
        output_r_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_ce0,
        output_r_we0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_we0,
        output_r_d0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dct_1d_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_1d_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_190_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln39_fu_159_p2 = ap_const_lv1_0)))) then 
                    grp_dct_1d_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_1d_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_dct_1d_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_190_p2 = ap_const_lv1_1))) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln39_fu_159_p2 = ap_const_lv1_1))) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln39_fu_159_p2 = ap_const_lv1_1))) then 
                i_1_fu_90 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_190_p2 = ap_const_lv1_0))) then 
                i_1_fu_90 <= add_ln54_fu_196_p2;
            end if; 
        end if;
    end process;

    i_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_66 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln39_fu_159_p2 = ap_const_lv1_0))) then 
                i_fu_66 <= add_ln39_fu_165_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln39_reg_214 <= trunc_ln39_fu_153_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                trunc_ln54_reg_230 <= trunc_ln54_fu_184_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state6, grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_done, grp_dct_1d_fu_102_ap_done, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_done, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_done, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done, ap_CS_fsm_state2, icmp_ln39_fu_159_p2, icmp_ln54_fu_190_p2, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln39_fu_159_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_dct_1d_fu_102_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln54_fu_190_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_dct_1d_fu_102_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln39_fu_165_p2 <= std_logic_vector(unsigned(i_fu_66) + unsigned(ap_const_lv4_1));
    add_ln54_fu_196_p2 <= std_logic_vector(unsigned(i_1_fu_90) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done)
    begin
        if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_done)
    begin
        if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_dct_1d_fu_102_ap_done)
    begin
        if ((grp_dct_1d_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_dct_1d_fu_102_ap_done)
    begin
        if ((grp_dct_1d_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_address0, grp_dct_1d_fu_102_src_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_address0 <= grp_dct_1d_fu_102_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_address0;
        else 
            buf_2d_in_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_in_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_ce0, grp_dct_1d_fu_102_src_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_ce0 <= grp_dct_1d_fu_102_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_ce0;
        else 
            buf_2d_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_ce1_assign_proc : process(grp_dct_1d_fu_102_src_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_ce1 <= grp_dct_1d_fu_102_src_ce1;
        else 
            buf_2d_in_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_buf_2d_in_we0;
        else 
            buf_2d_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_address0, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_ce0, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_buf_2d_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_2d_out_we0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_buf_2d_out_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_address0_assign_proc : process(grp_dct_1d_fu_102_src_address0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_address0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_inbuf_address0 <= grp_dct_1d_fu_102_src_address0;
        else 
            col_inbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_inbuf_ce0_assign_proc : process(grp_dct_1d_fu_102_src_ce0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_ce0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_inbuf_ce0 <= grp_dct_1d_fu_102_src_ce0;
        else 
            col_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce1_assign_proc : process(grp_dct_1d_fu_102_src_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_inbuf_ce1 <= grp_dct_1d_fu_102_src_ce1;
        else 
            col_inbuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            col_inbuf_we0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_col_inbuf_we0;
        else 
            col_inbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_i_address0_assign_proc : process(grp_dct_1d_fu_102_dst_address0, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_address0, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_i_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_outbuf_i_address0 <= grp_dct_1d_fu_102_dst_address0;
        else 
            col_outbuf_i_address0 <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_i_ce0_assign_proc : process(grp_dct_1d_fu_102_dst_ce0, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_ce0, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_i_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_col_outbuf_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_outbuf_i_ce0 <= grp_dct_1d_fu_102_dst_ce0;
        else 
            col_outbuf_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_i_we0_assign_proc : process(grp_dct_1d_fu_102_dst_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            col_outbuf_i_we0 <= grp_dct_1d_fu_102_dst_we0;
        else 
            col_outbuf_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_dct_1d_fu_102_ap_start <= grp_dct_1d_fu_102_ap_start_reg;

    grp_dct_1d_fu_102_dst_offset_assign_proc : process(trunc_ln39_reg_214, trunc_ln54_reg_230, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_dct_1d_fu_102_dst_offset <= trunc_ln54_reg_230;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_102_dst_offset <= trunc_ln39_reg_214;
        else 
            grp_dct_1d_fu_102_dst_offset <= "XXX";
        end if; 
    end process;


    grp_dct_1d_fu_102_src_offset_assign_proc : process(trunc_ln39_reg_214, trunc_ln54_reg_230, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_dct_1d_fu_102_src_offset <= trunc_ln54_reg_230;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_102_src_offset <= trunc_ln39_reg_214;
        else 
            grp_dct_1d_fu_102_src_offset <= "XXX";
        end if; 
    end process;


    grp_dct_1d_fu_102_src_q0_assign_proc : process(col_inbuf_q0, buf_2d_in_q0, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_dct_1d_fu_102_src_q0 <= col_inbuf_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_102_src_q0 <= buf_2d_in_q0;
        else 
            grp_dct_1d_fu_102_src_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_1d_fu_102_src_q1_assign_proc : process(col_inbuf_q1, buf_2d_in_q1, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_dct_1d_fu_102_src_q1 <= col_inbuf_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_dct_1d_fu_102_src_q1 <= buf_2d_in_q1;
        else 
            grp_dct_1d_fu_102_src_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg;
    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg;
    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg;
    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg;
    icmp_ln39_fu_159_p2 <= "1" when (i_fu_66 = ap_const_lv4_8) else "0";
    icmp_ln54_fu_190_p2 <= "1" when (i_1_fu_90 = ap_const_lv4_8) else "0";
    input_r_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_input_r_address0;
    input_r_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_input_r_ce0;
    output_r_address0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_address0;
    output_r_ce0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_ce0;
    output_r_d0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_d0;
    output_r_we0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_output_r_we0;

    row_outbuf_i_address0_assign_proc : process(grp_dct_1d_fu_102_dst_address0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_address0, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            row_outbuf_i_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_i_address0 <= grp_dct_1d_fu_102_dst_address0;
        else 
            row_outbuf_i_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_i_ce0_assign_proc : process(grp_dct_1d_fu_102_dst_ce0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_ce0, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            row_outbuf_i_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_row_outbuf_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_i_ce0 <= grp_dct_1d_fu_102_dst_ce0;
        else 
            row_outbuf_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_i_we0_assign_proc : process(grp_dct_1d_fu_102_dst_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_i_we0 <= grp_dct_1d_fu_102_dst_we0;
        else 
            row_outbuf_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln39_fu_153_p1 <= i_fu_66(3 - 1 downto 0);
    trunc_ln54_fu_184_p1 <= i_1_fu_90(3 - 1 downto 0);
end behav;
