Pipelined CPU w/ ARM Thumb-2 Instruction Set
=======================================
A 4-stage pipeline, Harvard architecture, Thumb-2 CPU implemented on an Altera DE1 FPGA.

Block Diagram
-------------
<img src="http://jdemps.com/wp-content/uploads/2015/12/cpu-bd.png">

** Explanation **
### Fetch ###
* Program Counter (PC) is updated with current branch value.
* Instruction Memory (ROM) reads PC value and outputs new opcode.

### Decode ###
* 

### Execute ###

### Store ###

Description
-----------
*IN PROGRESS*

* 1024, 16-bit, ROM locations.
* 512, 32-bit, RAM locations.