<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Downloads\tang-nano-4K-master\dk_video_HD\impl\gwsynthesis\dk_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Downloads\tang-nano-4K-master\dk_video_HD\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Downloads\tang-nano-4K-master\dk_video_HD\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 06 20:20:58 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4416</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2808</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>33</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>530</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>serial_clk</td>
<td>Base</td>
<td>2.694</td>
<td>371.195
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>serial_clk </td>
</tr>
<tr>
<td>pix_clk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>pix_clk </td>
</tr>
<tr>
<td>PIXCLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>PIXCLK_ibuf/I </td>
</tr>
<tr>
<td>PIXCLK565</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>PIXCLK565_s0/Q </td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.734</td>
<td>148.500
<td>0.000</td>
<td>3.367</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.375
<td>0.000</td>
<td>40.404</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>123.926(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pix_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">62.189(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PIXCLK565</td>
<td>50.000(MHz)</td>
<td>96.496(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>93.351(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">64.852(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of serial_clk!</h4>
<h4>No timing paths to get frequency of PIXCLK!</h4>
<h4>No timing paths to get frequency of GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>serial_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Setup</td>
<td>-6.358</td>
<td>5</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PIXCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PIXCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PIXCLK565</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PIXCLK565</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-25.894</td>
<td>18</td>
</tr>
<tr>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.597</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.540</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.483</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.665</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.426</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.369</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.312</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.255</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.198</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>10.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.580</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>2.392</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.560</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>2.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.075</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.612</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>pix_clk:[R]</td>
<td>pix_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.449</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>0.825</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.349</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CE</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.367</td>
<td>0.897</td>
<td>4.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.144</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[0]/D</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>1.122</td>
<td>7.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.952</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]/CE</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>15.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.910</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>14.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.909</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>2.372</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.331</td>
<td>n221_s1/I0</td>
<td>PIXCLK565_s0/D</td>
<td>PIXCLK565:[R]</td>
<td>PIXCLK:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.068</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.193</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.068</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.193</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.051</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.051</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.209</td>
</tr>
<tr>
<td>6</td>
<td>0.194</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.455</td>
</tr>
<tr>
<td>7</td>
<td>0.198</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.458</td>
</tr>
<tr>
<td>8</td>
<td>0.198</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.458</td>
</tr>
<tr>
<td>9</td>
<td>0.477</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.230</td>
<td>1.738</td>
</tr>
<tr>
<td>10</td>
<td>0.556</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0/RESET</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>12</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>13</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>14</td>
<td>0.576</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/D</td>
<td>pix_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.330</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.584</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0/RESET</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_OV2640_Controller/I2C/divider_0_s4/Q</td>
<td>u_OV2640_Controller/I2C/divider_0_s4/D</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0/D</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.091</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0/CLEAR</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PIXCLK565:[R]</td>
<td>0.068</td>
<td>-0.825</td>
<td>5.911</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.643</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.002</td>
<td>0.497</td>
<td>1.190</td>
</tr>
<tr>
<td>2</td>
<td>1.643</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
<td>PIXCLK565:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.002</td>
<td>0.497</td>
<td>1.190</td>
</tr>
<tr>
<td>3</td>
<td>2.752</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/RESETN</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.134</td>
<td>2.928</td>
</tr>
<tr>
<td>4</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>5</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>6</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>7</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>8</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>9</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>10</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>11</td>
<td>2.800</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.053</td>
<td>2.792</td>
</tr>
<tr>
<td>12</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>13</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>14</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>15</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>16</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>17</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>18</td>
<td>2.814</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.067</td>
<td>2.792</td>
</tr>
<tr>
<td>19</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
<tr>
<td>20</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
<tr>
<td>21</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
<tr>
<td>22</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
<tr>
<td>23</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
<tr>
<td>24</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
<tr>
<td>25</td>
<td>4.044</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.298</td>
<td>2.792</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Pout_hs_dn_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Pout_hs_dn_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pix_clk</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.530</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>18.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>18.587</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>18.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>18.644</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/COUT</td>
</tr>
<tr>
<td>18.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_s_8_0/CIN</td>
</tr>
<tr>
<td>19.207</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_s_8_0/SUM</td>
</tr>
<tr>
<td>19.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.531, 42.039%; route: 6.132, 56.895%; tC2Q: 0.115, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.530</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>18.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>18.587</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>18.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>19.150</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_7_0/SUM</td>
</tr>
<tr>
<td>19.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.474, 41.731%; route: 6.132, 57.197%; tC2Q: 0.115, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>18.530</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>18.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>19.093</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_6_0/SUM</td>
</tr>
<tr>
<td>19.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.417, 41.420%; route: 6.132, 57.503%; tC2Q: 0.115, 1.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.473</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>18.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>19.036</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_5_0/SUM</td>
</tr>
<tr>
<td>19.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.360, 41.105%; route: 6.132, 57.812%; tC2Q: 0.115, 1.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.416</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>18.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>18.979</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_4_0/SUM</td>
</tr>
<tr>
<td>18.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.303, 40.787%; route: 6.132, 58.124%; tC2Q: 0.115, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.359</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>18.922</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_3_0/SUM</td>
</tr>
<tr>
<td>18.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.246, 40.465%; route: 6.132, 58.440%; tC2Q: 0.115, 1.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.302</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>18.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>18.865</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_2_0/SUM</td>
</tr>
<tr>
<td>18.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 40.140%; route: 6.132, 58.759%; tC2Q: 0.115, 1.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.836</td>
<td>3.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/I0</td>
</tr>
<tr>
<td>13.794</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_1_0/COUT</td>
</tr>
<tr>
<td>13.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/CIN</td>
</tr>
<tr>
<td>13.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>14.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C5[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>14.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>14.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>14.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.190</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>15.137</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>16.236</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>17.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>18.245</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>18.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>18.808</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_3_cry_1_0/SUM</td>
</tr>
<tr>
<td>18.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.132, 39.811%; route: 6.132, 59.082%; tC2Q: 0.115, 1.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/Q</td>
</tr>
<tr>
<td>3343.790</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 80.843%; tC2Q: 0.458, 19.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/Q</td>
</tr>
<tr>
<td>3343.769</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 80.676%; tC2Q: 0.458, 19.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3343.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/Q</td>
</tr>
<tr>
<td>3343.285</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0/Q</td>
</tr>
<tr>
<td>2.165</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.226</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C36[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.673</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>5.097</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.899</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>6.328</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R5C35[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>7.449</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/I1</td>
</tr>
<tr>
<td>8.271</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C35[3][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/F</td>
</tr>
<tr>
<td>9.098</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>9.920</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>10.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C33[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n365_s3/I1</td>
</tr>
<tr>
<td>11.279</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n365_s3/COUT</td>
</tr>
<tr>
<td>12.226</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s8/I2</td>
</tr>
<tr>
<td>13.258</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s8/F</td>
</tr>
<tr>
<td>14.063</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s2/I1</td>
</tr>
<tr>
<td>14.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s2/F</td>
</tr>
<tr>
<td>14.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I0</td>
</tr>
<tr>
<td>15.922</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>15.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.710</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>13.310</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.068, 57.831%; route: 6.154, 39.246%; tC2Q: 0.458, 2.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3342.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>3341.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3341.855</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/Q</td>
</tr>
<tr>
<td>3342.658</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.394</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.636</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3340.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>3340.206</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 63.662%; tC2Q: 0.458, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
</tr>
<tr>
<td>6.879</td>
<td>4.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.813</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>4.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>4.530</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.897</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.077, 89.895%; tC2Q: 0.458, 10.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.180</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.543</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.110</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>13.014</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_1_cry_6_0/I0</td>
</tr>
<tr>
<td>13.972</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>14.029</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>14.086</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/un1_step_1_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.655</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_1_3/I2</td>
</tr>
<tr>
<td>15.754</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_1_3/F</td>
</tr>
<tr>
<td>15.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[0]/CLK</td>
</tr>
<tr>
<td>14.010</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[0]</td>
</tr>
<tr>
<td>13.610</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/step_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.737, 37.367%; route: 4.473, 61.064%; tC2Q: 0.115, 1.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.997</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1/Q</td>
</tr>
<tr>
<td>3.450</td>
<td>2.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>5.772</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>55</td>
<td>R6C19[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>7.628</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cmd_en_d_i_m3_cZ/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cmd_en_d_i_m3_cZ/F</td>
</tr>
<tr>
<td>12.335</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/g0_5/I0</td>
</tr>
<tr>
<td>13.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C13[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/g0_5/F</td>
</tr>
<tr>
<td>14.182</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptrlde/I0</td>
</tr>
<tr>
<td>15.243</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptrlde/F</td>
</tr>
<tr>
<td>15.949</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]/CLK</td>
</tr>
<tr>
<td>13.997</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.705, 37.102%; route: 9.213, 59.917%; tC2Q: 0.458, 2.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s1/Q</td>
</tr>
<tr>
<td>3.450</td>
<td>2.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2/F</td>
</tr>
<tr>
<td>4.673</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I0</td>
</tr>
<tr>
<td>5.772</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>55</td>
<td>R6C19[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>7.628</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cmd_en_d_i_m3_cZ/I0</td>
</tr>
<tr>
<td>11.002</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cmd_en_d_i_m3_cZ/F</td>
</tr>
<tr>
<td>12.335</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/g0_5/I0</td>
</tr>
<tr>
<td>13.157</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C13[3][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/g0_5/F</td>
</tr>
<tr>
<td>14.451</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_lm_0[1]/I0</td>
</tr>
<tr>
<td>15.550</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_lm_0[1]/F</td>
</tr>
<tr>
<td>15.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.040</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]/CLK</td>
</tr>
<tr>
<td>13.640</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/rd_ptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.743, 38.344%; route: 8.776, 58.596%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>662.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>660.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>662.876</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>660.967</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 80.676%; tC2Q: 0.458, 19.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>n221_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PIXCLK565_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">n221_s1/I0</td>
</tr>
<tr>
<td>0.728</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">n221_s1/F</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">PIXCLK565_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>PIXCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>IOT20[A]</td>
<td>PIXCLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 99.676%; route: 0.000, 0.000%; tC2Q: 0.002, 0.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 72.051%; tC2Q: 0.333, 27.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.706</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 72.051%; tC2Q: 0.333, 27.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.723</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 72.439%; tC2Q: 0.333, 27.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.723</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 72.439%; tC2Q: 0.333, 27.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.121, 77.086%; tC2Q: 0.333, 22.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 77.145%; tC2Q: 0.333, 22.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 77.145%; tC2Q: 0.333, 22.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>2.251</td>
<td>1.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.404, 80.816%; tC2Q: 0.333, 19.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>227</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>1.120</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_OV2640_Controller/I2C/divider_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_OV2640_Controller/I2C/divider_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.552</td>
<td>2.552</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_R</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.737</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>u_OV2640_Controller/I2C/divider_0_s4/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">u_OV2640_Controller/I2C/divider_0_s4/Q</td>
</tr>
<tr>
<td>3.072</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>u_OV2640_Controller/I2C/n369_s6/I0</td>
</tr>
<tr>
<td>3.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">u_OV2640_Controller/I2C/n369_s6/F</td>
</tr>
<tr>
<td>3.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">u_OV2640_Controller/I2C/divider_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.552</td>
<td>2.552</td>
<td>tCL</td>
<td>RR</td>
<td>84</td>
<td>PLL_R</td>
<td>TMDS_PLLVR_inst/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.737</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>u_OV2640_Controller/I2C/divider_0_s4/CLK</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>u_OV2640_Controller/I2C/divider_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/SUM_0_cZ[2]/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/SUM_0_cZ[2]/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_3_0_fast[2]/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_3_0_fast[2]/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/read_calibration[0].wr_ptr_fast[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_s1/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n351_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s1/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n348_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s0/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n136_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n310_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s1/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n306_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_de_16b_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>661.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>660.262</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>660.504</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>660.962</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>663.114</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/I0</td>
</tr>
<tr>
<td>663.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>214</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5/F</td>
</tr>
<tr>
<td>666.415</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>661.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0/CLK</td>
</tr>
<tr>
<td>661.367</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0</td>
</tr>
<tr>
<td>661.324</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[1][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 13.906%; route: 4.631, 78.340%; tC2Q: 0.458, 7.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2002.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>2001.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>2001.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>2002.208</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.519</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>2000.549</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>2000.564</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 71.991%; tC2Q: 0.333, 28.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2002.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PIXCLK565:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PIXCLK565</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R13C18[2][B]</td>
<td>PIXCLK565_s0/Q</td>
</tr>
<tr>
<td>2001.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>2001.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>2002.208</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.328</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.519</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>2000.549</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>2000.564</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 71.991%; tC2Q: 0.333, 28.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.388</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rsti_i/I0</td>
</tr>
<tr>
<td>3.119</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rsti_i/F</td>
</tr>
<tr>
<td>4.739</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BOTTOMSIDE[1]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv</td>
</tr>
<tr>
<td>1.987</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.134</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.731, 24.963%; route: 1.864, 63.653%; tC2Q: 0.333, 11.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>39.181</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>39.422</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>40.146</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>41.640</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>38.704</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>38.795</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/FCLK</td>
</tr>
<tr>
<td>38.825</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>38.840</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>GW_PLLVR_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.659</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.744</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/FCLK</td>
</tr>
<tr>
<td>1.774</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>1.789</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>60</td>
<td>IOT13[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>2.385</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>3.109</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>400</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>HyperRAM_Memory_Interface_Top_inst/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 25.933%; route: 1.734, 62.127%; tC2Q: 0.333, 11.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Pout_hs_dn_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Pout_hs_dn_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Pout_hs_dn_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Pout_hs_dn_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Pout_hs_dn_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Pout_hs_dn_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pix_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.991</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pix_clk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.651</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>629</td>
<td>dma_clk</td>
<td>-5.091</td>
<td>0.257</td>
</tr>
<tr>
<td>400</td>
<td>ddr_rsti</td>
<td>-2.867</td>
<td>2.479</td>
</tr>
<tr>
<td>227</td>
<td>pix_clk</td>
<td>-2.612</td>
<td>0.257</td>
</tr>
<tr>
<td>214</td>
<td>n14_11</td>
<td>-5.091</td>
<td>3.294</td>
</tr>
<tr>
<td>123</td>
<td>PIXCLK565</td>
<td>-3.580</td>
<td>1.874</td>
</tr>
<tr>
<td>84</td>
<td>XCLK_d</td>
<td>70.096</td>
<td>0.661</td>
</tr>
<tr>
<td>78</td>
<td>init_calib_Z</td>
<td>-5.091</td>
<td>2.796</td>
</tr>
<tr>
<td>69</td>
<td>busy_sr[31]</td>
<td>70.149</td>
<td>2.598</td>
</tr>
<tr>
<td>67</td>
<td>reset_r[1]</td>
<td>3.909</td>
<td>2.147</td>
</tr>
<tr>
<td>63</td>
<td>n224_3</td>
<td>71.188</td>
<td>2.125</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C16</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R7C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R5C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R6C21</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.037 -waveform {0 18.518} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name serial_clk -period 2.694 -waveform {0 1.347} [get_nets {serial_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pix_clk -period 13.468 -waveform {0 6.734} [get_nets {pix_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
